Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May 16 23:13:30 2024
| Host         : DESKTOP-TJMPVE6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file platfomer_top_timing_summary_routed.rpt -pb platfomer_top_timing_summary_routed.pb -rpx platfomer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : platfomer_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: menu_unit/paused_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/h_pos_reg[9]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: vga_timing_unit/v_pos_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 322 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.444        0.000                      0                  832        0.057        0.000                      0                  832        3.000        0.000                       0                   330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_b                     {0.000 5.000}      10.000          100.000         
  clk_100mhz_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_100mhz_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0_1   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_b                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100mhz_clk_wiz_0          1.883        0.000                      0                  594        0.134        0.000                      0                  594        4.500        0.000                       0                   304  
  clk_25mhz_clk_wiz_0          34.087        0.000                      0                   30        0.269        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100mhz_clk_wiz_0_1        1.884        0.000                      0                  594        0.134        0.000                      0                  594        4.500        0.000                       0                   304  
  clk_25mhz_clk_wiz_0_1        34.090        0.000                      0                   30        0.269        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25mhz_clk_wiz_0     clk_100mhz_clk_wiz_0          1.444        0.000                      0                  140        0.220        0.000                      0                  140  
clk_100mhz_clk_wiz_0_1  clk_100mhz_clk_wiz_0          1.883        0.000                      0                  594        0.057        0.000                      0                  594  
clk_25mhz_clk_wiz_0_1   clk_100mhz_clk_wiz_0          1.447        0.000                      0                  140        0.223        0.000                      0                  140  
clk_25mhz_clk_wiz_0_1   clk_25mhz_clk_wiz_0          34.087        0.000                      0                   30        0.171        0.000                      0                   30  
clk_100mhz_clk_wiz_0    clk_100mhz_clk_wiz_0_1        1.883        0.000                      0                  594        0.057        0.000                      0                  594  
clk_25mhz_clk_wiz_0     clk_100mhz_clk_wiz_0_1        1.444        0.000                      0                  140        0.220        0.000                      0                  140  
clk_25mhz_clk_wiz_0_1   clk_100mhz_clk_wiz_0_1        1.447        0.000                      0                  140        0.223        0.000                      0                  140  
clk_25mhz_clk_wiz_0     clk_25mhz_clk_wiz_0_1        34.087        0.000                      0                   30        0.171        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       clk_100mhz_clk_wiz_0    clk_100mhz_clk_wiz_0          4.130        0.000                      0                  178        0.601        0.000                      0                  178  
**async_default**       clk_100mhz_clk_wiz_0_1  clk_100mhz_clk_wiz_0          4.130        0.000                      0                  178        0.524        0.000                      0                  178  
**async_default**       clk_100mhz_clk_wiz_0    clk_100mhz_clk_wiz_0_1        4.130        0.000                      0                  178        0.524        0.000                      0                  178  
**async_default**       clk_100mhz_clk_wiz_0_1  clk_100mhz_clk_wiz_0_1        4.131        0.000                      0                  178        0.601        0.000                      0                  178  
**async_default**       clk_100mhz_clk_wiz_0    clk_25mhz_clk_wiz_0           4.821        0.000                      0                   20        0.227        0.000                      0                   20  
**async_default**       clk_100mhz_clk_wiz_0_1  clk_25mhz_clk_wiz_0           4.821        0.000                      0                   20        0.227        0.000                      0                   20  
**async_default**       clk_100mhz_clk_wiz_0    clk_25mhz_clk_wiz_0_1         4.824        0.000                      0                   20        0.230        0.000                      0                   20  
**async_default**       clk_100mhz_clk_wiz_0_1  clk_25mhz_clk_wiz_0_1         4.824        0.000                      0                   20        0.230        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_b
  To Clock:  clk_b

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_b
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_b }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 2.127ns (29.199%)  route 5.157ns (70.801%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.731     4.011    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.119     4.130 r  vga_timing_unit/sel_i_3/O
                         net (fo=1, routed)           0.685     4.815    fruits_unit/ADDRARDADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774     6.698    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 2.132ns (28.716%)  route 5.293ns (71.284%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.730     4.011    fruits_unit/h_pos_reg[9]_0
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.135 r  fruits_unit/sel_i_6/O
                         net (fo=1, routed)           0.820     4.955    fruits_unit/apple_row[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.318ns  (logic 2.132ns (29.133%)  route 5.186ns (70.867%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.769     4.049    vga_timing_unit/sel
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.173 r  vga_timing_unit/sel_i_11/O
                         net (fo=1, routed)           0.675     4.849    fruits_unit/ADDRARDADDR[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 2.132ns (29.484%)  route 5.099ns (70.516%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.678     3.958    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.082 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.680     4.761    fruits_unit/ADDRARDADDR[8]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 2.128ns (30.399%)  route 4.872ns (69.601%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.575     3.856    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.120     3.976 r  vga_timing_unit/sel_i_8/O
                         net (fo=1, routed)           0.555     4.531    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.769     6.703    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 2.132ns (29.793%)  route 5.024ns (70.207%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.731     4.011    fruits_unit/h_pos_reg[9]_0
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.135 r  fruits_unit/sel_i_12/O
                         net (fo=1, routed)           0.551     4.687    fruits_unit/apple_col[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 2.132ns (29.855%)  route 5.009ns (70.145%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.585     3.865    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.989 r  vga_timing_unit/sel_i_9/O
                         net (fo=1, routed)           0.683     4.672    fruits_unit/ADDRARDADDR[2]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.672    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 2.132ns (29.898%)  route 4.999ns (70.102%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.575     3.856    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.124     3.980 r  vga_timing_unit/sel_i_1/O
                         net (fo=1, routed)           0.682     4.661    fruits_unit/ADDRARDADDR[9]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.132ns (29.913%)  route 4.995ns (70.087%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.574     3.855    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.124     3.979 r  vga_timing_unit/sel_i_10/O
                         net (fo=1, routed)           0.679     4.658    fruits_unit/ADDRARDADDR[1]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 2.132ns (30.074%)  route 4.957ns (69.926%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.675     3.955    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.079 r  vga_timing_unit/sel_i_4/O
                         net (fo=1, routed)           0.541     4.620    fruits_unit/ADDRARDADDR[6]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  2.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fruits_unit/f2/x_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.554    -0.575    fruits_unit/f2/clk_100mhz
    SLICE_X13Y23         FDCE                                         r  fruits_unit/f2/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  fruits_unit/f2/x_pos_reg[1]/Q
                         net (fo=1, routed)           0.091    -0.343    fruits_unit/f2/x_pos_reg_n_0_[1]
    SLICE_X12Y23         FDCE                                         r  fruits_unit/f2/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.821    -0.348    fruits_unit/f2/clk_100mhz
    SLICE_X12Y23         FDCE                                         r  fruits_unit/f2/x_reg[1]/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X12Y23         FDCE (Hold_fdce_C_D)         0.085    -0.477    fruits_unit/f2/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fruits_unit/f1/x_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.553    -0.576    fruits_unit/f1/clk_100mhz
    SLICE_X15Y24         FDCE                                         r  fruits_unit/f1/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  fruits_unit/f1/x_pos_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.336    fruits_unit/f1/x_pos_reg_n_0_[0]
    SLICE_X12Y23         FDCE                                         r  fruits_unit/f1/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.821    -0.348    fruits_unit/f1/clk_100mhz
    SLICE_X12Y23         FDCE                                         r  fruits_unit/f1/x_reg[0]/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X12Y23         FDCE (Hold_fdce_C_D)         0.059    -0.503    fruits_unit/f1/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.558    -0.571    fruits_unit/f3/clk_100mhz
    SLICE_X13Y19         FDCE                                         r  fruits_unit/f3/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  fruits_unit/f3/x_pos_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.318    fruits_unit/f3/x_pos_reg_n_0_[3]
    SLICE_X13Y18         FDCE                                         r  fruits_unit/f3/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.827    -0.342    fruits_unit/f3/clk_100mhz
    SLICE_X13Y18         FDCE                                         r  fruits_unit/f3/x_reg[3]/C
                         clock pessimism             -0.215    -0.556    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.070    -0.486    fruits_unit/f3/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.558    -0.571    fruits_unit/f3/clk_100mhz
    SLICE_X13Y19         FDCE                                         r  fruits_unit/f3/x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  fruits_unit/f3/x_pos_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.320    fruits_unit/f3/x_pos_reg_n_0_[2]
    SLICE_X13Y18         FDCE                                         r  fruits_unit/f3/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.827    -0.342    fruits_unit/f3/clk_100mhz
    SLICE_X13Y18         FDCE                                         r  fruits_unit/f3/x_reg[2]/C
                         clock pessimism             -0.215    -0.556    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.066    -0.490    fruits_unit/f3/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    fruits_unit/f4/clk_100mhz
    SLICE_X1Y13          FDCE                                         r  fruits_unit/f4/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  fruits_unit/f4/x_pos_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.295    fruits_unit/f4/x_pos_reg_n_0_[1]
    SLICE_X2Y13          FDCE                                         r  fruits_unit/f4/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861    -0.308    fruits_unit/f4/clk_100mhz
    SLICE_X2Y13          FDCE                                         r  fruits_unit/f4/x_reg[1]/C
                         clock pessimism             -0.216    -0.523    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.052    -0.471    fruits_unit/f4/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.592    -0.537    fruits_unit/f4/clk_100mhz
    SLICE_X2Y12          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  fruits_unit/f4/x_pos_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.291    fruits_unit/f4/x_pos_reg_n_0_[2]
    SLICE_X3Y12          FDCE                                         r  fruits_unit/f4/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.862    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y12          FDCE                                         r  fruits_unit/f4/x_reg[2]/C
                         clock pessimism             -0.218    -0.524    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.057    -0.467    fruits_unit/f4/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 fruits_unit/f3/y_pos_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.562    -0.567    fruits_unit/f3/clk_100mhz
    SLICE_X15Y13         FDPE                                         r  fruits_unit/f3/y_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDPE (Prop_fdpe_C_Q)         0.141    -0.426 r  fruits_unit/f3/y_pos_reg[6]/Q
                         net (fo=6, routed)           0.122    -0.304    fruits_unit/f3/y_pos_reg[6]
    SLICE_X15Y12         FDPE                                         r  fruits_unit/f3/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.832    -0.337    fruits_unit/f3/clk_100mhz
    SLICE_X15Y12         FDPE                                         r  fruits_unit/f3/y_reg[6]/C
                         clock pessimism             -0.215    -0.551    
    SLICE_X15Y12         FDPE (Hold_fdpe_C_D)         0.070    -0.481    fruits_unit/f3/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.589    -0.540    fruits_unit/f4/clk_100mhz
    SLICE_X7Y13          FDCE                                         r  fruits_unit/f4/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  fruits_unit/f4/x_pos_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.283    fruits_unit/f4/x_pos_reg_n_0_[3]
    SLICE_X6Y13          FDCE                                         r  fruits_unit/f4/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.859    -0.310    fruits_unit/f4/clk_100mhz
    SLICE_X6Y13          FDCE                                         r  fruits_unit/f4/x_reg[3]/C
                         clock pessimism             -0.218    -0.527    
    SLICE_X6Y13          FDCE (Hold_fdce_C_D)         0.059    -0.468    fruits_unit/f4/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fruits_unit/f2/y_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.036%)  route 0.135ns (48.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.562    -0.567    fruits_unit/f2/clk_100mhz
    SLICE_X13Y13         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  fruits_unit/f2/y_pos_reg[0]/Q
                         net (fo=7, routed)           0.135    -0.291    fruits_unit/f2/y_pos_reg[0]
    SLICE_X14Y13         FDCE                                         r  fruits_unit/f2/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.831    -0.338    fruits_unit/f2/clk_100mhz
    SLICE_X14Y13         FDCE                                         r  fruits_unit/f2/y_reg[0]/C
                         clock pessimism             -0.215    -0.552    
    SLICE_X14Y13         FDCE (Hold_fdce_C_D)         0.075    -0.477    fruits_unit/f2/y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fruits_unit/f2/y_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.206%)  route 0.124ns (46.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.562    -0.567    fruits_unit/f2/clk_100mhz
    SLICE_X13Y13         FDCE                                         r  fruits_unit/f2/y_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  fruits_unit/f2/y_pos_reg[2]/Q
                         net (fo=5, routed)           0.124    -0.302    fruits_unit/f2/y_pos_reg[2]
    SLICE_X14Y13         FDCE                                         r  fruits_unit/f2/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.831    -0.338    fruits_unit/f2/clk_100mhz
    SLICE_X14Y13         FDCE                                         r  fruits_unit/f2/y_reg[2]/C
                         clock pessimism             -0.215    -0.552    
    SLICE_X14Y13         FDCE (Hold_fdce_C_D)         0.063    -0.489    fruits_unit/f2/y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6     fruits_unit/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2     sel__1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     sel__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5     sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7     fruits_unit/sel__1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4     fruits_unit/sel__2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2     fruits_unit/sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clock_instance/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X3Y20     fruits_unit/f1/first_run_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y22    fruits_unit/f2/x_pos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20     menu_unit/b1/sync_buffer_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y22    fruits_unit/f2/x_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y22    fruits_unit/f2/x_pos_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y27    fruits_unit/f1/lfsr_inst/lfsr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y27    fruits_unit/f1/lfsr_inst/lfsr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y27    fruits_unit/f1/lfsr_inst/lfsr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y29     menu_unit/debounce_open_menu/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y29     menu_unit/debounce_open_menu/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y12    fruits_unit/f3/y_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12    fruits_unit/f3/y_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X15Y12    fruits_unit/f3/y_reg[6]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X15Y12    fruits_unit/f3/y_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y16     fruits_unit/f4/first_run_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X3Y20     fruits_unit/f1/first_run_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y22    fruits_unit/f2/x_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y23    fruits_unit/f2/x_pos_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20     menu_unit/b1/sync_buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y21     menu_unit/b1/sync_buffer_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.087ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.061ns (19.044%)  route 4.510ns (80.956%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.841     3.109    vga_timing_unit/v_pos
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.098    37.401    
    SLICE_X13Y28         FDCE (Setup_fdce_C_CE)      -0.205    37.196    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         37.196    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                 34.087    

Slack (MET) :             34.087ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.061ns (19.044%)  route 4.510ns (80.956%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.841     3.109    vga_timing_unit/v_pos
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.098    37.401    
    SLICE_X13Y28         FDCE (Setup_fdce_C_CE)      -0.205    37.196    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.196    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                 34.087    

Slack (MET) :             34.291ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 1.061ns (19.772%)  route 4.305ns (80.228%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.636     2.904    vga_timing_unit/v_pos
    SLICE_X13Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X13Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.425    37.497    
                         clock uncertainty           -0.098    37.399    
    SLICE_X13Y27         FDCE (Setup_fdce_C_CE)      -0.205    37.194    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.194    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                 34.291    

Slack (MET) :             34.313ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.061ns (19.714%)  route 4.321ns (80.286%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.652     2.919    vga_timing_unit/v_pos
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.098    37.401    
    SLICE_X12Y28         FDCE (Setup_fdce_C_CE)      -0.169    37.232    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.232    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                 34.313    

Slack (MET) :             34.313ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.061ns (19.714%)  route 4.321ns (80.286%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.652     2.919    vga_timing_unit/v_pos
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.098    37.401    
    SLICE_X12Y28         FDCE (Setup_fdce_C_CE)      -0.169    37.232    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.232    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                 34.313    

Slack (MET) :             34.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.061ns (21.114%)  route 3.964ns (78.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.295     2.563    vga_timing_unit/v_pos
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.425    37.496    
                         clock uncertainty           -0.098    37.398    
    SLICE_X12Y26         FDCE (Setup_fdce_C_CE)      -0.169    37.229    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         37.229    
                         arrival time                          -2.563    
  -------------------------------------------------------------------
                         slack                                 34.667    

Slack (MET) :             34.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.061ns (21.114%)  route 3.964ns (78.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.295     2.563    vga_timing_unit/v_pos
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.425    37.496    
                         clock uncertainty           -0.098    37.398    
    SLICE_X12Y26         FDCE (Setup_fdce_C_CE)      -0.169    37.229    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.229    
                         arrival time                          -2.563    
  -------------------------------------------------------------------
                         slack                                 34.667    

Slack (MET) :             34.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.061ns (21.114%)  route 3.964ns (78.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.295     2.563    vga_timing_unit/v_pos
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.425    37.496    
                         clock uncertainty           -0.098    37.398    
    SLICE_X12Y26         FDCE (Setup_fdce_C_CE)      -0.169    37.229    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.229    
                         arrival time                          -2.563    
  -------------------------------------------------------------------
                         slack                                 34.667    

Slack (MET) :             34.823ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.061ns (21.732%)  route 3.821ns (78.268%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.152     2.420    vga_timing_unit/v_pos
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.411    37.510    
                         clock uncertainty           -0.098    37.412    
    SLICE_X8Y26          FDCE (Setup_fdce_C_CE)      -0.169    37.243    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.243    
                         arrival time                          -2.420    
  -------------------------------------------------------------------
                         slack                                 34.823    

Slack (MET) :             34.980ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.061ns (22.523%)  route 3.650ns (77.477%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 37.921 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.981     2.248    vga_timing_unit/v_pos
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.434    37.921    vga_timing_unit/CLK
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.425    37.495    
                         clock uncertainty           -0.098    37.397    
    SLICE_X10Y25         FDCE (Setup_fdce_C_CE)      -0.169    37.228    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.228    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                 34.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.107%)  route 0.217ns (53.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=61, routed)          0.217    -0.215    vga_timing_unit/Q[1]
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.170 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.824    -0.345    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.216    -0.560    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.121    -0.439    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.536%)  route 0.213ns (50.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          0.213    -0.196    vga_timing_unit/Q[3]
    SLICE_X12Y26         LUT6 (Prop_lut6_I2_O)        0.045    -0.151 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.120    -0.442    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.497%)  route 0.273ns (59.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580    -0.549    vga_timing_unit/CLK
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=42, routed)          0.273    -0.135    vga_timing_unit/h_pos_reg[9]_0[8]
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.045    -0.090 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    vga_timing_unit/h_pos[9]
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.195    -0.515    
    SLICE_X6Y24          FDCE (Hold_fdce_C_D)         0.120    -0.395    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (49.002%)  route 0.218ns (50.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X10Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=48, routed)          0.218    -0.194    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.045    -0.149 r  vga_timing_unit/h_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    vga_timing_unit/h_pos[4]
    SLICE_X10Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X10Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism             -0.228    -0.575    
    SLICE_X10Y26         FDCE (Hold_fdce_C_D)         0.120    -0.455    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.450%)  route 0.251ns (54.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=44, routed)          0.251    -0.161    vga_timing_unit/Q[5]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.116 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.228    -0.575    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.121    -0.454    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.092%)  route 0.246ns (56.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=37, routed)          0.246    -0.187    vga_timing_unit/h_pos_reg[9]_0[5]
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.045    -0.142 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    vga_timing_unit/h_pos[5]
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.228    -0.573    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.091    -0.482    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.209ns (43.409%)  route 0.272ns (56.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=35, routed)          0.272    -0.139    vga_timing_unit/Q[8]
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.094 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.824    -0.345    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.215    -0.559    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.121    -0.438    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.706%)  route 0.259ns (55.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.553    -0.576    vga_timing_unit/CLK
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  vga_timing_unit/v_pos_reg[6]/Q
                         net (fo=41, routed)          0.259    -0.154    vga_timing_unit/Q[6]
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.045    -0.109 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.820    -0.349    vga_timing_unit/CLK
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.228    -0.576    
    SLICE_X10Y25         FDCE (Hold_fdce_C_D)         0.120    -0.456    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.207ns (42.566%)  route 0.279ns (57.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=47, routed)          0.279    -0.132    vga_timing_unit/Q[7]
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.043    -0.089 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.228    -0.575    
    SLICE_X8Y26          FDCE (Hold_fdce_C_D)         0.133    -0.442    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.636%)  route 0.283ns (60.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580    -0.549    vga_timing_unit/CLK
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=42, routed)          0.283    -0.125    vga_timing_unit/h_pos_reg[9]_0[8]
    SLICE_X4Y25          LUT6 (Prop_lut6_I4_O)        0.045    -0.080 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    vga_timing_unit/h_pos[8]
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.229    -0.549    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.091    -0.458    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.378    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   clock_instance/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y29     vga_timing_unit/h_pos_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y29     vga_timing_unit/h_pos_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X5Y24     vga_timing_unit/h_pos_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y29     vga_timing_unit/h_pos_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X10Y26    vga_timing_unit/h_pos_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y27     vga_timing_unit/h_pos_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X4Y23     vga_timing_unit/h_pos_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X5Y24     vga_timing_unit/h_pos_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y25    vga_timing_unit/v_pos_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y24     vga_timing_unit/h_pos_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y26    vga_timing_unit/h_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y27     vga_timing_unit/h_pos_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y24     vga_timing_unit/h_pos_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y25     vga_timing_unit/h_pos_reg[8]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y24     vga_timing_unit/h_pos_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y24     vga_timing_unit/h_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y26    vga_timing_unit/h_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y24     vga_timing_unit/h_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y25     vga_timing_unit/h_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y24     vga_timing_unit/h_pos_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X12Y26    vga_timing_unit/v_pos_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y26     vga_timing_unit/v_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X12Y26    vga_timing_unit/v_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X12Y26    vga_timing_unit/v_pos_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clock_instance/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_b }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 2.127ns (29.199%)  route 5.157ns (70.801%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.731     4.011    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.119     4.130 r  vga_timing_unit/sel_i_3/O
                         net (fo=1, routed)           0.685     4.815    fruits_unit/ADDRARDADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774     6.698    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 2.132ns (28.716%)  route 5.293ns (71.284%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.730     4.011    fruits_unit/h_pos_reg[9]_0
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.135 r  fruits_unit/sel_i_6/O
                         net (fo=1, routed)           0.820     4.955    fruits_unit/apple_row[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.318ns  (logic 2.132ns (29.133%)  route 5.186ns (70.867%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.769     4.049    vga_timing_unit/sel
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.173 r  vga_timing_unit/sel_i_11/O
                         net (fo=1, routed)           0.675     4.849    fruits_unit/ADDRARDADDR[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 2.132ns (29.484%)  route 5.099ns (70.516%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.678     3.958    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.082 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.680     4.761    fruits_unit/ADDRARDADDR[8]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 2.128ns (30.399%)  route 4.872ns (69.601%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.575     3.856    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.120     3.976 r  vga_timing_unit/sel_i_8/O
                         net (fo=1, routed)           0.555     4.531    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.769     6.703    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 2.132ns (29.793%)  route 5.024ns (70.207%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.731     4.011    fruits_unit/h_pos_reg[9]_0
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.135 r  fruits_unit/sel_i_12/O
                         net (fo=1, routed)           0.551     4.687    fruits_unit/apple_col[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 2.132ns (29.855%)  route 5.009ns (70.145%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.585     3.865    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.989 r  vga_timing_unit/sel_i_9/O
                         net (fo=1, routed)           0.683     4.672    fruits_unit/ADDRARDADDR[2]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.672    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 2.132ns (29.898%)  route 4.999ns (70.102%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.575     3.856    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.124     3.980 r  vga_timing_unit/sel_i_1/O
                         net (fo=1, routed)           0.682     4.661    fruits_unit/ADDRARDADDR[9]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.132ns (29.913%)  route 4.995ns (70.087%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.574     3.855    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.124     3.979 r  vga_timing_unit/sel_i_10/O
                         net (fo=1, routed)           0.679     4.658    fruits_unit/ADDRARDADDR[1]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 2.132ns (30.074%)  route 4.957ns (69.926%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.675     3.955    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.079 r  vga_timing_unit/sel_i_4/O
                         net (fo=1, routed)           0.541     4.620    fruits_unit/ADDRARDADDR[6]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  2.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fruits_unit/f2/x_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.554    -0.575    fruits_unit/f2/clk_100mhz
    SLICE_X13Y23         FDCE                                         r  fruits_unit/f2/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  fruits_unit/f2/x_pos_reg[1]/Q
                         net (fo=1, routed)           0.091    -0.343    fruits_unit/f2/x_pos_reg_n_0_[1]
    SLICE_X12Y23         FDCE                                         r  fruits_unit/f2/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.821    -0.348    fruits_unit/f2/clk_100mhz
    SLICE_X12Y23         FDCE                                         r  fruits_unit/f2/x_reg[1]/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X12Y23         FDCE (Hold_fdce_C_D)         0.085    -0.477    fruits_unit/f2/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fruits_unit/f1/x_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.553    -0.576    fruits_unit/f1/clk_100mhz
    SLICE_X15Y24         FDCE                                         r  fruits_unit/f1/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  fruits_unit/f1/x_pos_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.336    fruits_unit/f1/x_pos_reg_n_0_[0]
    SLICE_X12Y23         FDCE                                         r  fruits_unit/f1/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.821    -0.348    fruits_unit/f1/clk_100mhz
    SLICE_X12Y23         FDCE                                         r  fruits_unit/f1/x_reg[0]/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X12Y23         FDCE (Hold_fdce_C_D)         0.059    -0.503    fruits_unit/f1/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.558    -0.571    fruits_unit/f3/clk_100mhz
    SLICE_X13Y19         FDCE                                         r  fruits_unit/f3/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  fruits_unit/f3/x_pos_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.318    fruits_unit/f3/x_pos_reg_n_0_[3]
    SLICE_X13Y18         FDCE                                         r  fruits_unit/f3/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.827    -0.342    fruits_unit/f3/clk_100mhz
    SLICE_X13Y18         FDCE                                         r  fruits_unit/f3/x_reg[3]/C
                         clock pessimism             -0.215    -0.556    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.070    -0.486    fruits_unit/f3/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.558    -0.571    fruits_unit/f3/clk_100mhz
    SLICE_X13Y19         FDCE                                         r  fruits_unit/f3/x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  fruits_unit/f3/x_pos_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.320    fruits_unit/f3/x_pos_reg_n_0_[2]
    SLICE_X13Y18         FDCE                                         r  fruits_unit/f3/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.827    -0.342    fruits_unit/f3/clk_100mhz
    SLICE_X13Y18         FDCE                                         r  fruits_unit/f3/x_reg[2]/C
                         clock pessimism             -0.215    -0.556    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.066    -0.490    fruits_unit/f3/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    fruits_unit/f4/clk_100mhz
    SLICE_X1Y13          FDCE                                         r  fruits_unit/f4/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  fruits_unit/f4/x_pos_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.295    fruits_unit/f4/x_pos_reg_n_0_[1]
    SLICE_X2Y13          FDCE                                         r  fruits_unit/f4/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861    -0.308    fruits_unit/f4/clk_100mhz
    SLICE_X2Y13          FDCE                                         r  fruits_unit/f4/x_reg[1]/C
                         clock pessimism             -0.216    -0.523    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.052    -0.471    fruits_unit/f4/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.592    -0.537    fruits_unit/f4/clk_100mhz
    SLICE_X2Y12          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  fruits_unit/f4/x_pos_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.291    fruits_unit/f4/x_pos_reg_n_0_[2]
    SLICE_X3Y12          FDCE                                         r  fruits_unit/f4/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.862    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y12          FDCE                                         r  fruits_unit/f4/x_reg[2]/C
                         clock pessimism             -0.218    -0.524    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.057    -0.467    fruits_unit/f4/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 fruits_unit/f3/y_pos_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.562    -0.567    fruits_unit/f3/clk_100mhz
    SLICE_X15Y13         FDPE                                         r  fruits_unit/f3/y_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDPE (Prop_fdpe_C_Q)         0.141    -0.426 r  fruits_unit/f3/y_pos_reg[6]/Q
                         net (fo=6, routed)           0.122    -0.304    fruits_unit/f3/y_pos_reg[6]
    SLICE_X15Y12         FDPE                                         r  fruits_unit/f3/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.832    -0.337    fruits_unit/f3/clk_100mhz
    SLICE_X15Y12         FDPE                                         r  fruits_unit/f3/y_reg[6]/C
                         clock pessimism             -0.215    -0.551    
    SLICE_X15Y12         FDPE (Hold_fdpe_C_D)         0.070    -0.481    fruits_unit/f3/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.589    -0.540    fruits_unit/f4/clk_100mhz
    SLICE_X7Y13          FDCE                                         r  fruits_unit/f4/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  fruits_unit/f4/x_pos_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.283    fruits_unit/f4/x_pos_reg_n_0_[3]
    SLICE_X6Y13          FDCE                                         r  fruits_unit/f4/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.859    -0.310    fruits_unit/f4/clk_100mhz
    SLICE_X6Y13          FDCE                                         r  fruits_unit/f4/x_reg[3]/C
                         clock pessimism             -0.218    -0.527    
    SLICE_X6Y13          FDCE (Hold_fdce_C_D)         0.059    -0.468    fruits_unit/f4/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fruits_unit/f2/y_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.036%)  route 0.135ns (48.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.562    -0.567    fruits_unit/f2/clk_100mhz
    SLICE_X13Y13         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  fruits_unit/f2/y_pos_reg[0]/Q
                         net (fo=7, routed)           0.135    -0.291    fruits_unit/f2/y_pos_reg[0]
    SLICE_X14Y13         FDCE                                         r  fruits_unit/f2/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.831    -0.338    fruits_unit/f2/clk_100mhz
    SLICE_X14Y13         FDCE                                         r  fruits_unit/f2/y_reg[0]/C
                         clock pessimism             -0.215    -0.552    
    SLICE_X14Y13         FDCE (Hold_fdce_C_D)         0.075    -0.477    fruits_unit/f2/y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fruits_unit/f2/y_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.206%)  route 0.124ns (46.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.562    -0.567    fruits_unit/f2/clk_100mhz
    SLICE_X13Y13         FDCE                                         r  fruits_unit/f2/y_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  fruits_unit/f2/y_pos_reg[2]/Q
                         net (fo=5, routed)           0.124    -0.302    fruits_unit/f2/y_pos_reg[2]
    SLICE_X14Y13         FDCE                                         r  fruits_unit/f2/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.831    -0.338    fruits_unit/f2/clk_100mhz
    SLICE_X14Y13         FDCE                                         r  fruits_unit/f2/y_reg[2]/C
                         clock pessimism             -0.215    -0.552    
    SLICE_X14Y13         FDCE (Hold_fdce_C_D)         0.063    -0.489    fruits_unit/f2/y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6     fruits_unit/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2     sel__1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     sel__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5     sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7     fruits_unit/sel__1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4     fruits_unit/sel__2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2     fruits_unit/sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clock_instance/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X3Y20     fruits_unit/f1/first_run_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y22    fruits_unit/f2/x_pos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20     menu_unit/b1/sync_buffer_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y22    fruits_unit/f2/x_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y22    fruits_unit/f2/x_pos_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y27    fruits_unit/f1/lfsr_inst/lfsr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y27    fruits_unit/f1/lfsr_inst/lfsr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y27    fruits_unit/f1/lfsr_inst/lfsr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y29     menu_unit/debounce_open_menu/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y29     menu_unit/debounce_open_menu/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y12    fruits_unit/f3/y_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12    fruits_unit/f3/y_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X15Y12    fruits_unit/f3/y_reg[6]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X15Y12    fruits_unit/f3/y_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X4Y16     fruits_unit/f4/first_run_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X3Y20     fruits_unit/f1/first_run_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y22    fruits_unit/f2/x_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y23    fruits_unit/f2/x_pos_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20     menu_unit/b1/sync_buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y21     menu_unit/b1/sync_buffer_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.090ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.061ns (19.044%)  route 4.510ns (80.956%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.841     3.109    vga_timing_unit/v_pos
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.095    37.404    
    SLICE_X13Y28         FDCE (Setup_fdce_C_CE)      -0.205    37.199    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         37.199    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                 34.090    

Slack (MET) :             34.090ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.061ns (19.044%)  route 4.510ns (80.956%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.841     3.109    vga_timing_unit/v_pos
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.095    37.404    
    SLICE_X13Y28         FDCE (Setup_fdce_C_CE)      -0.205    37.199    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.199    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                 34.090    

Slack (MET) :             34.294ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 1.061ns (19.772%)  route 4.305ns (80.228%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.636     2.904    vga_timing_unit/v_pos
    SLICE_X13Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X13Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.425    37.497    
                         clock uncertainty           -0.095    37.402    
    SLICE_X13Y27         FDCE (Setup_fdce_C_CE)      -0.205    37.197    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.197    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                 34.294    

Slack (MET) :             34.316ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.061ns (19.714%)  route 4.321ns (80.286%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.652     2.919    vga_timing_unit/v_pos
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.095    37.404    
    SLICE_X12Y28         FDCE (Setup_fdce_C_CE)      -0.169    37.235    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.235    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                 34.316    

Slack (MET) :             34.316ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.061ns (19.714%)  route 4.321ns (80.286%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.652     2.919    vga_timing_unit/v_pos
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.095    37.404    
    SLICE_X12Y28         FDCE (Setup_fdce_C_CE)      -0.169    37.235    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.235    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                 34.316    

Slack (MET) :             34.670ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.061ns (21.114%)  route 3.964ns (78.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.295     2.563    vga_timing_unit/v_pos
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.425    37.496    
                         clock uncertainty           -0.095    37.401    
    SLICE_X12Y26         FDCE (Setup_fdce_C_CE)      -0.169    37.232    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         37.232    
                         arrival time                          -2.563    
  -------------------------------------------------------------------
                         slack                                 34.670    

Slack (MET) :             34.670ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.061ns (21.114%)  route 3.964ns (78.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.295     2.563    vga_timing_unit/v_pos
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.425    37.496    
                         clock uncertainty           -0.095    37.401    
    SLICE_X12Y26         FDCE (Setup_fdce_C_CE)      -0.169    37.232    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.232    
                         arrival time                          -2.563    
  -------------------------------------------------------------------
                         slack                                 34.670    

Slack (MET) :             34.670ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.061ns (21.114%)  route 3.964ns (78.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.295     2.563    vga_timing_unit/v_pos
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.425    37.496    
                         clock uncertainty           -0.095    37.401    
    SLICE_X12Y26         FDCE (Setup_fdce_C_CE)      -0.169    37.232    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.232    
                         arrival time                          -2.563    
  -------------------------------------------------------------------
                         slack                                 34.670    

Slack (MET) :             34.827ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.061ns (21.732%)  route 3.821ns (78.268%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.152     2.420    vga_timing_unit/v_pos
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.411    37.510    
                         clock uncertainty           -0.095    37.415    
    SLICE_X8Y26          FDCE (Setup_fdce_C_CE)      -0.169    37.246    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.246    
                         arrival time                          -2.420    
  -------------------------------------------------------------------
                         slack                                 34.827    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.061ns (22.523%)  route 3.650ns (77.477%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 37.921 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.981     2.248    vga_timing_unit/v_pos
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.434    37.921    vga_timing_unit/CLK
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.425    37.495    
                         clock uncertainty           -0.095    37.400    
    SLICE_X10Y25         FDCE (Setup_fdce_C_CE)      -0.169    37.231    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.231    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                 34.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.107%)  route 0.217ns (53.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=61, routed)          0.217    -0.215    vga_timing_unit/Q[1]
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.170 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.824    -0.345    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.216    -0.560    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.121    -0.439    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.536%)  route 0.213ns (50.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          0.213    -0.196    vga_timing_unit/Q[3]
    SLICE_X12Y26         LUT6 (Prop_lut6_I2_O)        0.045    -0.151 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.120    -0.442    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.497%)  route 0.273ns (59.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580    -0.549    vga_timing_unit/CLK
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=42, routed)          0.273    -0.135    vga_timing_unit/h_pos_reg[9]_0[8]
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.045    -0.090 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    vga_timing_unit/h_pos[9]
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.195    -0.515    
    SLICE_X6Y24          FDCE (Hold_fdce_C_D)         0.120    -0.395    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (49.002%)  route 0.218ns (50.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X10Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=48, routed)          0.218    -0.194    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.045    -0.149 r  vga_timing_unit/h_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    vga_timing_unit/h_pos[4]
    SLICE_X10Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X10Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism             -0.228    -0.575    
    SLICE_X10Y26         FDCE (Hold_fdce_C_D)         0.120    -0.455    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.450%)  route 0.251ns (54.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=44, routed)          0.251    -0.161    vga_timing_unit/Q[5]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.116 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.228    -0.575    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.121    -0.454    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.092%)  route 0.246ns (56.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=37, routed)          0.246    -0.187    vga_timing_unit/h_pos_reg[9]_0[5]
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.045    -0.142 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    vga_timing_unit/h_pos[5]
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.228    -0.573    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.091    -0.482    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.209ns (43.409%)  route 0.272ns (56.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=35, routed)          0.272    -0.139    vga_timing_unit/Q[8]
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.094 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.824    -0.345    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.215    -0.559    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.121    -0.438    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.706%)  route 0.259ns (55.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.553    -0.576    vga_timing_unit/CLK
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  vga_timing_unit/v_pos_reg[6]/Q
                         net (fo=41, routed)          0.259    -0.154    vga_timing_unit/Q[6]
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.045    -0.109 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.820    -0.349    vga_timing_unit/CLK
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.228    -0.576    
    SLICE_X10Y25         FDCE (Hold_fdce_C_D)         0.120    -0.456    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.207ns (42.566%)  route 0.279ns (57.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=47, routed)          0.279    -0.132    vga_timing_unit/Q[7]
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.043    -0.089 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.228    -0.575    
    SLICE_X8Y26          FDCE (Hold_fdce_C_D)         0.133    -0.442    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.636%)  route 0.283ns (60.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580    -0.549    vga_timing_unit/CLK
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=42, routed)          0.283    -0.125    vga_timing_unit/h_pos_reg[9]_0[8]
    SLICE_X4Y25          LUT6 (Prop_lut6_I4_O)        0.045    -0.080 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    vga_timing_unit/h_pos[8]
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.229    -0.549    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.091    -0.458    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.378    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   clock_instance/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y29     vga_timing_unit/h_pos_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y29     vga_timing_unit/h_pos_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X5Y24     vga_timing_unit/h_pos_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y29     vga_timing_unit/h_pos_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X10Y26    vga_timing_unit/h_pos_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y27     vga_timing_unit/h_pos_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X4Y23     vga_timing_unit/h_pos_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X5Y24     vga_timing_unit/h_pos_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y25    vga_timing_unit/v_pos_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y24     vga_timing_unit/h_pos_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y26    vga_timing_unit/h_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y27     vga_timing_unit/h_pos_reg[5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y24     vga_timing_unit/h_pos_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y25     vga_timing_unit/h_pos_reg[8]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y24     vga_timing_unit/h_pos_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y24     vga_timing_unit/h_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X10Y26    vga_timing_unit/h_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X5Y24     vga_timing_unit/h_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X4Y25     vga_timing_unit/h_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X6Y24     vga_timing_unit/h_pos_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X12Y26    vga_timing_unit/v_pos_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y26     vga_timing_unit/v_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X12Y26    vga_timing_unit/v_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X12Y26    vga_timing_unit/v_pos_reg[9]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y29     vga_timing_unit/h_pos_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clock_instance/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_instance/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 2.141ns (28.889%)  route 5.270ns (71.111%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.731     4.145    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.119     4.264 r  vga_timing_unit/sel_i_3/O
                         net (fo=1, routed)           0.685     4.949    fruits_unit/ADDRARDADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.218     7.166    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774     6.392    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.392    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 2.146ns (28.419%)  route 5.405ns (71.581%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.730     4.144    fruits_unit/h_pos_reg[9]_0
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.268 r  fruits_unit/sel_i_6/O
                         net (fo=1, routed)           0.820     5.089    fruits_unit/apple_row[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.218     7.166    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.600    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 2.912ns (35.927%)  route 5.193ns (64.073%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 7.990 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.555    -2.464    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.419    -2.045 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=57, routed)          1.608    -0.437    fruits_unit/f3/p_1_out_inferred__2/i__carry__1[2]
    SLICE_X14Y11         LUT4 (Prop_lut4_I1_O)        0.299    -0.138 r  fruits_unit/f3/fruit_color5_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.138    fruits_unit/f3_n_36
    SLICE_X14Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.395 r  fruits_unit/fruit_color5_carry/CO[3]
                         net (fo=1, routed)           0.000     0.395    fruits_unit/fruit_color5_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.649 f  fruits_unit/fruit_color5_carry__0/CO[0]
                         net (fo=14, routed)          1.054     1.703    fruits_unit/fruit_color52_in
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.395     2.098 f  fruits_unit/sel_i_20/O
                         net (fo=12, routed)          1.018     3.115    fruits_unit/sel_i_20_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I4_O)        0.360     3.475 f  fruits_unit/rgb_reg[10]_i_13/O
                         net (fo=3, routed)           0.651     4.126    fruits_unit/rgb_reg[10]_i_13_n_0
    SLICE_X9Y17          LUT4 (Prop_lut4_I1_O)        0.326     4.452 f  fruits_unit/rgb_reg[10]_i_5/O
                         net (fo=2, routed)           0.864     5.316    vga_timing_unit/rgb_reg_reg[8]
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.326     5.642 r  vga_timing_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     5.642    vga_timing_unit_n_20
    SLICE_X7Y22          FDCE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.503     7.990    clk_100mhz
    SLICE_X7Y22          FDCE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.590     7.400    
                         clock uncertainty           -0.218     7.182    
    SLICE_X7Y22          FDCE (Setup_fdce_C_D)        0.031     7.213    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.445ns  (logic 2.146ns (28.826%)  route 5.299ns (71.174%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.769     4.183    vga_timing_unit/sel
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.307 r  vga_timing_unit/sel_i_11/O
                         net (fo=1, routed)           0.675     4.982    fruits_unit/ADDRARDADDR[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.218     7.166    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.600    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -4.982    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.013ns  (logic 2.716ns (33.895%)  route 5.297ns (66.105%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.555    -2.464    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.419    -2.045 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=57, routed)          1.608    -0.437    fruits_unit/f3/p_1_out_inferred__2/i__carry__1[2]
    SLICE_X14Y11         LUT4 (Prop_lut4_I1_O)        0.299    -0.138 r  fruits_unit/f3/fruit_color5_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.138    fruits_unit/f3_n_36
    SLICE_X14Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.395 r  fruits_unit/fruit_color5_carry/CO[3]
                         net (fo=1, routed)           0.000     0.395    fruits_unit/fruit_color5_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.649 f  fruits_unit/fruit_color5_carry__0/CO[0]
                         net (fo=14, routed)          1.054     1.703    fruits_unit/fruit_color52_in
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.395     2.098 f  fruits_unit/sel_i_20/O
                         net (fo=12, routed)          1.018     3.115    fruits_unit/sel_i_20_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I4_O)        0.360     3.475 f  fruits_unit/rgb_reg[10]_i_13/O
                         net (fo=3, routed)           0.888     4.363    fruits_unit/rgb_reg[10]_i_13_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.332     4.695 f  fruits_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.731     5.425    vga_timing_unit/rgb_reg_reg[7]_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.124     5.549 r  vga_timing_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.549    vga_timing_unit_n_21
    SLICE_X7Y24          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.500     7.987    clk_100mhz
    SLICE_X7Y24          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.590     7.397    
                         clock uncertainty           -0.218     7.179    
    SLICE_X7Y24          FDCE (Setup_fdce_C_D)        0.032     7.211    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -5.549    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 2.912ns (36.458%)  route 5.075ns (63.542%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.555    -2.464    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.419    -2.045 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=57, routed)          1.608    -0.437    fruits_unit/f3/p_1_out_inferred__2/i__carry__1[2]
    SLICE_X14Y11         LUT4 (Prop_lut4_I1_O)        0.299    -0.138 r  fruits_unit/f3/fruit_color5_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.138    fruits_unit/f3_n_36
    SLICE_X14Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.395 r  fruits_unit/fruit_color5_carry/CO[3]
                         net (fo=1, routed)           0.000     0.395    fruits_unit/fruit_color5_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.649 f  fruits_unit/fruit_color5_carry__0/CO[0]
                         net (fo=14, routed)          1.054     1.703    fruits_unit/fruit_color52_in
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.395     2.098 f  fruits_unit/sel_i_20/O
                         net (fo=12, routed)          1.018     3.115    fruits_unit/sel_i_20_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I4_O)        0.360     3.475 f  fruits_unit/rgb_reg[10]_i_13/O
                         net (fo=3, routed)           0.651     4.126    fruits_unit/rgb_reg[10]_i_13_n_0
    SLICE_X9Y17          LUT4 (Prop_lut4_I1_O)        0.326     4.452 f  fruits_unit/rgb_reg[10]_i_5/O
                         net (fo=2, routed)           0.746     5.198    vga_timing_unit/rgb_reg_reg[8]
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.326     5.524 r  vga_timing_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     5.524    vga_timing_unit_n_18
    SLICE_X7Y24          FDCE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.500     7.987    clk_100mhz
    SLICE_X7Y24          FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.590     7.397    
                         clock uncertainty           -0.218     7.179    
    SLICE_X7Y24          FDCE (Setup_fdce_C_D)        0.029     7.208    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 2.146ns (29.167%)  route 5.212ns (70.833%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.678     4.092    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.216 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.680     4.895    fruits_unit/ADDRARDADDR[8]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.218     7.166    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.600    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.142ns (30.056%)  route 4.985ns (69.944%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.575     3.989    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.120     4.109 r  vga_timing_unit/sel_i_8/O
                         net (fo=1, routed)           0.555     4.664    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.218     7.166    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.769     6.397    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.397    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 2.146ns (29.467%)  route 5.137ns (70.533%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.731     4.145    fruits_unit/h_pos_reg[9]_0
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.269 r  fruits_unit/sel_i_12/O
                         net (fo=1, routed)           0.551     4.820    fruits_unit/apple_col[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.218     7.166    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.600    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 2.146ns (29.527%)  route 5.122ns (70.473%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.585     3.999    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.123 r  vga_timing_unit/sel_i_9/O
                         net (fo=1, routed)           0.683     4.805    fruits_unit/ADDRARDADDR[2]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.218     7.166    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.600    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  1.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.413ns (42.195%)  route 0.566ns (57.805%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.205    -0.226    player_unit/player_on4_inferred__0/i__carry__0_2[0]
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164    -0.062 r  player_unit/player_col0_carry/O[2]
                         net (fo=1, routed)           0.198     0.136    player_unit/player_col0_carry_n_5
    SLICE_X9Y28          LUT5 (Prop_lut5_I0_O)        0.108     0.244 r  player_unit/sel__2_i_10/O
                         net (fo=1, routed)           0.162     0.406    player_col[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.604%)  route 0.614ns (57.396%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          0.243    -0.188    player_unit/player_on4_inferred__0/i__carry__0_2[3]
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.071 r  player_unit/player_col0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.071    player_unit/player_col0_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.019 r  player_unit/player_col0_carry__0/O[1]
                         net (fo=1, routed)           0.152     0.171    player_unit/player_col0_carry__0_n_6
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.108     0.279 r  player_unit/sel__2_i_7/O
                         net (fo=1, routed)           0.218     0.498    player_col[5]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.361ns (33.422%)  route 0.719ns (66.578%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          0.254    -0.178    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.045    -0.133 r  vga_timing_unit/player_col0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.133    player_unit/sel__2_6[2]
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.069 r  player_unit/player_col0_carry/O[3]
                         net (fo=1, routed)           0.251     0.182    player_unit/player_col0_carry_n_4
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.111     0.293 r  player_unit/sel__2_i_9/O
                         net (fo=1, routed)           0.215     0.508    player_col[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.378ns (34.672%)  route 0.712ns (65.328%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.205    -0.226    player_unit/player_on4_inferred__0/i__carry__0_2[0]
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.097 r  player_unit/player_col0_carry/O[1]
                         net (fo=1, routed)           0.287     0.190    player_unit/player_col0_carry_n_6
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.108     0.298 r  player_unit/sel__2_i_11/O
                         net (fo=1, routed)           0.220     0.518    player_col[1]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.416ns (37.824%)  route 0.684ns (62.176%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          0.243    -0.188    player_unit/player_on4_inferred__0/i__carry__0_2[3]
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.071 r  player_unit/player_col0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.071    player_unit/player_col0_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.018 r  player_unit/player_col0_carry__0/O[0]
                         net (fo=1, routed)           0.283     0.265    player_unit/player_col0_carry__0_n_7
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.105     0.370 r  player_unit/sel__2_i_8/O
                         net (fo=1, routed)           0.158     0.527    player_col[4]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.412ns (37.316%)  route 0.692ns (62.684%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=47, routed)          0.315    -0.097    player_unit/Q[5]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.134     0.037 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.219     0.256    player_unit/_carry__1_n_2
    SLICE_X9Y27          LUT5 (Prop_lut5_I1_O)        0.114     0.370 r  player_unit/sel__2_i_6/O
                         net (fo=1, routed)           0.158     0.529    player_row[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.361ns (32.042%)  route 0.766ns (67.958%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.312    -0.119    vga_timing_unit/h_pos_reg[9]_0[0]
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.045    -0.074 r  vga_timing_unit/player_col0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.074    player_unit/sel__2_6[0]
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.004 r  player_unit/player_col0_carry/O[0]
                         net (fo=1, routed)           0.223     0.219    player_unit/player_col0_carry_n_7
    SLICE_X9Y28          LUT5 (Prop_lut5_I0_O)        0.105     0.324 r  player_unit/sel__2_i_12/O
                         net (fo=1, routed)           0.230     0.554    player_col[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.430ns (37.669%)  route 0.712ns (62.331%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 f  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=47, routed)          0.352    -0.059    vga_timing_unit/Q[9]
    SLICE_X10Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.014 r  vga_timing_unit/player_on3_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.014    player_unit/sel__2_1[0]
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097     0.083 r  player_unit/player_on3_carry__0/CO[0]
                         net (fo=14, routed)          0.203     0.286    player_unit/player_on3
    SLICE_X9Y28          LUT5 (Prop_lut5_I3_O)        0.124     0.410 r  player_unit/sel__2_i_3/O
                         net (fo=1, routed)           0.157     0.566    player_row[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.186ns (16.006%)  route 0.976ns (83.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.692     0.261    vga_timing_unit/h_pos_reg[9]_0[0]
    SLICE_X8Y9           LUT2 (Prop_lut2_I0_O)        0.045     0.306 r  vga_timing_unit/sel__1_i_9/O
                         net (fo=1, routed)           0.284     0.590    vga_timing_unit_n_51
    RAMB18_X0Y2          RAMB18E1                                     r  sel__1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.877    -0.291    clk_100mhz
    RAMB18_X0Y2          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism              0.087    -0.204    
                         clock uncertainty            0.218     0.014    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     0.197    sel__1
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.429ns (36.619%)  route 0.743ns (63.381%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.317    -0.092    vga_timing_unit/Q[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.065 r  vga_timing_unit/sel__2_i_14__0/O[2]
                         net (fo=1, routed)           0.206     0.271    player_unit/O[1]
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.108     0.379 r  player_unit/sel__2_i_4/O
                         net (fo=1, routed)           0.219     0.598    player_row[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 2.127ns (29.199%)  route 5.157ns (70.801%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.731     4.011    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.119     4.130 r  vga_timing_unit/sel_i_3/O
                         net (fo=1, routed)           0.685     4.815    fruits_unit/ADDRARDADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774     6.698    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 2.132ns (28.716%)  route 5.293ns (71.284%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.730     4.011    fruits_unit/h_pos_reg[9]_0
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.135 r  fruits_unit/sel_i_6/O
                         net (fo=1, routed)           0.820     4.955    fruits_unit/apple_row[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.318ns  (logic 2.132ns (29.133%)  route 5.186ns (70.867%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.769     4.049    vga_timing_unit/sel
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.173 r  vga_timing_unit/sel_i_11/O
                         net (fo=1, routed)           0.675     4.849    fruits_unit/ADDRARDADDR[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 2.132ns (29.484%)  route 5.099ns (70.516%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.678     3.958    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.082 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.680     4.761    fruits_unit/ADDRARDADDR[8]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 2.128ns (30.399%)  route 4.872ns (69.601%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.575     3.856    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.120     3.976 r  vga_timing_unit/sel_i_8/O
                         net (fo=1, routed)           0.555     4.531    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.769     6.703    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 2.132ns (29.793%)  route 5.024ns (70.207%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.731     4.011    fruits_unit/h_pos_reg[9]_0
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.135 r  fruits_unit/sel_i_12/O
                         net (fo=1, routed)           0.551     4.687    fruits_unit/apple_col[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 2.132ns (29.855%)  route 5.009ns (70.145%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.585     3.865    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.989 r  vga_timing_unit/sel_i_9/O
                         net (fo=1, routed)           0.683     4.672    fruits_unit/ADDRARDADDR[2]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.672    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 2.132ns (29.898%)  route 4.999ns (70.102%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.575     3.856    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.124     3.980 r  vga_timing_unit/sel_i_1/O
                         net (fo=1, routed)           0.682     4.661    fruits_unit/ADDRARDADDR[9]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.132ns (29.913%)  route 4.995ns (70.087%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.574     3.855    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.124     3.979 r  vga_timing_unit/sel_i_10/O
                         net (fo=1, routed)           0.679     4.658    fruits_unit/ADDRARDADDR[1]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 2.132ns (30.074%)  route 4.957ns (69.926%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.675     3.955    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.079 r  vga_timing_unit/sel_i_4/O
                         net (fo=1, routed)           0.541     4.620    fruits_unit/ADDRARDADDR[6]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  2.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fruits_unit/f2/x_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.554    -0.575    fruits_unit/f2/clk_100mhz
    SLICE_X13Y23         FDCE                                         r  fruits_unit/f2/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  fruits_unit/f2/x_pos_reg[1]/Q
                         net (fo=1, routed)           0.091    -0.343    fruits_unit/f2/x_pos_reg_n_0_[1]
    SLICE_X12Y23         FDCE                                         r  fruits_unit/f2/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.821    -0.348    fruits_unit/f2/clk_100mhz
    SLICE_X12Y23         FDCE                                         r  fruits_unit/f2/x_reg[1]/C
                         clock pessimism             -0.215    -0.562    
                         clock uncertainty            0.077    -0.485    
    SLICE_X12Y23         FDCE (Hold_fdce_C_D)         0.085    -0.400    fruits_unit/f2/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 fruits_unit/f1/x_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.553    -0.576    fruits_unit/f1/clk_100mhz
    SLICE_X15Y24         FDCE                                         r  fruits_unit/f1/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  fruits_unit/f1/x_pos_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.336    fruits_unit/f1/x_pos_reg_n_0_[0]
    SLICE_X12Y23         FDCE                                         r  fruits_unit/f1/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.821    -0.348    fruits_unit/f1/clk_100mhz
    SLICE_X12Y23         FDCE                                         r  fruits_unit/f1/x_reg[0]/C
                         clock pessimism             -0.215    -0.562    
                         clock uncertainty            0.077    -0.485    
    SLICE_X12Y23         FDCE (Hold_fdce_C_D)         0.059    -0.426    fruits_unit/f1/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.558    -0.571    fruits_unit/f3/clk_100mhz
    SLICE_X13Y19         FDCE                                         r  fruits_unit/f3/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  fruits_unit/f3/x_pos_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.318    fruits_unit/f3/x_pos_reg_n_0_[3]
    SLICE_X13Y18         FDCE                                         r  fruits_unit/f3/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.827    -0.342    fruits_unit/f3/clk_100mhz
    SLICE_X13Y18         FDCE                                         r  fruits_unit/f3/x_reg[3]/C
                         clock pessimism             -0.215    -0.556    
                         clock uncertainty            0.077    -0.479    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.070    -0.409    fruits_unit/f3/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.558    -0.571    fruits_unit/f3/clk_100mhz
    SLICE_X13Y19         FDCE                                         r  fruits_unit/f3/x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  fruits_unit/f3/x_pos_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.320    fruits_unit/f3/x_pos_reg_n_0_[2]
    SLICE_X13Y18         FDCE                                         r  fruits_unit/f3/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.827    -0.342    fruits_unit/f3/clk_100mhz
    SLICE_X13Y18         FDCE                                         r  fruits_unit/f3/x_reg[2]/C
                         clock pessimism             -0.215    -0.556    
                         clock uncertainty            0.077    -0.479    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.066    -0.413    fruits_unit/f3/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    fruits_unit/f4/clk_100mhz
    SLICE_X1Y13          FDCE                                         r  fruits_unit/f4/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  fruits_unit/f4/x_pos_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.295    fruits_unit/f4/x_pos_reg_n_0_[1]
    SLICE_X2Y13          FDCE                                         r  fruits_unit/f4/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861    -0.308    fruits_unit/f4/clk_100mhz
    SLICE_X2Y13          FDCE                                         r  fruits_unit/f4/x_reg[1]/C
                         clock pessimism             -0.216    -0.523    
                         clock uncertainty            0.077    -0.446    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.052    -0.394    fruits_unit/f4/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.592    -0.537    fruits_unit/f4/clk_100mhz
    SLICE_X2Y12          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  fruits_unit/f4/x_pos_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.291    fruits_unit/f4/x_pos_reg_n_0_[2]
    SLICE_X3Y12          FDCE                                         r  fruits_unit/f4/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.862    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y12          FDCE                                         r  fruits_unit/f4/x_reg[2]/C
                         clock pessimism             -0.218    -0.524    
                         clock uncertainty            0.077    -0.447    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.057    -0.390    fruits_unit/f4/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 fruits_unit/f3/y_pos_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.562    -0.567    fruits_unit/f3/clk_100mhz
    SLICE_X15Y13         FDPE                                         r  fruits_unit/f3/y_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDPE (Prop_fdpe_C_Q)         0.141    -0.426 r  fruits_unit/f3/y_pos_reg[6]/Q
                         net (fo=6, routed)           0.122    -0.304    fruits_unit/f3/y_pos_reg[6]
    SLICE_X15Y12         FDPE                                         r  fruits_unit/f3/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.832    -0.337    fruits_unit/f3/clk_100mhz
    SLICE_X15Y12         FDPE                                         r  fruits_unit/f3/y_reg[6]/C
                         clock pessimism             -0.215    -0.551    
                         clock uncertainty            0.077    -0.474    
    SLICE_X15Y12         FDPE (Hold_fdpe_C_D)         0.070    -0.404    fruits_unit/f3/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.589    -0.540    fruits_unit/f4/clk_100mhz
    SLICE_X7Y13          FDCE                                         r  fruits_unit/f4/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  fruits_unit/f4/x_pos_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.283    fruits_unit/f4/x_pos_reg_n_0_[3]
    SLICE_X6Y13          FDCE                                         r  fruits_unit/f4/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.859    -0.310    fruits_unit/f4/clk_100mhz
    SLICE_X6Y13          FDCE                                         r  fruits_unit/f4/x_reg[3]/C
                         clock pessimism             -0.218    -0.527    
                         clock uncertainty            0.077    -0.450    
    SLICE_X6Y13          FDCE (Hold_fdce_C_D)         0.059    -0.391    fruits_unit/f4/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fruits_unit/f2/y_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.036%)  route 0.135ns (48.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.562    -0.567    fruits_unit/f2/clk_100mhz
    SLICE_X13Y13         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  fruits_unit/f2/y_pos_reg[0]/Q
                         net (fo=7, routed)           0.135    -0.291    fruits_unit/f2/y_pos_reg[0]
    SLICE_X14Y13         FDCE                                         r  fruits_unit/f2/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.831    -0.338    fruits_unit/f2/clk_100mhz
    SLICE_X14Y13         FDCE                                         r  fruits_unit/f2/y_reg[0]/C
                         clock pessimism             -0.215    -0.552    
                         clock uncertainty            0.077    -0.475    
    SLICE_X14Y13         FDCE (Hold_fdce_C_D)         0.075    -0.400    fruits_unit/f2/y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 fruits_unit/f2/y_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.206%)  route 0.124ns (46.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.562    -0.567    fruits_unit/f2/clk_100mhz
    SLICE_X13Y13         FDCE                                         r  fruits_unit/f2/y_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  fruits_unit/f2/y_pos_reg[2]/Q
                         net (fo=5, routed)           0.124    -0.302    fruits_unit/f2/y_pos_reg[2]
    SLICE_X14Y13         FDCE                                         r  fruits_unit/f2/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.831    -0.338    fruits_unit/f2/clk_100mhz
    SLICE_X14Y13         FDCE                                         r  fruits_unit/f2/y_reg[2]/C
                         clock pessimism             -0.215    -0.552    
                         clock uncertainty            0.077    -0.475    
    SLICE_X14Y13         FDCE (Hold_fdce_C_D)         0.063    -0.412    fruits_unit/f2/y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 2.141ns (28.889%)  route 5.270ns (71.111%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.731     4.145    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.119     4.264 r  vga_timing_unit/sel_i_3/O
                         net (fo=1, routed)           0.685     4.949    fruits_unit/ADDRARDADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.215     7.169    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774     6.395    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.395    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 2.146ns (28.419%)  route 5.405ns (71.581%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.730     4.144    fruits_unit/h_pos_reg[9]_0
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.268 r  fruits_unit/sel_i_6/O
                         net (fo=1, routed)           0.820     5.089    fruits_unit/apple_row[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.215     7.169    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.603    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 2.912ns (35.927%)  route 5.193ns (64.073%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 7.990 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.555    -2.464    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.419    -2.045 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=57, routed)          1.608    -0.437    fruits_unit/f3/p_1_out_inferred__2/i__carry__1[2]
    SLICE_X14Y11         LUT4 (Prop_lut4_I1_O)        0.299    -0.138 r  fruits_unit/f3/fruit_color5_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.138    fruits_unit/f3_n_36
    SLICE_X14Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.395 r  fruits_unit/fruit_color5_carry/CO[3]
                         net (fo=1, routed)           0.000     0.395    fruits_unit/fruit_color5_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.649 f  fruits_unit/fruit_color5_carry__0/CO[0]
                         net (fo=14, routed)          1.054     1.703    fruits_unit/fruit_color52_in
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.395     2.098 f  fruits_unit/sel_i_20/O
                         net (fo=12, routed)          1.018     3.115    fruits_unit/sel_i_20_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I4_O)        0.360     3.475 f  fruits_unit/rgb_reg[10]_i_13/O
                         net (fo=3, routed)           0.651     4.126    fruits_unit/rgb_reg[10]_i_13_n_0
    SLICE_X9Y17          LUT4 (Prop_lut4_I1_O)        0.326     4.452 f  fruits_unit/rgb_reg[10]_i_5/O
                         net (fo=2, routed)           0.864     5.316    vga_timing_unit/rgb_reg_reg[8]
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.326     5.642 r  vga_timing_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     5.642    vga_timing_unit_n_20
    SLICE_X7Y22          FDCE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.503     7.990    clk_100mhz
    SLICE_X7Y22          FDCE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.590     7.400    
                         clock uncertainty           -0.215     7.185    
    SLICE_X7Y22          FDCE (Setup_fdce_C_D)        0.031     7.216    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.445ns  (logic 2.146ns (28.826%)  route 5.299ns (71.174%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.769     4.183    vga_timing_unit/sel
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.307 r  vga_timing_unit/sel_i_11/O
                         net (fo=1, routed)           0.675     4.982    fruits_unit/ADDRARDADDR[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.215     7.169    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.603    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -4.982    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.013ns  (logic 2.716ns (33.895%)  route 5.297ns (66.105%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.555    -2.464    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.419    -2.045 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=57, routed)          1.608    -0.437    fruits_unit/f3/p_1_out_inferred__2/i__carry__1[2]
    SLICE_X14Y11         LUT4 (Prop_lut4_I1_O)        0.299    -0.138 r  fruits_unit/f3/fruit_color5_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.138    fruits_unit/f3_n_36
    SLICE_X14Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.395 r  fruits_unit/fruit_color5_carry/CO[3]
                         net (fo=1, routed)           0.000     0.395    fruits_unit/fruit_color5_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.649 f  fruits_unit/fruit_color5_carry__0/CO[0]
                         net (fo=14, routed)          1.054     1.703    fruits_unit/fruit_color52_in
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.395     2.098 f  fruits_unit/sel_i_20/O
                         net (fo=12, routed)          1.018     3.115    fruits_unit/sel_i_20_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I4_O)        0.360     3.475 f  fruits_unit/rgb_reg[10]_i_13/O
                         net (fo=3, routed)           0.888     4.363    fruits_unit/rgb_reg[10]_i_13_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.332     4.695 f  fruits_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.731     5.425    vga_timing_unit/rgb_reg_reg[7]_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.124     5.549 r  vga_timing_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.549    vga_timing_unit_n_21
    SLICE_X7Y24          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.500     7.987    clk_100mhz
    SLICE_X7Y24          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.590     7.397    
                         clock uncertainty           -0.215     7.182    
    SLICE_X7Y24          FDCE (Setup_fdce_C_D)        0.032     7.214    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.214    
                         arrival time                          -5.549    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 2.912ns (36.458%)  route 5.075ns (63.542%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.555    -2.464    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.419    -2.045 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=57, routed)          1.608    -0.437    fruits_unit/f3/p_1_out_inferred__2/i__carry__1[2]
    SLICE_X14Y11         LUT4 (Prop_lut4_I1_O)        0.299    -0.138 r  fruits_unit/f3/fruit_color5_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.138    fruits_unit/f3_n_36
    SLICE_X14Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.395 r  fruits_unit/fruit_color5_carry/CO[3]
                         net (fo=1, routed)           0.000     0.395    fruits_unit/fruit_color5_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.649 f  fruits_unit/fruit_color5_carry__0/CO[0]
                         net (fo=14, routed)          1.054     1.703    fruits_unit/fruit_color52_in
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.395     2.098 f  fruits_unit/sel_i_20/O
                         net (fo=12, routed)          1.018     3.115    fruits_unit/sel_i_20_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I4_O)        0.360     3.475 f  fruits_unit/rgb_reg[10]_i_13/O
                         net (fo=3, routed)           0.651     4.126    fruits_unit/rgb_reg[10]_i_13_n_0
    SLICE_X9Y17          LUT4 (Prop_lut4_I1_O)        0.326     4.452 f  fruits_unit/rgb_reg[10]_i_5/O
                         net (fo=2, routed)           0.746     5.198    vga_timing_unit/rgb_reg_reg[8]
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.326     5.524 r  vga_timing_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     5.524    vga_timing_unit_n_18
    SLICE_X7Y24          FDCE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.500     7.987    clk_100mhz
    SLICE_X7Y24          FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.590     7.397    
                         clock uncertainty           -0.215     7.182    
    SLICE_X7Y24          FDCE (Setup_fdce_C_D)        0.029     7.211    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 2.146ns (29.167%)  route 5.212ns (70.833%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.678     4.092    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.216 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.680     4.895    fruits_unit/ADDRARDADDR[8]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.215     7.169    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.603    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.142ns (30.056%)  route 4.985ns (69.944%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.575     3.989    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.120     4.109 r  vga_timing_unit/sel_i_8/O
                         net (fo=1, routed)           0.555     4.664    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.215     7.169    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.769     6.400    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 2.146ns (29.467%)  route 5.137ns (70.533%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.731     4.145    fruits_unit/h_pos_reg[9]_0
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.269 r  fruits_unit/sel_i_12/O
                         net (fo=1, routed)           0.551     4.820    fruits_unit/apple_col[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.215     7.169    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.603    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 2.146ns (29.527%)  route 5.122ns (70.473%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.585     3.999    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.123 r  vga_timing_unit/sel_i_9/O
                         net (fo=1, routed)           0.683     4.805    fruits_unit/ADDRARDADDR[2]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.215     7.169    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.603    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  1.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.413ns (42.195%)  route 0.566ns (57.805%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.205    -0.226    player_unit/player_on4_inferred__0/i__carry__0_2[0]
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164    -0.062 r  player_unit/player_col0_carry/O[2]
                         net (fo=1, routed)           0.198     0.136    player_unit/player_col0_carry_n_5
    SLICE_X9Y28          LUT5 (Prop_lut5_I0_O)        0.108     0.244 r  player_unit/sel__2_i_10/O
                         net (fo=1, routed)           0.162     0.406    player_col[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.604%)  route 0.614ns (57.396%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          0.243    -0.188    player_unit/player_on4_inferred__0/i__carry__0_2[3]
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.071 r  player_unit/player_col0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.071    player_unit/player_col0_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.019 r  player_unit/player_col0_carry__0/O[1]
                         net (fo=1, routed)           0.152     0.171    player_unit/player_col0_carry__0_n_6
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.108     0.279 r  player_unit/sel__2_i_7/O
                         net (fo=1, routed)           0.218     0.498    player_col[5]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.361ns (33.422%)  route 0.719ns (66.578%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          0.254    -0.178    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.045    -0.133 r  vga_timing_unit/player_col0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.133    player_unit/sel__2_6[2]
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.069 r  player_unit/player_col0_carry/O[3]
                         net (fo=1, routed)           0.251     0.182    player_unit/player_col0_carry_n_4
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.111     0.293 r  player_unit/sel__2_i_9/O
                         net (fo=1, routed)           0.215     0.508    player_col[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.378ns (34.672%)  route 0.712ns (65.328%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.205    -0.226    player_unit/player_on4_inferred__0/i__carry__0_2[0]
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.097 r  player_unit/player_col0_carry/O[1]
                         net (fo=1, routed)           0.287     0.190    player_unit/player_col0_carry_n_6
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.108     0.298 r  player_unit/sel__2_i_11/O
                         net (fo=1, routed)           0.220     0.518    player_col[1]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.416ns (37.824%)  route 0.684ns (62.176%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          0.243    -0.188    player_unit/player_on4_inferred__0/i__carry__0_2[3]
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.071 r  player_unit/player_col0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.071    player_unit/player_col0_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.018 r  player_unit/player_col0_carry__0/O[0]
                         net (fo=1, routed)           0.283     0.265    player_unit/player_col0_carry__0_n_7
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.105     0.370 r  player_unit/sel__2_i_8/O
                         net (fo=1, routed)           0.158     0.527    player_col[4]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.412ns (37.316%)  route 0.692ns (62.684%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=47, routed)          0.315    -0.097    player_unit/Q[5]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.134     0.037 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.219     0.256    player_unit/_carry__1_n_2
    SLICE_X9Y27          LUT5 (Prop_lut5_I1_O)        0.114     0.370 r  player_unit/sel__2_i_6/O
                         net (fo=1, routed)           0.158     0.529    player_row[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.361ns (32.042%)  route 0.766ns (67.958%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.312    -0.119    vga_timing_unit/h_pos_reg[9]_0[0]
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.045    -0.074 r  vga_timing_unit/player_col0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.074    player_unit/sel__2_6[0]
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.004 r  player_unit/player_col0_carry/O[0]
                         net (fo=1, routed)           0.223     0.219    player_unit/player_col0_carry_n_7
    SLICE_X9Y28          LUT5 (Prop_lut5_I0_O)        0.105     0.324 r  player_unit/sel__2_i_12/O
                         net (fo=1, routed)           0.230     0.554    player_col[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.430ns (37.669%)  route 0.712ns (62.331%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 f  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=47, routed)          0.352    -0.059    vga_timing_unit/Q[9]
    SLICE_X10Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.014 r  vga_timing_unit/player_on3_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.014    player_unit/sel__2_1[0]
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097     0.083 r  player_unit/player_on3_carry__0/CO[0]
                         net (fo=14, routed)          0.203     0.286    player_unit/player_on3
    SLICE_X9Y28          LUT5 (Prop_lut5_I3_O)        0.124     0.410 r  player_unit/sel__2_i_3/O
                         net (fo=1, routed)           0.157     0.566    player_row[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.186ns (16.006%)  route 0.976ns (83.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.692     0.261    vga_timing_unit/h_pos_reg[9]_0[0]
    SLICE_X8Y9           LUT2 (Prop_lut2_I0_O)        0.045     0.306 r  vga_timing_unit/sel__1_i_9/O
                         net (fo=1, routed)           0.284     0.590    vga_timing_unit_n_51
    RAMB18_X0Y2          RAMB18E1                                     r  sel__1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.877    -0.291    clk_100mhz
    RAMB18_X0Y2          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism              0.087    -0.204    
                         clock uncertainty            0.215     0.011    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     0.194    sel__1
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.429ns (36.619%)  route 0.743ns (63.381%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.317    -0.092    vga_timing_unit/Q[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.065 r  vga_timing_unit/sel__2_i_14__0/O[2]
                         net (fo=1, routed)           0.206     0.271    player_unit/O[1]
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.108     0.379 r  player_unit/sel__2_i_4/O
                         net (fo=1, routed)           0.219     0.598    player_row[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.415    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.087ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.061ns (19.044%)  route 4.510ns (80.956%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.841     3.109    vga_timing_unit/v_pos
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.098    37.401    
    SLICE_X13Y28         FDCE (Setup_fdce_C_CE)      -0.205    37.196    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         37.196    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                 34.087    

Slack (MET) :             34.087ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.061ns (19.044%)  route 4.510ns (80.956%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.841     3.109    vga_timing_unit/v_pos
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.098    37.401    
    SLICE_X13Y28         FDCE (Setup_fdce_C_CE)      -0.205    37.196    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.196    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                 34.087    

Slack (MET) :             34.291ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 1.061ns (19.772%)  route 4.305ns (80.228%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.636     2.904    vga_timing_unit/v_pos
    SLICE_X13Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X13Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.425    37.497    
                         clock uncertainty           -0.098    37.399    
    SLICE_X13Y27         FDCE (Setup_fdce_C_CE)      -0.205    37.194    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.194    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                 34.291    

Slack (MET) :             34.313ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.061ns (19.714%)  route 4.321ns (80.286%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.652     2.919    vga_timing_unit/v_pos
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.098    37.401    
    SLICE_X12Y28         FDCE (Setup_fdce_C_CE)      -0.169    37.232    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.232    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                 34.313    

Slack (MET) :             34.313ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.061ns (19.714%)  route 4.321ns (80.286%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.652     2.919    vga_timing_unit/v_pos
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.098    37.401    
    SLICE_X12Y28         FDCE (Setup_fdce_C_CE)      -0.169    37.232    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.232    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                 34.313    

Slack (MET) :             34.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.061ns (21.114%)  route 3.964ns (78.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.295     2.563    vga_timing_unit/v_pos
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.425    37.496    
                         clock uncertainty           -0.098    37.398    
    SLICE_X12Y26         FDCE (Setup_fdce_C_CE)      -0.169    37.229    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         37.229    
                         arrival time                          -2.563    
  -------------------------------------------------------------------
                         slack                                 34.667    

Slack (MET) :             34.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.061ns (21.114%)  route 3.964ns (78.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.295     2.563    vga_timing_unit/v_pos
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.425    37.496    
                         clock uncertainty           -0.098    37.398    
    SLICE_X12Y26         FDCE (Setup_fdce_C_CE)      -0.169    37.229    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.229    
                         arrival time                          -2.563    
  -------------------------------------------------------------------
                         slack                                 34.667    

Slack (MET) :             34.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.061ns (21.114%)  route 3.964ns (78.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.295     2.563    vga_timing_unit/v_pos
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.425    37.496    
                         clock uncertainty           -0.098    37.398    
    SLICE_X12Y26         FDCE (Setup_fdce_C_CE)      -0.169    37.229    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.229    
                         arrival time                          -2.563    
  -------------------------------------------------------------------
                         slack                                 34.667    

Slack (MET) :             34.823ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.061ns (21.732%)  route 3.821ns (78.268%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.152     2.420    vga_timing_unit/v_pos
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.411    37.510    
                         clock uncertainty           -0.098    37.412    
    SLICE_X8Y26          FDCE (Setup_fdce_C_CE)      -0.169    37.243    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.243    
                         arrival time                          -2.420    
  -------------------------------------------------------------------
                         slack                                 34.823    

Slack (MET) :             34.980ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.061ns (22.523%)  route 3.650ns (77.477%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 37.921 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.981     2.248    vga_timing_unit/v_pos
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.434    37.921    vga_timing_unit/CLK
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.425    37.495    
                         clock uncertainty           -0.098    37.397    
    SLICE_X10Y25         FDCE (Setup_fdce_C_CE)      -0.169    37.228    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.228    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                 34.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.107%)  route 0.217ns (53.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=61, routed)          0.217    -0.215    vga_timing_unit/Q[1]
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.170 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.824    -0.345    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.216    -0.560    
                         clock uncertainty            0.098    -0.462    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.121    -0.341    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.536%)  route 0.213ns (50.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          0.213    -0.196    vga_timing_unit/Q[3]
    SLICE_X12Y26         LUT6 (Prop_lut6_I2_O)        0.045    -0.151 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.215    -0.562    
                         clock uncertainty            0.098    -0.464    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.120    -0.344    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.497%)  route 0.273ns (59.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580    -0.549    vga_timing_unit/CLK
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=42, routed)          0.273    -0.135    vga_timing_unit/h_pos_reg[9]_0[8]
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.045    -0.090 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    vga_timing_unit/h_pos[9]
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.195    -0.515    
                         clock uncertainty            0.098    -0.417    
    SLICE_X6Y24          FDCE (Hold_fdce_C_D)         0.120    -0.297    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (49.002%)  route 0.218ns (50.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X10Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=48, routed)          0.218    -0.194    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.045    -0.149 r  vga_timing_unit/h_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    vga_timing_unit/h_pos[4]
    SLICE_X10Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X10Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism             -0.228    -0.575    
                         clock uncertainty            0.098    -0.477    
    SLICE_X10Y26         FDCE (Hold_fdce_C_D)         0.120    -0.357    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.450%)  route 0.251ns (54.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=44, routed)          0.251    -0.161    vga_timing_unit/Q[5]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.116 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.228    -0.575    
                         clock uncertainty            0.098    -0.477    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.121    -0.356    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.092%)  route 0.246ns (56.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=37, routed)          0.246    -0.187    vga_timing_unit/h_pos_reg[9]_0[5]
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.045    -0.142 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    vga_timing_unit/h_pos[5]
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.228    -0.573    
                         clock uncertainty            0.098    -0.475    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.091    -0.384    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.209ns (43.409%)  route 0.272ns (56.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=35, routed)          0.272    -0.139    vga_timing_unit/Q[8]
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.094 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.824    -0.345    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.215    -0.559    
                         clock uncertainty            0.098    -0.461    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.121    -0.340    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.706%)  route 0.259ns (55.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.553    -0.576    vga_timing_unit/CLK
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  vga_timing_unit/v_pos_reg[6]/Q
                         net (fo=41, routed)          0.259    -0.154    vga_timing_unit/Q[6]
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.045    -0.109 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.820    -0.349    vga_timing_unit/CLK
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.228    -0.576    
                         clock uncertainty            0.098    -0.478    
    SLICE_X10Y25         FDCE (Hold_fdce_C_D)         0.120    -0.358    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.207ns (42.566%)  route 0.279ns (57.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=47, routed)          0.279    -0.132    vga_timing_unit/Q[7]
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.043    -0.089 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.228    -0.575    
                         clock uncertainty            0.098    -0.477    
    SLICE_X8Y26          FDCE (Hold_fdce_C_D)         0.133    -0.344    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.636%)  route 0.283ns (60.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580    -0.549    vga_timing_unit/CLK
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=42, routed)          0.283    -0.125    vga_timing_unit/h_pos_reg[9]_0[8]
    SLICE_X4Y25          LUT6 (Prop_lut6_I4_O)        0.045    -0.080 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    vga_timing_unit/h_pos[8]
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.229    -0.549    
                         clock uncertainty            0.098    -0.451    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.091    -0.360    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.280    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 2.127ns (29.199%)  route 5.157ns (70.801%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.731     4.011    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.119     4.130 r  vga_timing_unit/sel_i_3/O
                         net (fo=1, routed)           0.685     4.815    fruits_unit/ADDRARDADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774     6.698    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 2.132ns (28.716%)  route 5.293ns (71.284%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.730     4.011    fruits_unit/h_pos_reg[9]_0
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.135 r  fruits_unit/sel_i_6/O
                         net (fo=1, routed)           0.820     4.955    fruits_unit/apple_row[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.318ns  (logic 2.132ns (29.133%)  route 5.186ns (70.867%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.769     4.049    vga_timing_unit/sel
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.173 r  vga_timing_unit/sel_i_11/O
                         net (fo=1, routed)           0.675     4.849    fruits_unit/ADDRARDADDR[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 2.132ns (29.484%)  route 5.099ns (70.516%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.678     3.958    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.082 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.680     4.761    fruits_unit/ADDRARDADDR[8]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 2.128ns (30.399%)  route 4.872ns (69.601%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.575     3.856    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.120     3.976 r  vga_timing_unit/sel_i_8/O
                         net (fo=1, routed)           0.555     4.531    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.769     6.703    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -4.531    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 2.132ns (29.793%)  route 5.024ns (70.207%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.731     4.011    fruits_unit/h_pos_reg[9]_0
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.135 r  fruits_unit/sel_i_12/O
                         net (fo=1, routed)           0.551     4.687    fruits_unit/apple_col[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 2.132ns (29.855%)  route 5.009ns (70.145%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.585     3.865    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     3.989 r  vga_timing_unit/sel_i_9/O
                         net (fo=1, routed)           0.683     4.672    fruits_unit/ADDRARDADDR[2]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.672    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 2.132ns (29.898%)  route 4.999ns (70.102%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.575     3.856    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.124     3.980 r  vga_timing_unit/sel_i_1/O
                         net (fo=1, routed)           0.682     4.661    fruits_unit/ADDRARDADDR[9]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.132ns (29.913%)  route 4.995ns (70.087%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.574     3.855    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.124     3.979 r  vga_timing_unit/sel_i_10/O
                         net (fo=1, routed)           0.679     4.658    fruits_unit/ADDRARDADDR[1]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.658    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 fruits_unit/f1/x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 2.132ns (30.074%)  route 4.957ns (69.926%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.549    -2.470    fruits_unit/f1/clk_100mhz
    SLICE_X13Y24         FDCE                                         r  fruits_unit/f1/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.419    -2.051 r  fruits_unit/f1/x_reg[7]/Q
                         net (fo=16, routed)          1.168    -0.882    fruits_unit/f1/x_reg[8]_0[7]
    SLICE_X9Y22          LUT4 (Prop_lut4_I0_O)        0.296    -0.586 r  fruits_unit/f1/i__carry_i_5__5/O
                         net (fo=1, routed)           0.000    -0.586    fruits_unit/f1_n_30
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    -0.185 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.185    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.086 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.074    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.447 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.268    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.392 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.156    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.280 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.675     3.955    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.079 r  vga_timing_unit/sel_i_4/O
                         net (fo=1, routed)           0.541     4.620    fruits_unit/ADDRARDADDR[6]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.472    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     6.906    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.906    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  2.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fruits_unit/f2/x_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.554    -0.575    fruits_unit/f2/clk_100mhz
    SLICE_X13Y23         FDCE                                         r  fruits_unit/f2/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  fruits_unit/f2/x_pos_reg[1]/Q
                         net (fo=1, routed)           0.091    -0.343    fruits_unit/f2/x_pos_reg_n_0_[1]
    SLICE_X12Y23         FDCE                                         r  fruits_unit/f2/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.821    -0.348    fruits_unit/f2/clk_100mhz
    SLICE_X12Y23         FDCE                                         r  fruits_unit/f2/x_reg[1]/C
                         clock pessimism             -0.215    -0.562    
                         clock uncertainty            0.077    -0.485    
    SLICE_X12Y23         FDCE (Hold_fdce_C_D)         0.085    -0.400    fruits_unit/f2/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 fruits_unit/f1/x_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f1/x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.553    -0.576    fruits_unit/f1/clk_100mhz
    SLICE_X15Y24         FDCE                                         r  fruits_unit/f1/x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  fruits_unit/f1/x_pos_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.336    fruits_unit/f1/x_pos_reg_n_0_[0]
    SLICE_X12Y23         FDCE                                         r  fruits_unit/f1/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.821    -0.348    fruits_unit/f1/clk_100mhz
    SLICE_X12Y23         FDCE                                         r  fruits_unit/f1/x_reg[0]/C
                         clock pessimism             -0.215    -0.562    
                         clock uncertainty            0.077    -0.485    
    SLICE_X12Y23         FDCE (Hold_fdce_C_D)         0.059    -0.426    fruits_unit/f1/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.558    -0.571    fruits_unit/f3/clk_100mhz
    SLICE_X13Y19         FDCE                                         r  fruits_unit/f3/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  fruits_unit/f3/x_pos_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.318    fruits_unit/f3/x_pos_reg_n_0_[3]
    SLICE_X13Y18         FDCE                                         r  fruits_unit/f3/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.827    -0.342    fruits_unit/f3/clk_100mhz
    SLICE_X13Y18         FDCE                                         r  fruits_unit/f3/x_reg[3]/C
                         clock pessimism             -0.215    -0.556    
                         clock uncertainty            0.077    -0.479    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.070    -0.409    fruits_unit/f3/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fruits_unit/f3/x_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.558    -0.571    fruits_unit/f3/clk_100mhz
    SLICE_X13Y19         FDCE                                         r  fruits_unit/f3/x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  fruits_unit/f3/x_pos_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.320    fruits_unit/f3/x_pos_reg_n_0_[2]
    SLICE_X13Y18         FDCE                                         r  fruits_unit/f3/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.827    -0.342    fruits_unit/f3/clk_100mhz
    SLICE_X13Y18         FDCE                                         r  fruits_unit/f3/x_reg[2]/C
                         clock pessimism             -0.215    -0.556    
                         clock uncertainty            0.077    -0.479    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.066    -0.413    fruits_unit/f3/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.591    -0.538    fruits_unit/f4/clk_100mhz
    SLICE_X1Y13          FDCE                                         r  fruits_unit/f4/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  fruits_unit/f4/x_pos_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.295    fruits_unit/f4/x_pos_reg_n_0_[1]
    SLICE_X2Y13          FDCE                                         r  fruits_unit/f4/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.861    -0.308    fruits_unit/f4/clk_100mhz
    SLICE_X2Y13          FDCE                                         r  fruits_unit/f4/x_reg[1]/C
                         clock pessimism             -0.216    -0.523    
                         clock uncertainty            0.077    -0.446    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.052    -0.394    fruits_unit/f4/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.164ns (66.639%)  route 0.082ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.592    -0.537    fruits_unit/f4/clk_100mhz
    SLICE_X2Y12          FDCE                                         r  fruits_unit/f4/x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  fruits_unit/f4/x_pos_reg[2]/Q
                         net (fo=1, routed)           0.082    -0.291    fruits_unit/f4/x_pos_reg_n_0_[2]
    SLICE_X3Y12          FDCE                                         r  fruits_unit/f4/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.862    -0.307    fruits_unit/f4/clk_100mhz
    SLICE_X3Y12          FDCE                                         r  fruits_unit/f4/x_reg[2]/C
                         clock pessimism             -0.218    -0.524    
                         clock uncertainty            0.077    -0.447    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.057    -0.390    fruits_unit/f4/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 fruits_unit/f3/y_pos_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.562    -0.567    fruits_unit/f3/clk_100mhz
    SLICE_X15Y13         FDPE                                         r  fruits_unit/f3/y_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDPE (Prop_fdpe_C_Q)         0.141    -0.426 r  fruits_unit/f3/y_pos_reg[6]/Q
                         net (fo=6, routed)           0.122    -0.304    fruits_unit/f3/y_pos_reg[6]
    SLICE_X15Y12         FDPE                                         r  fruits_unit/f3/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.832    -0.337    fruits_unit/f3/clk_100mhz
    SLICE_X15Y12         FDPE                                         r  fruits_unit/f3/y_reg[6]/C
                         clock pessimism             -0.215    -0.551    
                         clock uncertainty            0.077    -0.474    
    SLICE_X15Y12         FDPE (Hold_fdpe_C_D)         0.070    -0.404    fruits_unit/f3/y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fruits_unit/f4/x_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f4/x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.589    -0.540    fruits_unit/f4/clk_100mhz
    SLICE_X7Y13          FDCE                                         r  fruits_unit/f4/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  fruits_unit/f4/x_pos_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.283    fruits_unit/f4/x_pos_reg_n_0_[3]
    SLICE_X6Y13          FDCE                                         r  fruits_unit/f4/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.859    -0.310    fruits_unit/f4/clk_100mhz
    SLICE_X6Y13          FDCE                                         r  fruits_unit/f4/x_reg[3]/C
                         clock pessimism             -0.218    -0.527    
                         clock uncertainty            0.077    -0.450    
    SLICE_X6Y13          FDCE (Hold_fdce_C_D)         0.059    -0.391    fruits_unit/f4/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fruits_unit/f2/y_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.036%)  route 0.135ns (48.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.562    -0.567    fruits_unit/f2/clk_100mhz
    SLICE_X13Y13         FDCE                                         r  fruits_unit/f2/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  fruits_unit/f2/y_pos_reg[0]/Q
                         net (fo=7, routed)           0.135    -0.291    fruits_unit/f2/y_pos_reg[0]
    SLICE_X14Y13         FDCE                                         r  fruits_unit/f2/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.831    -0.338    fruits_unit/f2/clk_100mhz
    SLICE_X14Y13         FDCE                                         r  fruits_unit/f2/y_reg[0]/C
                         clock pessimism             -0.215    -0.552    
                         clock uncertainty            0.077    -0.475    
    SLICE_X14Y13         FDCE (Hold_fdce_C_D)         0.075    -0.400    fruits_unit/f2/y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 fruits_unit/f2/y_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f2/y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.206%)  route 0.124ns (46.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.562    -0.567    fruits_unit/f2/clk_100mhz
    SLICE_X13Y13         FDCE                                         r  fruits_unit/f2/y_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  fruits_unit/f2/y_pos_reg[2]/Q
                         net (fo=5, routed)           0.124    -0.302    fruits_unit/f2/y_pos_reg[2]
    SLICE_X14Y13         FDCE                                         r  fruits_unit/f2/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.831    -0.338    fruits_unit/f2/clk_100mhz
    SLICE_X14Y13         FDCE                                         r  fruits_unit/f2/y_reg[2]/C
                         clock pessimism             -0.215    -0.552    
                         clock uncertainty            0.077    -0.475    
    SLICE_X14Y13         FDCE (Hold_fdce_C_D)         0.063    -0.412    fruits_unit/f2/y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 2.141ns (28.889%)  route 5.270ns (71.111%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.731     4.145    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.119     4.264 r  vga_timing_unit/sel_i_3/O
                         net (fo=1, routed)           0.685     4.949    fruits_unit/ADDRARDADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.218     7.166    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774     6.392    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.392    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 2.146ns (28.419%)  route 5.405ns (71.581%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.730     4.144    fruits_unit/h_pos_reg[9]_0
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.268 r  fruits_unit/sel_i_6/O
                         net (fo=1, routed)           0.820     5.089    fruits_unit/apple_row[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.218     7.166    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.600    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 2.912ns (35.927%)  route 5.193ns (64.073%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 7.990 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.555    -2.464    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.419    -2.045 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=57, routed)          1.608    -0.437    fruits_unit/f3/p_1_out_inferred__2/i__carry__1[2]
    SLICE_X14Y11         LUT4 (Prop_lut4_I1_O)        0.299    -0.138 r  fruits_unit/f3/fruit_color5_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.138    fruits_unit/f3_n_36
    SLICE_X14Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.395 r  fruits_unit/fruit_color5_carry/CO[3]
                         net (fo=1, routed)           0.000     0.395    fruits_unit/fruit_color5_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.649 f  fruits_unit/fruit_color5_carry__0/CO[0]
                         net (fo=14, routed)          1.054     1.703    fruits_unit/fruit_color52_in
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.395     2.098 f  fruits_unit/sel_i_20/O
                         net (fo=12, routed)          1.018     3.115    fruits_unit/sel_i_20_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I4_O)        0.360     3.475 f  fruits_unit/rgb_reg[10]_i_13/O
                         net (fo=3, routed)           0.651     4.126    fruits_unit/rgb_reg[10]_i_13_n_0
    SLICE_X9Y17          LUT4 (Prop_lut4_I1_O)        0.326     4.452 f  fruits_unit/rgb_reg[10]_i_5/O
                         net (fo=2, routed)           0.864     5.316    vga_timing_unit/rgb_reg_reg[8]
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.326     5.642 r  vga_timing_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     5.642    vga_timing_unit_n_20
    SLICE_X7Y22          FDCE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.503     7.990    clk_100mhz
    SLICE_X7Y22          FDCE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.590     7.400    
                         clock uncertainty           -0.218     7.182    
    SLICE_X7Y22          FDCE (Setup_fdce_C_D)        0.031     7.213    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.445ns  (logic 2.146ns (28.826%)  route 5.299ns (71.174%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.769     4.183    vga_timing_unit/sel
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.307 r  vga_timing_unit/sel_i_11/O
                         net (fo=1, routed)           0.675     4.982    fruits_unit/ADDRARDADDR[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.218     7.166    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.600    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -4.982    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.013ns  (logic 2.716ns (33.895%)  route 5.297ns (66.105%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.555    -2.464    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.419    -2.045 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=57, routed)          1.608    -0.437    fruits_unit/f3/p_1_out_inferred__2/i__carry__1[2]
    SLICE_X14Y11         LUT4 (Prop_lut4_I1_O)        0.299    -0.138 r  fruits_unit/f3/fruit_color5_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.138    fruits_unit/f3_n_36
    SLICE_X14Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.395 r  fruits_unit/fruit_color5_carry/CO[3]
                         net (fo=1, routed)           0.000     0.395    fruits_unit/fruit_color5_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.649 f  fruits_unit/fruit_color5_carry__0/CO[0]
                         net (fo=14, routed)          1.054     1.703    fruits_unit/fruit_color52_in
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.395     2.098 f  fruits_unit/sel_i_20/O
                         net (fo=12, routed)          1.018     3.115    fruits_unit/sel_i_20_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I4_O)        0.360     3.475 f  fruits_unit/rgb_reg[10]_i_13/O
                         net (fo=3, routed)           0.888     4.363    fruits_unit/rgb_reg[10]_i_13_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.332     4.695 f  fruits_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.731     5.425    vga_timing_unit/rgb_reg_reg[7]_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.124     5.549 r  vga_timing_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.549    vga_timing_unit_n_21
    SLICE_X7Y24          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.500     7.987    clk_100mhz
    SLICE_X7Y24          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.590     7.397    
                         clock uncertainty           -0.218     7.179    
    SLICE_X7Y24          FDCE (Setup_fdce_C_D)        0.032     7.211    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -5.549    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 2.912ns (36.458%)  route 5.075ns (63.542%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.555    -2.464    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.419    -2.045 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=57, routed)          1.608    -0.437    fruits_unit/f3/p_1_out_inferred__2/i__carry__1[2]
    SLICE_X14Y11         LUT4 (Prop_lut4_I1_O)        0.299    -0.138 r  fruits_unit/f3/fruit_color5_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.138    fruits_unit/f3_n_36
    SLICE_X14Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.395 r  fruits_unit/fruit_color5_carry/CO[3]
                         net (fo=1, routed)           0.000     0.395    fruits_unit/fruit_color5_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.649 f  fruits_unit/fruit_color5_carry__0/CO[0]
                         net (fo=14, routed)          1.054     1.703    fruits_unit/fruit_color52_in
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.395     2.098 f  fruits_unit/sel_i_20/O
                         net (fo=12, routed)          1.018     3.115    fruits_unit/sel_i_20_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I4_O)        0.360     3.475 f  fruits_unit/rgb_reg[10]_i_13/O
                         net (fo=3, routed)           0.651     4.126    fruits_unit/rgb_reg[10]_i_13_n_0
    SLICE_X9Y17          LUT4 (Prop_lut4_I1_O)        0.326     4.452 f  fruits_unit/rgb_reg[10]_i_5/O
                         net (fo=2, routed)           0.746     5.198    vga_timing_unit/rgb_reg_reg[8]
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.326     5.524 r  vga_timing_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     5.524    vga_timing_unit_n_18
    SLICE_X7Y24          FDCE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.500     7.987    clk_100mhz
    SLICE_X7Y24          FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.590     7.397    
                         clock uncertainty           -0.218     7.179    
    SLICE_X7Y24          FDCE (Setup_fdce_C_D)        0.029     7.208    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 2.146ns (29.167%)  route 5.212ns (70.833%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.678     4.092    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.216 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.680     4.895    fruits_unit/ADDRARDADDR[8]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.218     7.166    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.600    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.142ns (30.056%)  route 4.985ns (69.944%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.575     3.989    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.120     4.109 r  vga_timing_unit/sel_i_8/O
                         net (fo=1, routed)           0.555     4.664    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.218     7.166    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.769     6.397    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.397    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 2.146ns (29.467%)  route 5.137ns (70.533%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.731     4.145    fruits_unit/h_pos_reg[9]_0
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.269 r  fruits_unit/sel_i_12/O
                         net (fo=1, routed)           0.551     4.820    fruits_unit/apple_col[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.218     7.166    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.600    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 2.146ns (29.527%)  route 5.122ns (70.473%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.585     3.999    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.123 r  vga_timing_unit/sel_i_9/O
                         net (fo=1, routed)           0.683     4.805    fruits_unit/ADDRARDADDR[2]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.218     7.166    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.600    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  1.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.413ns (42.195%)  route 0.566ns (57.805%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.205    -0.226    player_unit/player_on4_inferred__0/i__carry__0_2[0]
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164    -0.062 r  player_unit/player_col0_carry/O[2]
                         net (fo=1, routed)           0.198     0.136    player_unit/player_col0_carry_n_5
    SLICE_X9Y28          LUT5 (Prop_lut5_I0_O)        0.108     0.244 r  player_unit/sel__2_i_10/O
                         net (fo=1, routed)           0.162     0.406    player_col[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.604%)  route 0.614ns (57.396%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          0.243    -0.188    player_unit/player_on4_inferred__0/i__carry__0_2[3]
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.071 r  player_unit/player_col0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.071    player_unit/player_col0_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.019 r  player_unit/player_col0_carry__0/O[1]
                         net (fo=1, routed)           0.152     0.171    player_unit/player_col0_carry__0_n_6
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.108     0.279 r  player_unit/sel__2_i_7/O
                         net (fo=1, routed)           0.218     0.498    player_col[5]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.361ns (33.422%)  route 0.719ns (66.578%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          0.254    -0.178    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.045    -0.133 r  vga_timing_unit/player_col0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.133    player_unit/sel__2_6[2]
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.069 r  player_unit/player_col0_carry/O[3]
                         net (fo=1, routed)           0.251     0.182    player_unit/player_col0_carry_n_4
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.111     0.293 r  player_unit/sel__2_i_9/O
                         net (fo=1, routed)           0.215     0.508    player_col[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.378ns (34.672%)  route 0.712ns (65.328%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.205    -0.226    player_unit/player_on4_inferred__0/i__carry__0_2[0]
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.097 r  player_unit/player_col0_carry/O[1]
                         net (fo=1, routed)           0.287     0.190    player_unit/player_col0_carry_n_6
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.108     0.298 r  player_unit/sel__2_i_11/O
                         net (fo=1, routed)           0.220     0.518    player_col[1]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.416ns (37.824%)  route 0.684ns (62.176%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          0.243    -0.188    player_unit/player_on4_inferred__0/i__carry__0_2[3]
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.071 r  player_unit/player_col0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.071    player_unit/player_col0_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.018 r  player_unit/player_col0_carry__0/O[0]
                         net (fo=1, routed)           0.283     0.265    player_unit/player_col0_carry__0_n_7
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.105     0.370 r  player_unit/sel__2_i_8/O
                         net (fo=1, routed)           0.158     0.527    player_col[4]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.412ns (37.316%)  route 0.692ns (62.684%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=47, routed)          0.315    -0.097    player_unit/Q[5]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.134     0.037 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.219     0.256    player_unit/_carry__1_n_2
    SLICE_X9Y27          LUT5 (Prop_lut5_I1_O)        0.114     0.370 r  player_unit/sel__2_i_6/O
                         net (fo=1, routed)           0.158     0.529    player_row[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.361ns (32.042%)  route 0.766ns (67.958%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.312    -0.119    vga_timing_unit/h_pos_reg[9]_0[0]
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.045    -0.074 r  vga_timing_unit/player_col0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.074    player_unit/sel__2_6[0]
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.004 r  player_unit/player_col0_carry/O[0]
                         net (fo=1, routed)           0.223     0.219    player_unit/player_col0_carry_n_7
    SLICE_X9Y28          LUT5 (Prop_lut5_I0_O)        0.105     0.324 r  player_unit/sel__2_i_12/O
                         net (fo=1, routed)           0.230     0.554    player_col[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.430ns (37.669%)  route 0.712ns (62.331%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 f  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=47, routed)          0.352    -0.059    vga_timing_unit/Q[9]
    SLICE_X10Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.014 r  vga_timing_unit/player_on3_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.014    player_unit/sel__2_1[0]
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097     0.083 r  player_unit/player_on3_carry__0/CO[0]
                         net (fo=14, routed)          0.203     0.286    player_unit/player_on3
    SLICE_X9Y28          LUT5 (Prop_lut5_I3_O)        0.124     0.410 r  player_unit/sel__2_i_3/O
                         net (fo=1, routed)           0.157     0.566    player_row[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.186ns (16.006%)  route 0.976ns (83.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.692     0.261    vga_timing_unit/h_pos_reg[9]_0[0]
    SLICE_X8Y9           LUT2 (Prop_lut2_I0_O)        0.045     0.306 r  vga_timing_unit/sel__1_i_9/O
                         net (fo=1, routed)           0.284     0.590    vga_timing_unit_n_51
    RAMB18_X0Y2          RAMB18E1                                     r  sel__1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.877    -0.291    clk_100mhz
    RAMB18_X0Y2          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism              0.087    -0.204    
                         clock uncertainty            0.218     0.014    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     0.197    sel__1
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.429ns (36.619%)  route 0.743ns (63.381%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.317    -0.092    vga_timing_unit/Q[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.065 r  vga_timing_unit/sel__2_i_14__0/O[2]
                         net (fo=1, routed)           0.206     0.271    player_unit/O[1]
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.108     0.379 r  player_unit/sel__2_i_4/O
                         net (fo=1, routed)           0.219     0.598    player_row[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.186    sel__2
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 2.141ns (28.889%)  route 5.270ns (71.111%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.731     4.145    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.119     4.264 r  vga_timing_unit/sel_i_3/O
                         net (fo=1, routed)           0.685     4.949    fruits_unit/ADDRARDADDR[7]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.215     7.169    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774     6.395    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.395    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 2.146ns (28.419%)  route 5.405ns (71.581%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.730     4.144    fruits_unit/h_pos_reg[9]_0
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.268 r  fruits_unit/sel_i_6/O
                         net (fo=1, routed)           0.820     5.089    fruits_unit/apple_row[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.215     7.169    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     6.603    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.105ns  (logic 2.912ns (35.927%)  route 5.193ns (64.073%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 7.990 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.555    -2.464    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.419    -2.045 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=57, routed)          1.608    -0.437    fruits_unit/f3/p_1_out_inferred__2/i__carry__1[2]
    SLICE_X14Y11         LUT4 (Prop_lut4_I1_O)        0.299    -0.138 r  fruits_unit/f3/fruit_color5_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.138    fruits_unit/f3_n_36
    SLICE_X14Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.395 r  fruits_unit/fruit_color5_carry/CO[3]
                         net (fo=1, routed)           0.000     0.395    fruits_unit/fruit_color5_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.649 f  fruits_unit/fruit_color5_carry__0/CO[0]
                         net (fo=14, routed)          1.054     1.703    fruits_unit/fruit_color52_in
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.395     2.098 f  fruits_unit/sel_i_20/O
                         net (fo=12, routed)          1.018     3.115    fruits_unit/sel_i_20_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I4_O)        0.360     3.475 f  fruits_unit/rgb_reg[10]_i_13/O
                         net (fo=3, routed)           0.651     4.126    fruits_unit/rgb_reg[10]_i_13_n_0
    SLICE_X9Y17          LUT4 (Prop_lut4_I1_O)        0.326     4.452 f  fruits_unit/rgb_reg[10]_i_5/O
                         net (fo=2, routed)           0.864     5.316    vga_timing_unit/rgb_reg_reg[8]
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.326     5.642 r  vga_timing_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     5.642    vga_timing_unit_n_20
    SLICE_X7Y22          FDCE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.503     7.990    clk_100mhz
    SLICE_X7Y22          FDCE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.590     7.400    
                         clock uncertainty           -0.215     7.185    
    SLICE_X7Y22          FDCE (Setup_fdce_C_D)        0.031     7.216    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.445ns  (logic 2.146ns (28.826%)  route 5.299ns (71.174%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.769     4.183    vga_timing_unit/sel
    SLICE_X6Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.307 r  vga_timing_unit/sel_i_11/O
                         net (fo=1, routed)           0.675     4.982    fruits_unit/ADDRARDADDR[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.215     7.169    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.603    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -4.982    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.013ns  (logic 2.716ns (33.895%)  route 5.297ns (66.105%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.555    -2.464    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.419    -2.045 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=57, routed)          1.608    -0.437    fruits_unit/f3/p_1_out_inferred__2/i__carry__1[2]
    SLICE_X14Y11         LUT4 (Prop_lut4_I1_O)        0.299    -0.138 r  fruits_unit/f3/fruit_color5_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.138    fruits_unit/f3_n_36
    SLICE_X14Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.395 r  fruits_unit/fruit_color5_carry/CO[3]
                         net (fo=1, routed)           0.000     0.395    fruits_unit/fruit_color5_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.649 f  fruits_unit/fruit_color5_carry__0/CO[0]
                         net (fo=14, routed)          1.054     1.703    fruits_unit/fruit_color52_in
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.395     2.098 f  fruits_unit/sel_i_20/O
                         net (fo=12, routed)          1.018     3.115    fruits_unit/sel_i_20_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I4_O)        0.360     3.475 f  fruits_unit/rgb_reg[10]_i_13/O
                         net (fo=3, routed)           0.888     4.363    fruits_unit/rgb_reg[10]_i_13_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.332     4.695 f  fruits_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.731     5.425    vga_timing_unit/rgb_reg_reg[7]_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.124     5.549 r  vga_timing_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.549    vga_timing_unit_n_21
    SLICE_X7Y24          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.500     7.987    clk_100mhz
    SLICE_X7Y24          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.590     7.397    
                         clock uncertainty           -0.215     7.182    
    SLICE_X7Y24          FDCE (Setup_fdce_C_D)        0.032     7.214    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.214    
                         arrival time                          -5.549    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 2.912ns (36.458%)  route 5.075ns (63.542%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns = ( 7.987 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.555    -2.464    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.419    -2.045 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=57, routed)          1.608    -0.437    fruits_unit/f3/p_1_out_inferred__2/i__carry__1[2]
    SLICE_X14Y11         LUT4 (Prop_lut4_I1_O)        0.299    -0.138 r  fruits_unit/f3/fruit_color5_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.138    fruits_unit/f3_n_36
    SLICE_X14Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.395 r  fruits_unit/fruit_color5_carry/CO[3]
                         net (fo=1, routed)           0.000     0.395    fruits_unit/fruit_color5_carry_n_0
    SLICE_X14Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.649 f  fruits_unit/fruit_color5_carry__0/CO[0]
                         net (fo=14, routed)          1.054     1.703    fruits_unit/fruit_color52_in
    SLICE_X11Y17         LUT4 (Prop_lut4_I2_O)        0.395     2.098 f  fruits_unit/sel_i_20/O
                         net (fo=12, routed)          1.018     3.115    fruits_unit/sel_i_20_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I4_O)        0.360     3.475 f  fruits_unit/rgb_reg[10]_i_13/O
                         net (fo=3, routed)           0.651     4.126    fruits_unit/rgb_reg[10]_i_13_n_0
    SLICE_X9Y17          LUT4 (Prop_lut4_I1_O)        0.326     4.452 f  fruits_unit/rgb_reg[10]_i_5/O
                         net (fo=2, routed)           0.746     5.198    vga_timing_unit/rgb_reg_reg[8]
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.326     5.524 r  vga_timing_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     5.524    vga_timing_unit_n_18
    SLICE_X7Y24          FDCE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.500     7.987    clk_100mhz
    SLICE_X7Y24          FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism             -0.590     7.397    
                         clock uncertainty           -0.215     7.182    
    SLICE_X7Y24          FDCE (Setup_fdce_C_D)        0.029     7.211    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 2.146ns (29.167%)  route 5.212ns (70.833%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.678     4.092    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.216 r  vga_timing_unit/sel_i_2/O
                         net (fo=1, routed)           0.680     4.895    fruits_unit/ADDRARDADDR[8]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.215     7.169    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.603    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.142ns (30.056%)  route 4.985ns (69.944%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.575     3.989    vga_timing_unit/sel
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.120     4.109 r  vga_timing_unit/sel_i_8/O
                         net (fo=1, routed)           0.555     4.664    fruits_unit/ADDRARDADDR[3]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.215     7.169    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.769     6.400    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 2.146ns (29.467%)  route 5.137ns (70.533%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.731     4.145    fruits_unit/h_pos_reg[9]_0
    SLICE_X7Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.269 r  fruits_unit/sel_i_12/O
                         net (fo=1, routed)           0.551     4.820    fruits_unit/apple_col[0]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.215     7.169    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.603    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fruits_unit/sel/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 2.146ns (29.527%)  route 5.122ns (70.473%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.281    -0.726    fruits_unit/f1/p_1_out_inferred__5/i__carry__1[3]
    SLICE_X9Y22          LUT4 (Prop_lut4_I1_O)        0.124    -0.602 r  fruits_unit/f1/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    -0.602    fruits_unit/f1_n_32
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.052 r  fruits_unit/fruit_color4_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.052    fruits_unit/fruit_color4_inferred__1/i__carry_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.219 f  fruits_unit/fruit_color4_inferred__1/i__carry__0/CO[0]
                         net (fo=19, routed)          0.989     1.208    fruits_unit/fruit_color413_in
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.373     1.581 f  fruits_unit/sel__1_i_14/O
                         net (fo=22, routed)          0.820     2.402    fruits_unit/h_pos_reg[9]
    SLICE_X9Y18          LUT5 (Prop_lut5_I0_O)        0.124     2.526 r  fruits_unit/sel__0_i_13/O
                         net (fo=20, routed)          0.764     3.290    fruits_unit/sel__0_i_13_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     3.414 f  fruits_unit/sel_i_14/O
                         net (fo=12, routed)          0.585     3.999    vga_timing_unit/sel
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.123 r  vga_timing_unit/sel_i_9/O
                         net (fo=1, routed)           0.683     4.805    fruits_unit/ADDRARDADDR[2]
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.488     7.974    fruits_unit/clk_100mhz
    RAMB36_X0Y2          RAMB36E1                                     r  fruits_unit/sel/CLKARDCLK
                         clock pessimism             -0.590     7.385    
                         clock uncertainty           -0.215     7.169    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     6.603    fruits_unit/sel
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  1.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.413ns (42.195%)  route 0.566ns (57.805%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.205    -0.226    player_unit/player_on4_inferred__0/i__carry__0_2[0]
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164    -0.062 r  player_unit/player_col0_carry/O[2]
                         net (fo=1, routed)           0.198     0.136    player_unit/player_col0_carry_n_5
    SLICE_X9Y28          LUT5 (Prop_lut5_I0_O)        0.108     0.244 r  player_unit/sel__2_i_10/O
                         net (fo=1, routed)           0.162     0.406    player_col[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.604%)  route 0.614ns (57.396%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          0.243    -0.188    player_unit/player_on4_inferred__0/i__carry__0_2[3]
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.071 r  player_unit/player_col0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.071    player_unit/player_col0_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.019 r  player_unit/player_col0_carry__0/O[1]
                         net (fo=1, routed)           0.152     0.171    player_unit/player_col0_carry__0_n_6
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.108     0.279 r  player_unit/sel__2_i_7/O
                         net (fo=1, routed)           0.218     0.498    player_col[5]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.361ns (33.422%)  route 0.719ns (66.578%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          0.254    -0.178    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.045    -0.133 r  vga_timing_unit/player_col0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.133    player_unit/sel__2_6[2]
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.069 r  player_unit/player_col0_carry/O[3]
                         net (fo=1, routed)           0.251     0.182    player_unit/player_col0_carry_n_4
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.111     0.293 r  player_unit/sel__2_i_9/O
                         net (fo=1, routed)           0.215     0.508    player_col[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.378ns (34.672%)  route 0.712ns (65.328%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.205    -0.226    player_unit/player_on4_inferred__0/i__carry__0_2[0]
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.097 r  player_unit/player_col0_carry/O[1]
                         net (fo=1, routed)           0.287     0.190    player_unit/player_col0_carry_n_6
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.108     0.298 r  player_unit/sel__2_i_11/O
                         net (fo=1, routed)           0.220     0.518    player_col[1]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.416ns (37.824%)  route 0.684ns (62.176%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          0.243    -0.188    player_unit/player_on4_inferred__0/i__carry__0_2[3]
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117    -0.071 r  player_unit/player_col0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.071    player_unit/player_col0_carry_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.018 r  player_unit/player_col0_carry__0/O[0]
                         net (fo=1, routed)           0.283     0.265    player_unit/player_col0_carry__0_n_7
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.105     0.370 r  player_unit/sel__2_i_8/O
                         net (fo=1, routed)           0.158     0.527    player_col[4]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.412ns (37.316%)  route 0.692ns (62.684%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=47, routed)          0.315    -0.097    player_unit/Q[5]
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.134     0.037 f  player_unit/_carry__1/CO[1]
                         net (fo=14, routed)          0.219     0.256    player_unit/_carry__1_n_2
    SLICE_X9Y27          LUT5 (Prop_lut5_I1_O)        0.114     0.370 r  player_unit/sel__2_i_6/O
                         net (fo=1, routed)           0.158     0.529    player_row[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.361ns (32.042%)  route 0.766ns (67.958%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.312    -0.119    vga_timing_unit/h_pos_reg[9]_0[0]
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.045    -0.074 r  vga_timing_unit/player_col0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.074    player_unit/sel__2_6[0]
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.004 r  player_unit/player_col0_carry/O[0]
                         net (fo=1, routed)           0.223     0.219    player_unit/player_col0_carry_n_7
    SLICE_X9Y28          LUT5 (Prop_lut5_I0_O)        0.105     0.324 r  player_unit/sel__2_i_12/O
                         net (fo=1, routed)           0.230     0.554    player_col[0]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.430ns (37.669%)  route 0.712ns (62.331%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 f  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=47, routed)          0.352    -0.059    vga_timing_unit/Q[9]
    SLICE_X10Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.014 r  vga_timing_unit/player_on3_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.014    player_unit/sel__2_1[0]
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097     0.083 r  player_unit/player_on3_carry__0/CO[0]
                         net (fo=14, routed)          0.203     0.286    player_unit/player_on3
    SLICE_X9Y28          LUT5 (Prop_lut5_I3_O)        0.124     0.410 r  player_unit/sel__2_i_3/O
                         net (fo=1, routed)           0.157     0.566    player_row[3]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.186ns (16.006%)  route 0.976ns (83.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.557    -0.572    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=55, routed)          0.692     0.261    vga_timing_unit/h_pos_reg[9]_0[0]
    SLICE_X8Y9           LUT2 (Prop_lut2_I0_O)        0.045     0.306 r  vga_timing_unit/sel__1_i_9/O
                         net (fo=1, routed)           0.284     0.590    vga_timing_unit_n_51
    RAMB18_X0Y2          RAMB18E1                                     r  sel__1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.877    -0.291    clk_100mhz
    RAMB18_X0Y2          RAMB18E1                                     r  sel__1/CLKARDCLK
                         clock pessimism              0.087    -0.204    
                         clock uncertainty            0.215     0.011    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     0.194    sel__1
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sel__2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.429ns (36.619%)  route 0.743ns (63.381%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=53, routed)          0.317    -0.092    vga_timing_unit/Q[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.065 r  vga_timing_unit/sel__2_i_14__0/O[2]
                         net (fo=1, routed)           0.206     0.271    player_unit/O[1]
    SLICE_X9Y27          LUT5 (Prop_lut5_I0_O)        0.108     0.379 r  player_unit/sel__2_i_4/O
                         net (fo=1, routed)           0.219     0.598    player_row[2]
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.866    -0.302    clk_100mhz
    RAMB36_X0Y5          RAMB36E1                                     r  sel__2/CLKARDCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.215     0.000    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.183    sel__2
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.415    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.087ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.061ns (19.044%)  route 4.510ns (80.956%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.841     3.109    vga_timing_unit/v_pos
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.098    37.401    
    SLICE_X13Y28         FDCE (Setup_fdce_C_CE)      -0.205    37.196    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         37.196    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                 34.087    

Slack (MET) :             34.087ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 1.061ns (19.044%)  route 4.510ns (80.956%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.841     3.109    vga_timing_unit/v_pos
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.098    37.401    
    SLICE_X13Y28         FDCE (Setup_fdce_C_CE)      -0.205    37.196    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         37.196    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                 34.087    

Slack (MET) :             34.291ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 1.061ns (19.772%)  route 4.305ns (80.228%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.636     2.904    vga_timing_unit/v_pos
    SLICE_X13Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X13Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.425    37.497    
                         clock uncertainty           -0.098    37.399    
    SLICE_X13Y27         FDCE (Setup_fdce_C_CE)      -0.205    37.194    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.194    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                 34.291    

Slack (MET) :             34.313ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.061ns (19.714%)  route 4.321ns (80.286%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.652     2.919    vga_timing_unit/v_pos
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.098    37.401    
    SLICE_X12Y28         FDCE (Setup_fdce_C_CE)      -0.169    37.232    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.232    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                 34.313    

Slack (MET) :             34.313ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 1.061ns (19.714%)  route 4.321ns (80.286%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.652     2.919    vga_timing_unit/v_pos
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.425    37.499    
                         clock uncertainty           -0.098    37.401    
    SLICE_X12Y28         FDCE (Setup_fdce_C_CE)      -0.169    37.232    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         37.232    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                 34.313    

Slack (MET) :             34.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.061ns (21.114%)  route 3.964ns (78.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.295     2.563    vga_timing_unit/v_pos
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.425    37.496    
                         clock uncertainty           -0.098    37.398    
    SLICE_X12Y26         FDCE (Setup_fdce_C_CE)      -0.169    37.229    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         37.229    
                         arrival time                          -2.563    
  -------------------------------------------------------------------
                         slack                                 34.667    

Slack (MET) :             34.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.061ns (21.114%)  route 3.964ns (78.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.295     2.563    vga_timing_unit/v_pos
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.425    37.496    
                         clock uncertainty           -0.098    37.398    
    SLICE_X12Y26         FDCE (Setup_fdce_C_CE)      -0.169    37.229    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.229    
                         arrival time                          -2.563    
  -------------------------------------------------------------------
                         slack                                 34.667    

Slack (MET) :             34.667ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.061ns (21.114%)  route 3.964ns (78.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.295     2.563    vga_timing_unit/v_pos
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism             -0.425    37.496    
                         clock uncertainty           -0.098    37.398    
    SLICE_X12Y26         FDCE (Setup_fdce_C_CE)      -0.169    37.229    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.229    
                         arrival time                          -2.563    
  -------------------------------------------------------------------
                         slack                                 34.667    

Slack (MET) :             34.823ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.061ns (21.732%)  route 3.821ns (78.268%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          1.152     2.420    vga_timing_unit/v_pos
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.411    37.510    
                         clock uncertainty           -0.098    37.412    
    SLICE_X8Y26          FDCE (Setup_fdce_C_CE)      -0.169    37.243    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.243    
                         arrival time                          -2.420    
  -------------------------------------------------------------------
                         slack                                 34.823    

Slack (MET) :             34.980ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.061ns (22.523%)  route 3.650ns (77.477%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 37.921 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.556    -2.463    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.456    -2.007 r  vga_timing_unit/h_pos_reg[3]/Q
                         net (fo=46, routed)          1.355    -0.652    vga_timing_unit/h_pos_reg[9]_0[3]
    SLICE_X5Y24          LUT4 (Prop_lut4_I3_O)        0.154    -0.498 r  vga_timing_unit/h_pos[8]_i_3/O
                         net (fo=5, routed)           0.633     0.135    vga_timing_unit/h_pos[8]_i_3_n_0
    SLICE_X5Y25          LUT6 (Prop_lut6_I0_O)        0.327     0.462 f  vga_timing_unit/h_pos[9]_i_3/O
                         net (fo=2, routed)           0.682     1.143    vga_timing_unit/h_pos[9]_i_3_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.267 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=11, routed)          0.981     2.248    vga_timing_unit/v_pos
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.434    37.921    vga_timing_unit/CLK
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.425    37.495    
                         clock uncertainty           -0.098    37.397    
    SLICE_X10Y25         FDCE (Setup_fdce_C_CE)      -0.169    37.228    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.228    
                         arrival time                          -2.248    
  -------------------------------------------------------------------
                         slack                                 34.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.107%)  route 0.217ns (53.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=61, routed)          0.217    -0.215    vga_timing_unit/Q[1]
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.170 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.824    -0.345    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.216    -0.560    
                         clock uncertainty            0.098    -0.462    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.121    -0.341    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.536%)  route 0.213ns (50.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.409 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=54, routed)          0.213    -0.196    vga_timing_unit/Q[3]
    SLICE_X12Y26         LUT6 (Prop_lut6_I2_O)        0.045    -0.151 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism             -0.215    -0.562    
                         clock uncertainty            0.098    -0.464    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.120    -0.344    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.497%)  route 0.273ns (59.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580    -0.549    vga_timing_unit/CLK
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=42, routed)          0.273    -0.135    vga_timing_unit/h_pos_reg[9]_0[8]
    SLICE_X6Y24          LUT4 (Prop_lut4_I1_O)        0.045    -0.090 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    vga_timing_unit/h_pos[9]
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism             -0.195    -0.515    
                         clock uncertainty            0.098    -0.417    
    SLICE_X6Y24          FDCE (Hold_fdce_C_D)         0.120    -0.297    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (49.002%)  route 0.218ns (50.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X10Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=48, routed)          0.218    -0.194    vga_timing_unit/h_pos_reg[9]_0[4]
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.045    -0.149 r  vga_timing_unit/h_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    vga_timing_unit/h_pos[4]
    SLICE_X10Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X10Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism             -0.228    -0.575    
                         clock uncertainty            0.098    -0.477    
    SLICE_X10Y26         FDCE (Hold_fdce_C_D)         0.120    -0.357    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.450%)  route 0.251ns (54.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=44, routed)          0.251    -0.161    vga_timing_unit/Q[5]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.116 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism             -0.228    -0.575    
                         clock uncertainty            0.098    -0.477    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.121    -0.356    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.092%)  route 0.246ns (56.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.556    -0.573    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=37, routed)          0.246    -0.187    vga_timing_unit/h_pos_reg[9]_0[5]
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.045    -0.142 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    vga_timing_unit/h_pos[5]
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.228    -0.573    
                         clock uncertainty            0.098    -0.475    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.091    -0.384    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.209ns (43.409%)  route 0.272ns (56.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=35, routed)          0.272    -0.139    vga_timing_unit/Q[8]
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.094 r  vga_timing_unit/v_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.094    vga_timing_unit/v_pos[0]_i_1_n_0
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.824    -0.345    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.215    -0.559    
                         clock uncertainty            0.098    -0.461    
    SLICE_X12Y28         FDCE (Hold_fdce_C_D)         0.121    -0.340    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.706%)  route 0.259ns (55.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.553    -0.576    vga_timing_unit/CLK
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.412 r  vga_timing_unit/v_pos_reg[6]/Q
                         net (fo=41, routed)          0.259    -0.154    vga_timing_unit/Q[6]
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.045    -0.109 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.820    -0.349    vga_timing_unit/CLK
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism             -0.228    -0.576    
                         clock uncertainty            0.098    -0.478    
    SLICE_X10Y25         FDCE (Hold_fdce_C_D)         0.120    -0.358    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.207ns (42.566%)  route 0.279ns (57.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.554    -0.575    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164    -0.411 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=47, routed)          0.279    -0.132    vga_timing_unit/Q[7]
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.043    -0.089 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.228    -0.575    
                         clock uncertainty            0.098    -0.477    
    SLICE_X8Y26          FDCE (Hold_fdce_C_D)         0.133    -0.344    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.636%)  route 0.283ns (60.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.580    -0.549    vga_timing_unit/CLK
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  vga_timing_unit/h_pos_reg[8]/Q
                         net (fo=42, routed)          0.283    -0.125    vga_timing_unit/h_pos_reg[9]_0[8]
    SLICE_X4Y25          LUT6 (Prop_lut6_I4_O)        0.045    -0.080 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    vga_timing_unit/h_pos[8]
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism             -0.229    -0.549    
                         clock uncertainty            0.098    -0.451    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.091    -0.360    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.280    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.642ns (12.129%)  route 4.651ns (87.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.781     2.896    fruits_unit/f3/AR[0]
    SLICE_X13Y11         FDCE                                         f  fruits_unit/f3/y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X13Y11         FDCE                                         r  fruits_unit/f3/y_reg[0]/C
                         clock pessimism             -0.425     7.508    
                         clock uncertainty           -0.077     7.431    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405     7.026    fruits_unit/f3/y_reg[0]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.642ns (12.129%)  route 4.651ns (87.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.781     2.896    fruits_unit/f3/AR[0]
    SLICE_X13Y11         FDCE                                         f  fruits_unit/f3/y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X13Y11         FDCE                                         r  fruits_unit/f3/y_reg[1]/C
                         clock pessimism             -0.425     7.508    
                         clock uncertainty           -0.077     7.431    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405     7.026    fruits_unit/f3/y_reg[1]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.642ns (12.129%)  route 4.651ns (87.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.781     2.896    fruits_unit/f3/AR[0]
    SLICE_X13Y11         FDCE                                         f  fruits_unit/f3/y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X13Y11         FDCE                                         r  fruits_unit/f3/y_reg[2]/C
                         clock pessimism             -0.425     7.508    
                         clock uncertainty           -0.077     7.431    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405     7.026    fruits_unit/f3/y_reg[2]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.642ns (12.129%)  route 4.651ns (87.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.781     2.896    fruits_unit/f3/AR[0]
    SLICE_X13Y11         FDCE                                         f  fruits_unit/f3/y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X13Y11         FDCE                                         r  fruits_unit/f3/y_reg[3]/C
                         clock pessimism             -0.425     7.508    
                         clock uncertainty           -0.077     7.431    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405     7.026    fruits_unit/f3/y_reg[3]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[5]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.642ns (12.153%)  route 4.641ns (87.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.770     2.885    fruits_unit/f3/AR[0]
    SLICE_X14Y12         FDPE                                         f  fruits_unit/f3/y_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X14Y12         FDPE                                         r  fruits_unit/f3/y_reg[5]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X14Y12         FDPE (Recov_fdpe_C_PRE)     -0.361     7.069    fruits_unit/f3/y_reg[5]
  -------------------------------------------------------------------
                         required time                          7.069    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[6]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.642ns (12.153%)  route 4.641ns (87.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.770     2.885    fruits_unit/f3/AR[0]
    SLICE_X15Y12         FDPE                                         f  fruits_unit/f3/y_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X15Y12         FDPE                                         r  fruits_unit/f3/y_reg[6]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X15Y12         FDPE (Recov_fdpe_C_PRE)     -0.359     7.071    fruits_unit/f3/y_reg[6]
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[7]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.642ns (12.153%)  route 4.641ns (87.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.770     2.885    fruits_unit/f3/AR[0]
    SLICE_X15Y12         FDPE                                         f  fruits_unit/f3/y_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X15Y12         FDPE                                         r  fruits_unit/f3/y_reg[7]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X15Y12         FDPE (Recov_fdpe_C_PRE)     -0.359     7.071    fruits_unit/f3/y_reg[7]
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.642ns (12.467%)  route 4.508ns (87.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.637     2.752    fruits_unit/f3/AR[0]
    SLICE_X13Y12         FDCE                                         f  fruits_unit/f3/y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X13Y12         FDCE                                         r  fruits_unit/f3/y_reg[4]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X13Y12         FDCE (Recov_fdce_C_CLR)     -0.405     7.025    fruits_unit/f3/y_reg[4]
  -------------------------------------------------------------------
                         required time                          7.025    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.642ns (12.467%)  route 4.508ns (87.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.637     2.752    fruits_unit/f3/AR[0]
    SLICE_X12Y12         FDCE                                         f  fruits_unit/f3/y_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X12Y12         FDCE                                         r  fruits_unit/f3/y_pos_reg[1]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X12Y12         FDCE (Recov_fdce_C_CLR)     -0.361     7.069    fruits_unit/f3/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          7.069    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.642ns (12.467%)  route 4.508ns (87.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.637     2.752    fruits_unit/f3/AR[0]
    SLICE_X12Y12         FDCE                                         f  fruits_unit/f3/y_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X12Y12         FDCE                                         r  fruits_unit/f3/y_pos_reg[3]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X12Y12         FDCE (Recov_fdce_C_CLR)     -0.361     7.069    fruits_unit/f3/y_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          7.069    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  4.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.467%)  route 0.334ns (61.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.175    -0.003    player_unit/AR[0]
    SLICE_X5Y27          FDCE                                         f  player_unit/player_pos_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X5Y27          FDCE                                         r  player_unit/player_pos_x_reg[6]/C
                         clock pessimism             -0.195    -0.512    
    SLICE_X5Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.604    player_unit/player_pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.467%)  route 0.334ns (61.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.175    -0.003    player_unit/AR[0]
    SLICE_X5Y27          FDCE                                         f  player_unit/player_pos_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X5Y27          FDCE                                         r  player_unit/player_pos_x_reg[7]/C
                         clock pessimism             -0.195    -0.512    
    SLICE_X5Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.604    player_unit/player_pos_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[5]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.467%)  route 0.334ns (61.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.175    -0.003    player_unit/AR[0]
    SLICE_X5Y27          FDPE                                         f  player_unit/player_pos_x_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X5Y27          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
                         clock pessimism             -0.195    -0.512    
    SLICE_X5Y27          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.607    player_unit/player_pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[8]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.467%)  route 0.334ns (61.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.175    -0.003    player_unit/AR[0]
    SLICE_X5Y27          FDPE                                         f  player_unit/player_pos_x_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X5Y27          FDPE                                         r  player_unit/player_pos_x_reg[8]/C
                         clock pessimism             -0.195    -0.512    
    SLICE_X5Y27          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.607    player_unit/player_pos_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[0]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.162%)  route 0.339ns (61.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.179     0.001    player_unit/AR[0]
    SLICE_X4Y27          FDPE                                         f  player_unit/player_pos_x_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X4Y27          FDPE                                         r  player_unit/player_pos_x_reg[0]/C
                         clock pessimism             -0.195    -0.512    
    SLICE_X4Y27          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.607    player_unit/player_pos_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.541%)  route 0.379ns (64.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.220     0.042    player_unit/AR[0]
    SLICE_X5Y26          FDCE                                         f  player_unit/player_pos_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.849    -0.320    player_unit/CLK
    SLICE_X5Y26          FDCE                                         r  player_unit/player_pos_x_reg[3]/C
                         clock pessimism             -0.195    -0.514    
    SLICE_X5Y26          FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    player_unit/player_pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.541%)  route 0.379ns (64.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.220     0.042    player_unit/AR[0]
    SLICE_X5Y26          FDCE                                         f  player_unit/player_pos_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.849    -0.320    player_unit/CLK
    SLICE_X5Y26          FDCE                                         r  player_unit/player_pos_x_reg[4]/C
                         clock pessimism             -0.195    -0.514    
    SLICE_X5Y26          FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    player_unit/player_pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[1]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.541%)  route 0.379ns (64.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.220     0.042    player_unit/AR[0]
    SLICE_X5Y26          FDPE                                         f  player_unit/player_pos_x_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.849    -0.320    player_unit/CLK
    SLICE_X5Y26          FDPE                                         r  player_unit/player_pos_x_reg[1]/C
                         clock pessimism             -0.195    -0.514    
    SLICE_X5Y26          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.609    player_unit/player_pos_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[2]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.541%)  route 0.379ns (64.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.220     0.042    player_unit/AR[0]
    SLICE_X5Y26          FDPE                                         f  player_unit/player_pos_x_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.849    -0.320    player_unit/CLK
    SLICE_X5Y26          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
                         clock pessimism             -0.195    -0.514    
    SLICE_X5Y26          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.609    player_unit/player_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[9]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (35.024%)  route 0.388ns (64.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.228     0.050    player_unit/AR[0]
    SLICE_X5Y28          FDCE                                         f  player_unit/player_pos_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.852    -0.317    player_unit/CLK
    SLICE_X5Y28          FDCE                                         r  player_unit/player_pos_x_reg[9]/C
                         clock pessimism             -0.195    -0.511    
    SLICE_X5Y28          FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    player_unit/player_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.654    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.642ns (12.129%)  route 4.651ns (87.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.781     2.896    fruits_unit/f3/AR[0]
    SLICE_X13Y11         FDCE                                         f  fruits_unit/f3/y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X13Y11         FDCE                                         r  fruits_unit/f3/y_reg[0]/C
                         clock pessimism             -0.425     7.508    
                         clock uncertainty           -0.077     7.431    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405     7.026    fruits_unit/f3/y_reg[0]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.642ns (12.129%)  route 4.651ns (87.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.781     2.896    fruits_unit/f3/AR[0]
    SLICE_X13Y11         FDCE                                         f  fruits_unit/f3/y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X13Y11         FDCE                                         r  fruits_unit/f3/y_reg[1]/C
                         clock pessimism             -0.425     7.508    
                         clock uncertainty           -0.077     7.431    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405     7.026    fruits_unit/f3/y_reg[1]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.642ns (12.129%)  route 4.651ns (87.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.781     2.896    fruits_unit/f3/AR[0]
    SLICE_X13Y11         FDCE                                         f  fruits_unit/f3/y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X13Y11         FDCE                                         r  fruits_unit/f3/y_reg[2]/C
                         clock pessimism             -0.425     7.508    
                         clock uncertainty           -0.077     7.431    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405     7.026    fruits_unit/f3/y_reg[2]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.642ns (12.129%)  route 4.651ns (87.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.781     2.896    fruits_unit/f3/AR[0]
    SLICE_X13Y11         FDCE                                         f  fruits_unit/f3/y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X13Y11         FDCE                                         r  fruits_unit/f3/y_reg[3]/C
                         clock pessimism             -0.425     7.508    
                         clock uncertainty           -0.077     7.431    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405     7.026    fruits_unit/f3/y_reg[3]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[5]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.642ns (12.153%)  route 4.641ns (87.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.770     2.885    fruits_unit/f3/AR[0]
    SLICE_X14Y12         FDPE                                         f  fruits_unit/f3/y_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X14Y12         FDPE                                         r  fruits_unit/f3/y_reg[5]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X14Y12         FDPE (Recov_fdpe_C_PRE)     -0.361     7.069    fruits_unit/f3/y_reg[5]
  -------------------------------------------------------------------
                         required time                          7.069    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[6]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.642ns (12.153%)  route 4.641ns (87.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.770     2.885    fruits_unit/f3/AR[0]
    SLICE_X15Y12         FDPE                                         f  fruits_unit/f3/y_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X15Y12         FDPE                                         r  fruits_unit/f3/y_reg[6]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X15Y12         FDPE (Recov_fdpe_C_PRE)     -0.359     7.071    fruits_unit/f3/y_reg[6]
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[7]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.642ns (12.153%)  route 4.641ns (87.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.770     2.885    fruits_unit/f3/AR[0]
    SLICE_X15Y12         FDPE                                         f  fruits_unit/f3/y_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X15Y12         FDPE                                         r  fruits_unit/f3/y_reg[7]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X15Y12         FDPE (Recov_fdpe_C_PRE)     -0.359     7.071    fruits_unit/f3/y_reg[7]
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.642ns (12.467%)  route 4.508ns (87.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.637     2.752    fruits_unit/f3/AR[0]
    SLICE_X13Y12         FDCE                                         f  fruits_unit/f3/y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X13Y12         FDCE                                         r  fruits_unit/f3/y_reg[4]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X13Y12         FDCE (Recov_fdce_C_CLR)     -0.405     7.025    fruits_unit/f3/y_reg[4]
  -------------------------------------------------------------------
                         required time                          7.025    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.642ns (12.467%)  route 4.508ns (87.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.637     2.752    fruits_unit/f3/AR[0]
    SLICE_X12Y12         FDCE                                         f  fruits_unit/f3/y_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X12Y12         FDCE                                         r  fruits_unit/f3/y_pos_reg[1]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X12Y12         FDCE (Recov_fdce_C_CLR)     -0.361     7.069    fruits_unit/f3/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          7.069    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.642ns (12.467%)  route 4.508ns (87.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.637     2.752    fruits_unit/f3/AR[0]
    SLICE_X12Y12         FDCE                                         f  fruits_unit/f3/y_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X12Y12         FDCE                                         r  fruits_unit/f3/y_pos_reg[3]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X12Y12         FDCE (Recov_fdce_C_CLR)     -0.361     7.069    fruits_unit/f3/y_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          7.069    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  4.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.467%)  route 0.334ns (61.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.175    -0.003    player_unit/AR[0]
    SLICE_X5Y27          FDCE                                         f  player_unit/player_pos_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X5Y27          FDCE                                         r  player_unit/player_pos_x_reg[6]/C
                         clock pessimism             -0.195    -0.512    
                         clock uncertainty            0.077    -0.435    
    SLICE_X5Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.527    player_unit/player_pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.467%)  route 0.334ns (61.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.175    -0.003    player_unit/AR[0]
    SLICE_X5Y27          FDCE                                         f  player_unit/player_pos_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X5Y27          FDCE                                         r  player_unit/player_pos_x_reg[7]/C
                         clock pessimism             -0.195    -0.512    
                         clock uncertainty            0.077    -0.435    
    SLICE_X5Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.527    player_unit/player_pos_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[5]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.467%)  route 0.334ns (61.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.175    -0.003    player_unit/AR[0]
    SLICE_X5Y27          FDPE                                         f  player_unit/player_pos_x_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X5Y27          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
                         clock pessimism             -0.195    -0.512    
                         clock uncertainty            0.077    -0.435    
    SLICE_X5Y27          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.530    player_unit/player_pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[8]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.467%)  route 0.334ns (61.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.175    -0.003    player_unit/AR[0]
    SLICE_X5Y27          FDPE                                         f  player_unit/player_pos_x_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X5Y27          FDPE                                         r  player_unit/player_pos_x_reg[8]/C
                         clock pessimism             -0.195    -0.512    
                         clock uncertainty            0.077    -0.435    
    SLICE_X5Y27          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.530    player_unit/player_pos_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[0]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.162%)  route 0.339ns (61.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.179     0.001    player_unit/AR[0]
    SLICE_X4Y27          FDPE                                         f  player_unit/player_pos_x_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X4Y27          FDPE                                         r  player_unit/player_pos_x_reg[0]/C
                         clock pessimism             -0.195    -0.512    
                         clock uncertainty            0.077    -0.435    
    SLICE_X4Y27          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.530    player_unit/player_pos_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.541%)  route 0.379ns (64.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.220     0.042    player_unit/AR[0]
    SLICE_X5Y26          FDCE                                         f  player_unit/player_pos_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.849    -0.320    player_unit/CLK
    SLICE_X5Y26          FDCE                                         r  player_unit/player_pos_x_reg[3]/C
                         clock pessimism             -0.195    -0.514    
                         clock uncertainty            0.077    -0.437    
    SLICE_X5Y26          FDCE (Remov_fdce_C_CLR)     -0.092    -0.529    player_unit/player_pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.541%)  route 0.379ns (64.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.220     0.042    player_unit/AR[0]
    SLICE_X5Y26          FDCE                                         f  player_unit/player_pos_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.849    -0.320    player_unit/CLK
    SLICE_X5Y26          FDCE                                         r  player_unit/player_pos_x_reg[4]/C
                         clock pessimism             -0.195    -0.514    
                         clock uncertainty            0.077    -0.437    
    SLICE_X5Y26          FDCE (Remov_fdce_C_CLR)     -0.092    -0.529    player_unit/player_pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[1]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.541%)  route 0.379ns (64.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.220     0.042    player_unit/AR[0]
    SLICE_X5Y26          FDPE                                         f  player_unit/player_pos_x_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.849    -0.320    player_unit/CLK
    SLICE_X5Y26          FDPE                                         r  player_unit/player_pos_x_reg[1]/C
                         clock pessimism             -0.195    -0.514    
                         clock uncertainty            0.077    -0.437    
    SLICE_X5Y26          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.532    player_unit/player_pos_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[2]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.541%)  route 0.379ns (64.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.220     0.042    player_unit/AR[0]
    SLICE_X5Y26          FDPE                                         f  player_unit/player_pos_x_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.849    -0.320    player_unit/CLK
    SLICE_X5Y26          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
                         clock pessimism             -0.195    -0.514    
                         clock uncertainty            0.077    -0.437    
    SLICE_X5Y26          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.532    player_unit/player_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[9]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (35.024%)  route 0.388ns (64.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.228     0.050    player_unit/AR[0]
    SLICE_X5Y28          FDCE                                         f  player_unit/player_pos_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.852    -0.317    player_unit/CLK
    SLICE_X5Y28          FDCE                                         r  player_unit/player_pos_x_reg[9]/C
                         clock pessimism             -0.195    -0.511    
                         clock uncertainty            0.077    -0.434    
    SLICE_X5Y28          FDCE (Remov_fdce_C_CLR)     -0.092    -0.526    player_unit/player_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.576    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.642ns (12.129%)  route 4.651ns (87.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.781     2.896    fruits_unit/f3/AR[0]
    SLICE_X13Y11         FDCE                                         f  fruits_unit/f3/y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X13Y11         FDCE                                         r  fruits_unit/f3/y_reg[0]/C
                         clock pessimism             -0.425     7.508    
                         clock uncertainty           -0.077     7.431    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405     7.026    fruits_unit/f3/y_reg[0]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.642ns (12.129%)  route 4.651ns (87.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.781     2.896    fruits_unit/f3/AR[0]
    SLICE_X13Y11         FDCE                                         f  fruits_unit/f3/y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X13Y11         FDCE                                         r  fruits_unit/f3/y_reg[1]/C
                         clock pessimism             -0.425     7.508    
                         clock uncertainty           -0.077     7.431    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405     7.026    fruits_unit/f3/y_reg[1]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.642ns (12.129%)  route 4.651ns (87.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.781     2.896    fruits_unit/f3/AR[0]
    SLICE_X13Y11         FDCE                                         f  fruits_unit/f3/y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X13Y11         FDCE                                         r  fruits_unit/f3/y_reg[2]/C
                         clock pessimism             -0.425     7.508    
                         clock uncertainty           -0.077     7.431    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405     7.026    fruits_unit/f3/y_reg[2]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.642ns (12.129%)  route 4.651ns (87.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.781     2.896    fruits_unit/f3/AR[0]
    SLICE_X13Y11         FDCE                                         f  fruits_unit/f3/y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X13Y11         FDCE                                         r  fruits_unit/f3/y_reg[3]/C
                         clock pessimism             -0.425     7.508    
                         clock uncertainty           -0.077     7.431    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405     7.026    fruits_unit/f3/y_reg[3]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[5]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.642ns (12.153%)  route 4.641ns (87.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.770     2.885    fruits_unit/f3/AR[0]
    SLICE_X14Y12         FDPE                                         f  fruits_unit/f3/y_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X14Y12         FDPE                                         r  fruits_unit/f3/y_reg[5]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X14Y12         FDPE (Recov_fdpe_C_PRE)     -0.361     7.069    fruits_unit/f3/y_reg[5]
  -------------------------------------------------------------------
                         required time                          7.069    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[6]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.642ns (12.153%)  route 4.641ns (87.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.770     2.885    fruits_unit/f3/AR[0]
    SLICE_X15Y12         FDPE                                         f  fruits_unit/f3/y_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X15Y12         FDPE                                         r  fruits_unit/f3/y_reg[6]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X15Y12         FDPE (Recov_fdpe_C_PRE)     -0.359     7.071    fruits_unit/f3/y_reg[6]
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[7]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.642ns (12.153%)  route 4.641ns (87.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.770     2.885    fruits_unit/f3/AR[0]
    SLICE_X15Y12         FDPE                                         f  fruits_unit/f3/y_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X15Y12         FDPE                                         r  fruits_unit/f3/y_reg[7]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X15Y12         FDPE (Recov_fdpe_C_PRE)     -0.359     7.071    fruits_unit/f3/y_reg[7]
  -------------------------------------------------------------------
                         required time                          7.071    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.642ns (12.467%)  route 4.508ns (87.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.637     2.752    fruits_unit/f3/AR[0]
    SLICE_X13Y12         FDCE                                         f  fruits_unit/f3/y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X13Y12         FDCE                                         r  fruits_unit/f3/y_reg[4]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X13Y12         FDCE (Recov_fdce_C_CLR)     -0.405     7.025    fruits_unit/f3/y_reg[4]
  -------------------------------------------------------------------
                         required time                          7.025    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.642ns (12.467%)  route 4.508ns (87.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.637     2.752    fruits_unit/f3/AR[0]
    SLICE_X12Y12         FDCE                                         f  fruits_unit/f3/y_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X12Y12         FDCE                                         r  fruits_unit/f3/y_pos_reg[1]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X12Y12         FDCE (Recov_fdce_C_CLR)     -0.361     7.069    fruits_unit/f3/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          7.069    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.642ns (12.467%)  route 4.508ns (87.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.637     2.752    fruits_unit/f3/AR[0]
    SLICE_X12Y12         FDCE                                         f  fruits_unit/f3/y_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X12Y12         FDCE                                         r  fruits_unit/f3/y_pos_reg[3]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.430    
    SLICE_X12Y12         FDCE (Recov_fdce_C_CLR)     -0.361     7.069    fruits_unit/f3/y_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          7.069    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  4.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.467%)  route 0.334ns (61.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.175    -0.003    player_unit/AR[0]
    SLICE_X5Y27          FDCE                                         f  player_unit/player_pos_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X5Y27          FDCE                                         r  player_unit/player_pos_x_reg[6]/C
                         clock pessimism             -0.195    -0.512    
                         clock uncertainty            0.077    -0.435    
    SLICE_X5Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.527    player_unit/player_pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.467%)  route 0.334ns (61.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.175    -0.003    player_unit/AR[0]
    SLICE_X5Y27          FDCE                                         f  player_unit/player_pos_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X5Y27          FDCE                                         r  player_unit/player_pos_x_reg[7]/C
                         clock pessimism             -0.195    -0.512    
                         clock uncertainty            0.077    -0.435    
    SLICE_X5Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.527    player_unit/player_pos_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[5]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.467%)  route 0.334ns (61.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.175    -0.003    player_unit/AR[0]
    SLICE_X5Y27          FDPE                                         f  player_unit/player_pos_x_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X5Y27          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
                         clock pessimism             -0.195    -0.512    
                         clock uncertainty            0.077    -0.435    
    SLICE_X5Y27          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.530    player_unit/player_pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[8]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.467%)  route 0.334ns (61.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.175    -0.003    player_unit/AR[0]
    SLICE_X5Y27          FDPE                                         f  player_unit/player_pos_x_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X5Y27          FDPE                                         r  player_unit/player_pos_x_reg[8]/C
                         clock pessimism             -0.195    -0.512    
                         clock uncertainty            0.077    -0.435    
    SLICE_X5Y27          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.530    player_unit/player_pos_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[0]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.162%)  route 0.339ns (61.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.179     0.001    player_unit/AR[0]
    SLICE_X4Y27          FDPE                                         f  player_unit/player_pos_x_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X4Y27          FDPE                                         r  player_unit/player_pos_x_reg[0]/C
                         clock pessimism             -0.195    -0.512    
                         clock uncertainty            0.077    -0.435    
    SLICE_X4Y27          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.530    player_unit/player_pos_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.541%)  route 0.379ns (64.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.220     0.042    player_unit/AR[0]
    SLICE_X5Y26          FDCE                                         f  player_unit/player_pos_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.849    -0.320    player_unit/CLK
    SLICE_X5Y26          FDCE                                         r  player_unit/player_pos_x_reg[3]/C
                         clock pessimism             -0.195    -0.514    
                         clock uncertainty            0.077    -0.437    
    SLICE_X5Y26          FDCE (Remov_fdce_C_CLR)     -0.092    -0.529    player_unit/player_pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.541%)  route 0.379ns (64.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.220     0.042    player_unit/AR[0]
    SLICE_X5Y26          FDCE                                         f  player_unit/player_pos_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.849    -0.320    player_unit/CLK
    SLICE_X5Y26          FDCE                                         r  player_unit/player_pos_x_reg[4]/C
                         clock pessimism             -0.195    -0.514    
                         clock uncertainty            0.077    -0.437    
    SLICE_X5Y26          FDCE (Remov_fdce_C_CLR)     -0.092    -0.529    player_unit/player_pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[1]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.541%)  route 0.379ns (64.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.220     0.042    player_unit/AR[0]
    SLICE_X5Y26          FDPE                                         f  player_unit/player_pos_x_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.849    -0.320    player_unit/CLK
    SLICE_X5Y26          FDPE                                         r  player_unit/player_pos_x_reg[1]/C
                         clock pessimism             -0.195    -0.514    
                         clock uncertainty            0.077    -0.437    
    SLICE_X5Y26          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.532    player_unit/player_pos_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[2]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.541%)  route 0.379ns (64.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.220     0.042    player_unit/AR[0]
    SLICE_X5Y26          FDPE                                         f  player_unit/player_pos_x_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.849    -0.320    player_unit/CLK
    SLICE_X5Y26          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
                         clock pessimism             -0.195    -0.514    
                         clock uncertainty            0.077    -0.437    
    SLICE_X5Y26          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.532    player_unit/player_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[9]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (35.024%)  route 0.388ns (64.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.228     0.050    player_unit/AR[0]
    SLICE_X5Y28          FDCE                                         f  player_unit/player_pos_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.852    -0.317    player_unit/CLK
    SLICE_X5Y28          FDCE                                         r  player_unit/player_pos_x_reg[9]/C
                         clock pessimism             -0.195    -0.511    
                         clock uncertainty            0.077    -0.434    
    SLICE_X5Y28          FDCE (Remov_fdce_C_CLR)     -0.092    -0.526    player_unit/player_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.576    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.642ns (12.129%)  route 4.651ns (87.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.781     2.896    fruits_unit/f3/AR[0]
    SLICE_X13Y11         FDCE                                         f  fruits_unit/f3/y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X13Y11         FDCE                                         r  fruits_unit/f3/y_reg[0]/C
                         clock pessimism             -0.425     7.508    
                         clock uncertainty           -0.077     7.432    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405     7.027    fruits_unit/f3/y_reg[0]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.642ns (12.129%)  route 4.651ns (87.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.781     2.896    fruits_unit/f3/AR[0]
    SLICE_X13Y11         FDCE                                         f  fruits_unit/f3/y_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X13Y11         FDCE                                         r  fruits_unit/f3/y_reg[1]/C
                         clock pessimism             -0.425     7.508    
                         clock uncertainty           -0.077     7.432    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405     7.027    fruits_unit/f3/y_reg[1]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.642ns (12.129%)  route 4.651ns (87.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.781     2.896    fruits_unit/f3/AR[0]
    SLICE_X13Y11         FDCE                                         f  fruits_unit/f3/y_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X13Y11         FDCE                                         r  fruits_unit/f3/y_reg[2]/C
                         clock pessimism             -0.425     7.508    
                         clock uncertainty           -0.077     7.432    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405     7.027    fruits_unit/f3/y_reg[2]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.642ns (12.129%)  route 4.651ns (87.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 7.934 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.781     2.896    fruits_unit/f3/AR[0]
    SLICE_X13Y11         FDCE                                         f  fruits_unit/f3/y_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.447     7.934    fruits_unit/f3/clk_100mhz
    SLICE_X13Y11         FDCE                                         r  fruits_unit/f3/y_reg[3]/C
                         clock pessimism             -0.425     7.508    
                         clock uncertainty           -0.077     7.432    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405     7.027    fruits_unit/f3/y_reg[3]
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[5]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.642ns (12.153%)  route 4.641ns (87.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.770     2.885    fruits_unit/f3/AR[0]
    SLICE_X14Y12         FDPE                                         f  fruits_unit/f3/y_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X14Y12         FDPE                                         r  fruits_unit/f3/y_reg[5]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.431    
    SLICE_X14Y12         FDPE (Recov_fdpe_C_PRE)     -0.361     7.070    fruits_unit/f3/y_reg[5]
  -------------------------------------------------------------------
                         required time                          7.070    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[6]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.642ns (12.153%)  route 4.641ns (87.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.770     2.885    fruits_unit/f3/AR[0]
    SLICE_X15Y12         FDPE                                         f  fruits_unit/f3/y_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X15Y12         FDPE                                         r  fruits_unit/f3/y_reg[6]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.431    
    SLICE_X15Y12         FDPE (Recov_fdpe_C_PRE)     -0.359     7.072    fruits_unit/f3/y_reg[6]
  -------------------------------------------------------------------
                         required time                          7.072    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[7]/PRE
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.642ns (12.153%)  route 4.641ns (87.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.770     2.885    fruits_unit/f3/AR[0]
    SLICE_X15Y12         FDPE                                         f  fruits_unit/f3/y_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X15Y12         FDPE                                         r  fruits_unit/f3/y_reg[7]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.431    
    SLICE_X15Y12         FDPE (Recov_fdpe_C_PRE)     -0.359     7.072    fruits_unit/f3/y_reg[7]
  -------------------------------------------------------------------
                         required time                          7.072    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.642ns (12.467%)  route 4.508ns (87.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.637     2.752    fruits_unit/f3/AR[0]
    SLICE_X13Y12         FDCE                                         f  fruits_unit/f3/y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X13Y12         FDCE                                         r  fruits_unit/f3/y_reg[4]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.431    
    SLICE_X13Y12         FDCE (Recov_fdce_C_CLR)     -0.405     7.026    fruits_unit/f3/y_reg[4]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.642ns (12.467%)  route 4.508ns (87.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.637     2.752    fruits_unit/f3/AR[0]
    SLICE_X12Y12         FDCE                                         f  fruits_unit/f3/y_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X12Y12         FDCE                                         r  fruits_unit/f3/y_pos_reg[1]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.431    
    SLICE_X12Y12         FDCE (Recov_fdce_C_CLR)     -0.361     7.070    fruits_unit/f3/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          7.070    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruits_unit/f3/y_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.642ns (12.467%)  route 4.508ns (87.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    -2.398    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    -1.880 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    -1.009    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    -0.885 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         3.637     2.752    fruits_unit/f3/AR[0]
    SLICE_X12Y12         FDCE                                         f  fruits_unit/f3/y_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_b (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.446     7.933    fruits_unit/f3/clk_100mhz
    SLICE_X12Y12         FDCE                                         r  fruits_unit/f3/y_pos_reg[3]/C
                         clock pessimism             -0.425     7.507    
                         clock uncertainty           -0.077     7.431    
    SLICE_X12Y12         FDCE (Recov_fdce_C_CLR)     -0.361     7.070    fruits_unit/f3/y_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          7.070    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  4.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.467%)  route 0.334ns (61.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.175    -0.003    player_unit/AR[0]
    SLICE_X5Y27          FDCE                                         f  player_unit/player_pos_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X5Y27          FDCE                                         r  player_unit/player_pos_x_reg[6]/C
                         clock pessimism             -0.195    -0.512    
    SLICE_X5Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.604    player_unit/player_pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.467%)  route 0.334ns (61.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.175    -0.003    player_unit/AR[0]
    SLICE_X5Y27          FDCE                                         f  player_unit/player_pos_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X5Y27          FDCE                                         r  player_unit/player_pos_x_reg[7]/C
                         clock pessimism             -0.195    -0.512    
    SLICE_X5Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.604    player_unit/player_pos_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[5]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.467%)  route 0.334ns (61.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.175    -0.003    player_unit/AR[0]
    SLICE_X5Y27          FDPE                                         f  player_unit/player_pos_x_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X5Y27          FDPE                                         r  player_unit/player_pos_x_reg[5]/C
                         clock pessimism             -0.195    -0.512    
    SLICE_X5Y27          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.607    player_unit/player_pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[8]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.467%)  route 0.334ns (61.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.175    -0.003    player_unit/AR[0]
    SLICE_X5Y27          FDPE                                         f  player_unit/player_pos_x_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X5Y27          FDPE                                         r  player_unit/player_pos_x_reg[8]/C
                         clock pessimism             -0.195    -0.512    
    SLICE_X5Y27          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.607    player_unit/player_pos_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[0]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.162%)  route 0.339ns (61.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.179     0.001    player_unit/AR[0]
    SLICE_X4Y27          FDPE                                         f  player_unit/player_pos_x_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.851    -0.318    player_unit/CLK
    SLICE_X4Y27          FDPE                                         r  player_unit/player_pos_x_reg[0]/C
                         clock pessimism             -0.195    -0.512    
    SLICE_X4Y27          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.607    player_unit/player_pos_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.541%)  route 0.379ns (64.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.220     0.042    player_unit/AR[0]
    SLICE_X5Y26          FDCE                                         f  player_unit/player_pos_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.849    -0.320    player_unit/CLK
    SLICE_X5Y26          FDCE                                         r  player_unit/player_pos_x_reg[3]/C
                         clock pessimism             -0.195    -0.514    
    SLICE_X5Y26          FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    player_unit/player_pos_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.541%)  route 0.379ns (64.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.220     0.042    player_unit/AR[0]
    SLICE_X5Y26          FDCE                                         f  player_unit/player_pos_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.849    -0.320    player_unit/CLK
    SLICE_X5Y26          FDCE                                         r  player_unit/player_pos_x_reg[4]/C
                         clock pessimism             -0.195    -0.514    
    SLICE_X5Y26          FDCE (Remov_fdce_C_CLR)     -0.092    -0.606    player_unit/player_pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[1]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.541%)  route 0.379ns (64.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.220     0.042    player_unit/AR[0]
    SLICE_X5Y26          FDPE                                         f  player_unit/player_pos_x_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.849    -0.320    player_unit/CLK
    SLICE_X5Y26          FDPE                                         r  player_unit/player_pos_x_reg[1]/C
                         clock pessimism             -0.195    -0.514    
    SLICE_X5Y26          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.609    player_unit/player_pos_x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[2]/PRE
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.209ns (35.541%)  route 0.379ns (64.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.220     0.042    player_unit/AR[0]
    SLICE_X5Y26          FDPE                                         f  player_unit/player_pos_x_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.849    -0.320    player_unit/CLK
    SLICE_X5Y26          FDPE                                         r  player_unit/player_pos_x_reg[2]/C
                         clock pessimism             -0.195    -0.514    
    SLICE_X5Y26          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.609    player_unit/player_pos_x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_pos_x_reg[9]/CLR
                            (removal check against rising-edge clock clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (35.024%)  route 0.388ns (64.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.228     0.050    player_unit/AR[0]
    SLICE_X5Y28          FDCE                                         f  player_unit/player_pos_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.852    -0.317    player_unit/CLK
    SLICE_X5Y28          FDCE                                         r  player_unit/player_pos_x_reg[9]/C
                         clock pessimism             -0.195    -0.511    
    SLICE_X5Y28          FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    player_unit/player_pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.654    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.290ns  (logic 0.642ns (14.966%)  route 3.648ns (85.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.777    31.892    vga_timing_unit/AR[0]
    SLICE_X9Y29          FDCE                                         f  vga_timing_unit/h_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X9Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.713    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.713    
                         arrival time                         -31.892    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.290ns  (logic 0.642ns (14.966%)  route 3.648ns (85.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.777    31.892    vga_timing_unit/AR[0]
    SLICE_X9Y29          FDCE                                         f  vga_timing_unit/h_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X9Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.713    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         36.713    
                         arrival time                         -31.892    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.290ns  (logic 0.642ns (14.966%)  route 3.648ns (85.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.777    31.892    vga_timing_unit/AR[0]
    SLICE_X9Y29          FDCE                                         f  vga_timing_unit/h_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X9Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.713    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         36.713    
                         arrival time                         -31.892    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.089ns  (logic 0.642ns (15.699%)  route 3.447ns (84.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.577    31.692    vga_timing_unit/AR[0]
    SLICE_X13Y28         FDCE                                         f  vga_timing_unit/v_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.590    37.335    
                         clock uncertainty           -0.218    37.117    
    SLICE_X13Y28         FDCE (Recov_fdce_C_CLR)     -0.405    36.712    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         36.712    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.089ns  (logic 0.642ns (15.699%)  route 3.447ns (84.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.577    31.692    vga_timing_unit/AR[0]
    SLICE_X13Y28         FDCE                                         f  vga_timing_unit/v_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.590    37.335    
                         clock uncertainty           -0.218    37.117    
    SLICE_X13Y28         FDCE (Recov_fdce_C_CLR)     -0.405    36.712    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         36.712    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.089ns  (logic 0.642ns (15.699%)  route 3.447ns (84.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.577    31.692    vga_timing_unit/AR[0]
    SLICE_X12Y28         FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.590    37.335    
                         clock uncertainty           -0.218    37.117    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    36.798    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.798    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.089ns  (logic 0.642ns (15.699%)  route 3.447ns (84.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.577    31.692    vga_timing_unit/AR[0]
    SLICE_X12Y28         FDCE                                         f  vga_timing_unit/v_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.590    37.335    
                         clock uncertainty           -0.218    37.117    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    36.798    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         36.798    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.943ns  (logic 0.642ns (16.280%)  route 3.301ns (83.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.431    31.546    vga_timing_unit/AR[0]
    SLICE_X13Y27         FDCE                                         f  vga_timing_unit/v_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X13Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.590    37.333    
                         clock uncertainty           -0.218    37.115    
    SLICE_X13Y27         FDCE (Recov_fdce_C_CLR)     -0.405    36.710    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.710    
                         arrival time                         -31.546    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.755ns  (logic 0.642ns (17.097%)  route 3.113ns (82.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.243    31.357    vga_timing_unit/AR[0]
    SLICE_X9Y27          FDCE                                         f  vga_timing_unit/h_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.590    37.333    
                         clock uncertainty           -0.218    37.115    
    SLICE_X9Y27          FDCE (Recov_fdce_C_CLR)     -0.405    36.710    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.710    
                         arrival time                         -31.357    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.800ns  (logic 0.642ns (16.893%)  route 3.158ns (83.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.288    31.403    vga_timing_unit/AR[0]
    SLICE_X8Y26          FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.218    37.114    
    SLICE_X8Y26          FDCE (Recov_fdce_C_CLR)     -0.319    36.795    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.795    
                         arrival time                         -31.403    
  -------------------------------------------------------------------
                         slack                                  5.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.377%)  route 0.457ns (68.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.298     0.120    vga_timing_unit/AR[0]
    SLICE_X4Y25          FDCE                                         f  vga_timing_unit/h_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism              0.087    -0.234    
                         clock uncertainty            0.218    -0.015    
    SLICE_X4Y25          FDCE (Remov_fdce_C_CLR)     -0.092    -0.107    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.209ns (27.766%)  route 0.544ns (72.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.384     0.206    vga_timing_unit/AR[0]
    SLICE_X6Y24          FDCE                                         f  vga_timing_unit/h_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism              0.087    -0.234    
                         clock uncertainty            0.218    -0.015    
    SLICE_X6Y24          FDCE (Remov_fdce_C_CLR)     -0.067    -0.082    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.333%)  route 0.556ns (72.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.396     0.218    vga_timing_unit/AR[0]
    SLICE_X5Y24          FDCE                                         f  vga_timing_unit/h_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X5Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.087    -0.234    
                         clock uncertainty            0.218    -0.015    
    SLICE_X5Y24          FDCE (Remov_fdce_C_CLR)     -0.092    -0.107    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.333%)  route 0.556ns (72.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.396     0.218    vga_timing_unit/AR[0]
    SLICE_X5Y24          FDCE                                         f  vga_timing_unit/h_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X5Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism              0.087    -0.234    
                         clock uncertainty            0.218    -0.015    
    SLICE_X5Y24          FDCE (Remov_fdce_C_CLR)     -0.092    -0.107    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.209ns (24.802%)  route 0.634ns (75.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.474     0.296    vga_timing_unit/AR[0]
    SLICE_X4Y23          FDCE                                         f  vga_timing_unit/h_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.849    -0.320    vga_timing_unit/CLK
    SLICE_X4Y23          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism              0.087    -0.233    
                         clock uncertainty            0.218    -0.014    
    SLICE_X4Y23          FDCE (Remov_fdce_C_CLR)     -0.092    -0.106    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.209ns (17.128%)  route 1.011ns (82.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.852     0.674    vga_timing_unit/AR[0]
    SLICE_X10Y25         FDCE                                         f  vga_timing_unit/v_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.820    -0.349    vga_timing_unit/CLK
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.087    -0.262    
                         clock uncertainty            0.218    -0.043    
    SLICE_X10Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.110    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.209ns (16.283%)  route 1.075ns (83.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.915     0.737    vga_timing_unit/AR[0]
    SLICE_X10Y26         FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X10Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.218    -0.042    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.109    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.209ns (14.914%)  route 1.192ns (85.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         1.033     0.855    vga_timing_unit/AR[0]
    SLICE_X8Y26          FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.218    -0.042    
    SLICE_X8Y26          FDCE (Remov_fdce_C_CLR)     -0.067    -0.109    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.209ns (14.951%)  route 1.189ns (85.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         1.030     0.852    vga_timing_unit/AR[0]
    SLICE_X9Y27          FDCE                                         f  vga_timing_unit/h_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.218    -0.040    
    SLICE_X9Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.132    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.209ns (14.533%)  route 1.229ns (85.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         1.070     0.892    vga_timing_unit/AR[0]
    SLICE_X12Y26         FDCE                                         f  vga_timing_unit/v_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.218    -0.042    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.109    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  1.001    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.290ns  (logic 0.642ns (14.966%)  route 3.648ns (85.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.777    31.892    vga_timing_unit/AR[0]
    SLICE_X9Y29          FDCE                                         f  vga_timing_unit/h_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X9Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.713    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.713    
                         arrival time                         -31.892    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.290ns  (logic 0.642ns (14.966%)  route 3.648ns (85.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.777    31.892    vga_timing_unit/AR[0]
    SLICE_X9Y29          FDCE                                         f  vga_timing_unit/h_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X9Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.713    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         36.713    
                         arrival time                         -31.892    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.290ns  (logic 0.642ns (14.966%)  route 3.648ns (85.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.777    31.892    vga_timing_unit/AR[0]
    SLICE_X9Y29          FDCE                                         f  vga_timing_unit/h_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.218    37.118    
    SLICE_X9Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.713    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         36.713    
                         arrival time                         -31.892    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.089ns  (logic 0.642ns (15.699%)  route 3.447ns (84.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.577    31.692    vga_timing_unit/AR[0]
    SLICE_X13Y28         FDCE                                         f  vga_timing_unit/v_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.590    37.335    
                         clock uncertainty           -0.218    37.117    
    SLICE_X13Y28         FDCE (Recov_fdce_C_CLR)     -0.405    36.712    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         36.712    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.089ns  (logic 0.642ns (15.699%)  route 3.447ns (84.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.577    31.692    vga_timing_unit/AR[0]
    SLICE_X13Y28         FDCE                                         f  vga_timing_unit/v_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.590    37.335    
                         clock uncertainty           -0.218    37.117    
    SLICE_X13Y28         FDCE (Recov_fdce_C_CLR)     -0.405    36.712    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         36.712    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.089ns  (logic 0.642ns (15.699%)  route 3.447ns (84.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.577    31.692    vga_timing_unit/AR[0]
    SLICE_X12Y28         FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.590    37.335    
                         clock uncertainty           -0.218    37.117    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    36.798    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.798    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.089ns  (logic 0.642ns (15.699%)  route 3.447ns (84.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.577    31.692    vga_timing_unit/AR[0]
    SLICE_X12Y28         FDCE                                         f  vga_timing_unit/v_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.590    37.335    
                         clock uncertainty           -0.218    37.117    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    36.798    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         36.798    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.943ns  (logic 0.642ns (16.280%)  route 3.301ns (83.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.431    31.546    vga_timing_unit/AR[0]
    SLICE_X13Y27         FDCE                                         f  vga_timing_unit/v_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X13Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.590    37.333    
                         clock uncertainty           -0.218    37.115    
    SLICE_X13Y27         FDCE (Recov_fdce_C_CLR)     -0.405    36.710    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.710    
                         arrival time                         -31.546    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.352ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.755ns  (logic 0.642ns (17.097%)  route 3.113ns (82.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.243    31.357    vga_timing_unit/AR[0]
    SLICE_X9Y27          FDCE                                         f  vga_timing_unit/h_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.590    37.333    
                         clock uncertainty           -0.218    37.115    
    SLICE_X9Y27          FDCE (Recov_fdce_C_CLR)     -0.405    36.710    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.710    
                         arrival time                         -31.357    
  -------------------------------------------------------------------
                         slack                                  5.352    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.800ns  (logic 0.642ns (16.893%)  route 3.158ns (83.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.288    31.403    vga_timing_unit/AR[0]
    SLICE_X8Y26          FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.218    37.114    
    SLICE_X8Y26          FDCE (Recov_fdce_C_CLR)     -0.319    36.795    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.795    
                         arrival time                         -31.403    
  -------------------------------------------------------------------
                         slack                                  5.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.377%)  route 0.457ns (68.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.298     0.120    vga_timing_unit/AR[0]
    SLICE_X4Y25          FDCE                                         f  vga_timing_unit/h_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism              0.087    -0.234    
                         clock uncertainty            0.218    -0.015    
    SLICE_X4Y25          FDCE (Remov_fdce_C_CLR)     -0.092    -0.107    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.209ns (27.766%)  route 0.544ns (72.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.384     0.206    vga_timing_unit/AR[0]
    SLICE_X6Y24          FDCE                                         f  vga_timing_unit/h_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism              0.087    -0.234    
                         clock uncertainty            0.218    -0.015    
    SLICE_X6Y24          FDCE (Remov_fdce_C_CLR)     -0.067    -0.082    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.333%)  route 0.556ns (72.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.396     0.218    vga_timing_unit/AR[0]
    SLICE_X5Y24          FDCE                                         f  vga_timing_unit/h_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X5Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.087    -0.234    
                         clock uncertainty            0.218    -0.015    
    SLICE_X5Y24          FDCE (Remov_fdce_C_CLR)     -0.092    -0.107    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.333%)  route 0.556ns (72.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.396     0.218    vga_timing_unit/AR[0]
    SLICE_X5Y24          FDCE                                         f  vga_timing_unit/h_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X5Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism              0.087    -0.234    
                         clock uncertainty            0.218    -0.015    
    SLICE_X5Y24          FDCE (Remov_fdce_C_CLR)     -0.092    -0.107    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.209ns (24.802%)  route 0.634ns (75.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.474     0.296    vga_timing_unit/AR[0]
    SLICE_X4Y23          FDCE                                         f  vga_timing_unit/h_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.849    -0.320    vga_timing_unit/CLK
    SLICE_X4Y23          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism              0.087    -0.233    
                         clock uncertainty            0.218    -0.014    
    SLICE_X4Y23          FDCE (Remov_fdce_C_CLR)     -0.092    -0.106    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.209ns (17.128%)  route 1.011ns (82.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.852     0.674    vga_timing_unit/AR[0]
    SLICE_X10Y25         FDCE                                         f  vga_timing_unit/v_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.820    -0.349    vga_timing_unit/CLK
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.087    -0.262    
                         clock uncertainty            0.218    -0.043    
    SLICE_X10Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.110    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.209ns (16.283%)  route 1.075ns (83.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.915     0.737    vga_timing_unit/AR[0]
    SLICE_X10Y26         FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X10Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.218    -0.042    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.109    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.209ns (14.914%)  route 1.192ns (85.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         1.033     0.855    vga_timing_unit/AR[0]
    SLICE_X8Y26          FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.218    -0.042    
    SLICE_X8Y26          FDCE (Remov_fdce_C_CLR)     -0.067    -0.109    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.209ns (14.951%)  route 1.189ns (85.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         1.030     0.852    vga_timing_unit/AR[0]
    SLICE_X9Y27          FDCE                                         f  vga_timing_unit/h_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.218    -0.040    
    SLICE_X9Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.132    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.209ns (14.533%)  route 1.229ns (85.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         1.070     0.892    vga_timing_unit/AR[0]
    SLICE_X12Y26         FDCE                                         f  vga_timing_unit/v_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.218    -0.042    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.109    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  1.001    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.290ns  (logic 0.642ns (14.966%)  route 3.648ns (85.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.777    31.892    vga_timing_unit/AR[0]
    SLICE_X9Y29          FDCE                                         f  vga_timing_unit/h_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.215    37.121    
    SLICE_X9Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.716    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.716    
                         arrival time                         -31.892    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.290ns  (logic 0.642ns (14.966%)  route 3.648ns (85.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.777    31.892    vga_timing_unit/AR[0]
    SLICE_X9Y29          FDCE                                         f  vga_timing_unit/h_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.215    37.121    
    SLICE_X9Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.716    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         36.716    
                         arrival time                         -31.892    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.290ns  (logic 0.642ns (14.966%)  route 3.648ns (85.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.777    31.892    vga_timing_unit/AR[0]
    SLICE_X9Y29          FDCE                                         f  vga_timing_unit/h_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.215    37.121    
    SLICE_X9Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.716    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         36.716    
                         arrival time                         -31.892    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.089ns  (logic 0.642ns (15.699%)  route 3.447ns (84.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.577    31.692    vga_timing_unit/AR[0]
    SLICE_X13Y28         FDCE                                         f  vga_timing_unit/v_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.590    37.335    
                         clock uncertainty           -0.215    37.120    
    SLICE_X13Y28         FDCE (Recov_fdce_C_CLR)     -0.405    36.715    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         36.715    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.089ns  (logic 0.642ns (15.699%)  route 3.447ns (84.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.577    31.692    vga_timing_unit/AR[0]
    SLICE_X13Y28         FDCE                                         f  vga_timing_unit/v_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.590    37.335    
                         clock uncertainty           -0.215    37.120    
    SLICE_X13Y28         FDCE (Recov_fdce_C_CLR)     -0.405    36.715    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         36.715    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.089ns  (logic 0.642ns (15.699%)  route 3.447ns (84.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.577    31.692    vga_timing_unit/AR[0]
    SLICE_X12Y28         FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.590    37.335    
                         clock uncertainty           -0.215    37.120    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    36.801    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.801    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        4.089ns  (logic 0.642ns (15.699%)  route 3.447ns (84.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.577    31.692    vga_timing_unit/AR[0]
    SLICE_X12Y28         FDCE                                         f  vga_timing_unit/v_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.590    37.335    
                         clock uncertainty           -0.215    37.120    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    36.801    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         36.801    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.943ns  (logic 0.642ns (16.280%)  route 3.301ns (83.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.431    31.546    vga_timing_unit/AR[0]
    SLICE_X13Y27         FDCE                                         f  vga_timing_unit/v_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X13Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.590    37.333    
                         clock uncertainty           -0.215    37.118    
    SLICE_X13Y27         FDCE (Recov_fdce_C_CLR)     -0.405    36.713    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.713    
                         arrival time                         -31.546    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.755ns  (logic 0.642ns (17.097%)  route 3.113ns (82.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.243    31.357    vga_timing_unit/AR[0]
    SLICE_X9Y27          FDCE                                         f  vga_timing_unit/h_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.590    37.333    
                         clock uncertainty           -0.215    37.118    
    SLICE_X9Y27          FDCE (Recov_fdce_C_CLR)     -0.405    36.713    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.713    
                         arrival time                         -31.357    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        3.800ns  (logic 0.642ns (16.893%)  route 3.158ns (83.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.288    31.403    vga_timing_unit/AR[0]
    SLICE_X8Y26          FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.117    
    SLICE_X8Y26          FDCE (Recov_fdce_C_CLR)     -0.319    36.798    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.798    
                         arrival time                         -31.403    
  -------------------------------------------------------------------
                         slack                                  5.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.377%)  route 0.457ns (68.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.298     0.120    vga_timing_unit/AR[0]
    SLICE_X4Y25          FDCE                                         f  vga_timing_unit/h_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism              0.087    -0.234    
                         clock uncertainty            0.215    -0.018    
    SLICE_X4Y25          FDCE (Remov_fdce_C_CLR)     -0.092    -0.110    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.209ns (27.766%)  route 0.544ns (72.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.384     0.206    vga_timing_unit/AR[0]
    SLICE_X6Y24          FDCE                                         f  vga_timing_unit/h_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism              0.087    -0.234    
                         clock uncertainty            0.215    -0.018    
    SLICE_X6Y24          FDCE (Remov_fdce_C_CLR)     -0.067    -0.085    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.333%)  route 0.556ns (72.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.396     0.218    vga_timing_unit/AR[0]
    SLICE_X5Y24          FDCE                                         f  vga_timing_unit/h_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X5Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.087    -0.234    
                         clock uncertainty            0.215    -0.018    
    SLICE_X5Y24          FDCE (Remov_fdce_C_CLR)     -0.092    -0.110    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.333%)  route 0.556ns (72.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.396     0.218    vga_timing_unit/AR[0]
    SLICE_X5Y24          FDCE                                         f  vga_timing_unit/h_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X5Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism              0.087    -0.234    
                         clock uncertainty            0.215    -0.018    
    SLICE_X5Y24          FDCE (Remov_fdce_C_CLR)     -0.092    -0.110    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.209ns (24.802%)  route 0.634ns (75.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.474     0.296    vga_timing_unit/AR[0]
    SLICE_X4Y23          FDCE                                         f  vga_timing_unit/h_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.849    -0.320    vga_timing_unit/CLK
    SLICE_X4Y23          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism              0.087    -0.233    
                         clock uncertainty            0.215    -0.017    
    SLICE_X4Y23          FDCE (Remov_fdce_C_CLR)     -0.092    -0.109    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.209ns (17.128%)  route 1.011ns (82.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.852     0.674    vga_timing_unit/AR[0]
    SLICE_X10Y25         FDCE                                         f  vga_timing_unit/v_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.820    -0.349    vga_timing_unit/CLK
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.087    -0.262    
                         clock uncertainty            0.215    -0.046    
    SLICE_X10Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.209ns (16.283%)  route 1.075ns (83.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.915     0.737    vga_timing_unit/AR[0]
    SLICE_X10Y26         FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X10Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.215    -0.045    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.112    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.209ns (14.914%)  route 1.192ns (85.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         1.033     0.855    vga_timing_unit/AR[0]
    SLICE_X8Y26          FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.215    -0.045    
    SLICE_X8Y26          FDCE (Remov_fdce_C_CLR)     -0.067    -0.112    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.209ns (14.951%)  route 1.189ns (85.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         1.030     0.852    vga_timing_unit/AR[0]
    SLICE_X9Y27          FDCE                                         f  vga_timing_unit/h_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.215    -0.043    
    SLICE_X9Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.135    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.209ns (14.533%)  route 1.229ns (85.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         1.070     0.892    vga_timing_unit/AR[0]
    SLICE_X12Y26         FDCE                                         f  vga_timing_unit/v_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.215    -0.045    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.112    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  1.004    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.290ns  (logic 0.642ns (14.966%)  route 3.648ns (85.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.777    31.892    vga_timing_unit/AR[0]
    SLICE_X9Y29          FDCE                                         f  vga_timing_unit/h_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.215    37.121    
    SLICE_X9Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.716    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.716    
                         arrival time                         -31.892    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.290ns  (logic 0.642ns (14.966%)  route 3.648ns (85.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.777    31.892    vga_timing_unit/AR[0]
    SLICE_X9Y29          FDCE                                         f  vga_timing_unit/h_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.215    37.121    
    SLICE_X9Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.716    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         36.716    
                         arrival time                         -31.892    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.290ns  (logic 0.642ns (14.966%)  route 3.648ns (85.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.777    31.892    vga_timing_unit/AR[0]
    SLICE_X9Y29          FDCE                                         f  vga_timing_unit/h_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.439    37.926    vga_timing_unit/CLK
    SLICE_X9Y29          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism             -0.590    37.336    
                         clock uncertainty           -0.215    37.121    
    SLICE_X9Y29          FDCE (Recov_fdce_C_CLR)     -0.405    36.716    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         36.716    
                         arrival time                         -31.892    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.089ns  (logic 0.642ns (15.699%)  route 3.447ns (84.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.577    31.692    vga_timing_unit/AR[0]
    SLICE_X13Y28         FDCE                                         f  vga_timing_unit/v_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism             -0.590    37.335    
                         clock uncertainty           -0.215    37.120    
    SLICE_X13Y28         FDCE (Recov_fdce_C_CLR)     -0.405    36.715    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         36.715    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.089ns  (logic 0.642ns (15.699%)  route 3.447ns (84.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.577    31.692    vga_timing_unit/AR[0]
    SLICE_X13Y28         FDCE                                         f  vga_timing_unit/v_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X13Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism             -0.590    37.335    
                         clock uncertainty           -0.215    37.120    
    SLICE_X13Y28         FDCE (Recov_fdce_C_CLR)     -0.405    36.715    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         36.715    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.089ns  (logic 0.642ns (15.699%)  route 3.447ns (84.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.577    31.692    vga_timing_unit/AR[0]
    SLICE_X12Y28         FDCE                                         f  vga_timing_unit/v_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism             -0.590    37.335    
                         clock uncertainty           -0.215    37.120    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    36.801    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         36.801    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        4.089ns  (logic 0.642ns (15.699%)  route 3.447ns (84.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 37.925 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.577    31.692    vga_timing_unit/AR[0]
    SLICE_X12Y28         FDCE                                         f  vga_timing_unit/v_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.438    37.925    vga_timing_unit/CLK
    SLICE_X12Y28         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism             -0.590    37.335    
                         clock uncertainty           -0.215    37.120    
    SLICE_X12Y28         FDCE (Recov_fdce_C_CLR)     -0.319    36.801    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         36.801    
                         arrival time                         -31.692    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.943ns  (logic 0.642ns (16.280%)  route 3.301ns (83.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.431    31.546    vga_timing_unit/AR[0]
    SLICE_X13Y27         FDCE                                         f  vga_timing_unit/v_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X13Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism             -0.590    37.333    
                         clock uncertainty           -0.215    37.118    
    SLICE_X13Y27         FDCE (Recov_fdce_C_CLR)     -0.405    36.713    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         36.713    
                         arrival time                         -31.546    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.755ns  (logic 0.642ns (17.097%)  route 3.113ns (82.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.077ns = ( 37.923 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.243    31.357    vga_timing_unit/AR[0]
    SLICE_X9Y27          FDCE                                         f  vga_timing_unit/h_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.436    37.923    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism             -0.590    37.333    
                         clock uncertainty           -0.215    37.118    
    SLICE_X9Y27          FDCE (Recov_fdce_C_CLR)     -0.405    36.713    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         36.713    
                         arrival time                         -31.357    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 menu_unit/debounce_open_menu/rise_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25mhz_clk_wiz_0_1 rise@40.000ns - clk_100mhz_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        3.800ns  (logic 0.642ns (16.893%)  route 3.158ns (83.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 37.922 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.398ns = ( 27.602 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk_b (IN)
                         net (fo=0)                   0.000    30.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         1.621    27.602    menu_unit/debounce_open_menu/clk_100mhz
    SLICE_X2Y27          FDRE                                         r  menu_unit/debounce_open_menu/rise_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.518    28.120 f  menu_unit/debounce_open_menu/rise_reg/Q
                         net (fo=3, routed)           0.870    28.991    menu_unit/debounce_open_menu/open_menu_btn
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124    29.115 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         2.288    31.403    vga_timing_unit/AR[0]
    SLICE_X8Y26          FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_b (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          1.435    37.922    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism             -0.590    37.332    
                         clock uncertainty           -0.215    37.117    
    SLICE_X8Y26          FDCE (Recov_fdce_C_CLR)     -0.319    36.798    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         36.798    
                         arrival time                         -31.403    
  -------------------------------------------------------------------
                         slack                                  5.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.377%)  route 0.457ns (68.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.298     0.120    vga_timing_unit/AR[0]
    SLICE_X4Y25          FDCE                                         f  vga_timing_unit/h_pos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X4Y25          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism              0.087    -0.234    
                         clock uncertainty            0.215    -0.018    
    SLICE_X4Y25          FDCE (Remov_fdce_C_CLR)     -0.092    -0.110    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.209ns (27.766%)  route 0.544ns (72.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.384     0.206    vga_timing_unit/AR[0]
    SLICE_X6Y24          FDCE                                         f  vga_timing_unit/h_pos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X6Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism              0.087    -0.234    
                         clock uncertainty            0.215    -0.018    
    SLICE_X6Y24          FDCE (Remov_fdce_C_CLR)     -0.067    -0.085    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.333%)  route 0.556ns (72.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.396     0.218    vga_timing_unit/AR[0]
    SLICE_X5Y24          FDCE                                         f  vga_timing_unit/h_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X5Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.087    -0.234    
                         clock uncertainty            0.215    -0.018    
    SLICE_X5Y24          FDCE (Remov_fdce_C_CLR)     -0.092    -0.110    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.333%)  route 0.556ns (72.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.396     0.218    vga_timing_unit/AR[0]
    SLICE_X5Y24          FDCE                                         f  vga_timing_unit/h_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.848    -0.321    vga_timing_unit/CLK
    SLICE_X5Y24          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism              0.087    -0.234    
                         clock uncertainty            0.215    -0.018    
    SLICE_X5Y24          FDCE (Remov_fdce_C_CLR)     -0.092    -0.110    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.209ns (24.802%)  route 0.634ns (75.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.474     0.296    vga_timing_unit/AR[0]
    SLICE_X4Y23          FDCE                                         f  vga_timing_unit/h_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.849    -0.320    vga_timing_unit/CLK
    SLICE_X4Y23          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism              0.087    -0.233    
                         clock uncertainty            0.215    -0.017    
    SLICE_X4Y23          FDCE (Remov_fdce_C_CLR)     -0.092    -0.109    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.209ns (17.128%)  route 1.011ns (82.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.852     0.674    vga_timing_unit/AR[0]
    SLICE_X10Y25         FDCE                                         f  vga_timing_unit/v_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.820    -0.349    vga_timing_unit/CLK
    SLICE_X10Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.087    -0.262    
                         clock uncertainty            0.215    -0.046    
    SLICE_X10Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.113    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.209ns (16.283%)  route 1.075ns (83.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         0.915     0.737    vga_timing_unit/AR[0]
    SLICE_X10Y26         FDCE                                         f  vga_timing_unit/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X10Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.215    -0.045    
    SLICE_X10Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.112    vga_timing_unit/h_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.209ns (14.914%)  route 1.192ns (85.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         1.033     0.855    vga_timing_unit/AR[0]
    SLICE_X8Y26          FDCE                                         f  vga_timing_unit/v_pos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X8Y26          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.215    -0.045    
    SLICE_X8Y26          FDCE (Remov_fdce_C_CLR)     -0.067    -0.112    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.209ns (14.951%)  route 1.189ns (85.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         1.030     0.852    vga_timing_unit/AR[0]
    SLICE_X9Y27          FDCE                                         f  vga_timing_unit/h_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.823    -0.346    vga_timing_unit/CLK
    SLICE_X9Y27          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.215    -0.043    
    SLICE_X9Y27          FDCE (Remov_fdce_C_CLR)     -0.092    -0.135    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 menu_unit/menu_selection_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CLR
                            (removal check against rising-edge clock clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.209ns (14.533%)  route 1.229ns (85.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_instance/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_instance/inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_instance/inst/clkout1_buf/O
                         net (fo=302, routed)         0.583    -0.546    menu_unit/clk_100mhz
    SLICE_X2Y26          FDRE                                         r  menu_unit/menu_selection_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.382 f  menu_unit/menu_selection_reg/Q
                         net (fo=13, routed)          0.159    -0.223    menu_unit/debounce_open_menu/menu_selection
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045    -0.178 f  menu_unit/debounce_open_menu/lfsr[8]_i_1/O
                         net (fo=235, routed)         1.070     0.892    vga_timing_unit/AR[0]
    SLICE_X12Y26         FDCE                                         f  vga_timing_unit/v_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_b (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_instance/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_instance/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_instance/inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_instance/inst/clkout2_buf/O
                         net (fo=20, routed)          0.821    -0.348    vga_timing_unit/CLK
    SLICE_X12Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.087    -0.261    
                         clock uncertainty            0.215    -0.045    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.112    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  1.004    





