Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Feb 23 21:29:24 2023
| Host         : big16.seas.upenn.edu running 64-bit openSUSE Leap 15.4
| Command      : report_design_analysis -file ./output/post_route_design_analysis_report.txt
| Design       : lc4_system
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------+
|      Characteristics      |              Path #1             |
+---------------------------+----------------------------------+
| Requirement               | 40.000                           |
| Path Delay                | 3.205                            |
| Logic Delay               | 0.842(27%)                       |
| Net Delay                 | 2.363(73%)                       |
| Clock Skew                | -0.067                           |
| Slack                     | 36.113                           |
| Clock Relationship        | Safely Timed                     |
| Logic Levels              | 2                                |
| Routes                    | 3                                |
| Logical Path              | FDRE-(7)-LUT6-(4)-LUT6-(10)-FDRE |
| Start Point Clock         | clk_vga_inv_design_1_clk_wiz_0_0 |
| End Point Clock           | clk_vga_inv_design_1_clk_wiz_0_0 |
| DSP Block                 | None                             |
| BRAM                      | None                             |
| IO Crossings              | 0                                |
| Config Crossings          | 0                                |
| SLR Crossings             | 0                                |
| PBlocks                   | 0                                |
| High Fanout               | 10                               |
| Dont Touch                | 0                                |
| Mark Debug                | 0                                |
| Start Point Pin Primitive | FDRE/C                           |
| End Point Pin Primitive   | FDRE/R                           |
| Start Point Pin           | PIXEL_COUNT_reg[2]/C             |
| End Point Pin             | LINE_COUNT_reg[3]/R              |
+---------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+------------------------------------+-------------+---+----+----+
|           End Point Clock          | Requirement | 0 |  1 |  2 |
+------------------------------------+-------------+---+----+----+
| clk_processor_design_1_clk_wiz_0_0 | 64.000ns    | 0 |  2 |  0 |
| clk_vga_inv_design_1_clk_wiz_0_0   | 40.000ns    | 4 | 12 | 41 |
+------------------------------------+-------------+---+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 59 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No router congested regions found.
** No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


