# Only used on simulations 
TOPLEVEL ?= test
SRC = util/latch_d.vhdl util/ff_d.vhdl util/ff_t.vhdl util/hex.vhdl counter_8.vhdl counter_4.vhdl main.vhdl main_4.vhdl test.vhdl

include ../../common.build.mk
include ../../$(ENV).build.mk
