strict digraph "compose( ,  )" {
	node [label="\N"];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd683e60950>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"31:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd683e60fd0>",
		fillcolor=turquoise,
		label="31:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"30:CA" -> "31:BL"	[cond="[]",
		lineno=None];
	"32:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd683e60e50>",
		fillcolor=springgreen,
		label="32:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:BL" -> "32:IF"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd683bb1650>",
		fillcolor=turquoise,
		label="20:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd683bb1250>]",
		style=filled,
		typ=Block];
	"22:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fd687d05d10>",
		fillcolor=linen,
		label="22:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"20:BL" -> "22:CS"	[cond="[]",
		lineno=None];
	"33:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd683bc6150>",
		fillcolor=firebrick,
		label="33:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd683bc6150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_12:AL"	[def_var="['present_state', 'next_state']",
		label="Leaf_12:AL"];
	"33:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd683ba6090>",
		fillcolor=firebrick,
		label="26:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd683ba6090>]",
		style=filled,
		typ=NonblockingSubstitution];
	"26:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd683ba3210>",
		fillcolor=turquoise,
		label="15:BL
present_state <= 0;
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd683ba3890>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fd683b4ecd0>]",
		style=filled,
		typ=Block];
	"15:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"35:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd683a583d0>",
		fillcolor=firebrick,
		label="35:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd683a583d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"35:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd683ba6650>",
		fillcolor=turquoise,
		label="24:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd683ba6350>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL" -> "25:IF"	[cond="[]",
		lineno=None];
	"28:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd6853bf450>",
		fillcolor=firebrick,
		label="28:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd6853bf450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"28:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"25:IF" -> "26:NS"	[cond="['in']",
		label=in,
		lineno=25];
	"25:IF" -> "28:NS"	[cond="['in']",
		label="!(in)",
		lineno=25];
	"22:CS" -> "30:CA"	[cond="['present_state']",
		label=present_state,
		lineno=22];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd683ba6e90>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CS" -> "23:CA"	[cond="['present_state']",
		label=present_state,
		lineno=22];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd683ba3110>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'in', 'present_state', 'next_state']"];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd683b56bd0>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "12:AL";
	"40:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fd683a58350>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="40:AS
out = (present_state == 0)? 1'b1 : 1'b0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_12:AL" -> "40:AS";
	"32:IF" -> "33:NS"	[cond="['in']",
		label=in,
		lineno=32];
	"32:IF" -> "35:NS"	[cond="['in']",
		label="!(in)",
		lineno=32];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd683b4e550>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "20:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"14:IF" -> "15:BL"	[cond="['reset']",
		label=reset,
		lineno=14];
	"23:CA" -> "24:BL"	[cond="[]",
		lineno=None];
}
