$date
	Sun Jun 15 15:08:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module ff0 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#2
1"
#4
0"
#6
1"
#8
0"
#10
1"
1$
#12
0"
#14
1"
#16
0"
#18
1"
#20
0"
1#
#22
1!
1"
#24
0"
#26
1"
#28
0"
#30
0!
1"
0#
#32
0"
#34
1"
#36
0"
#38
1"
#40
0"
1#
#42
1!
1"
#44
0"
#46
1"
#48
0"
#50
0!
1"
0#
#52
0"
#54
1"
#56
0"
#58
1"
#60
0"
