Analysis & Synthesis report for toolflow
Tue Nov 19 19:10:16 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 16. Parameter Settings for User Entity Instance: mem:IMem
 17. Parameter Settings for User Entity Instance: mem:DMem
 18. Parameter Settings for User Entity Instance: IF_ID_Reg:IF_ID_Reg_Inst
 19. Parameter Settings for User Entity Instance: IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC
 20. Parameter Settings for User Entity Instance: IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst
 21. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg0
 22. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg1
 23. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg2
 24. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg3
 25. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg4
 26. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg5
 27. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg6
 28. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg7
 29. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg8
 30. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg9
 31. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg10
 32. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg11
 33. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg12
 34. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg13
 35. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg14
 36. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg15
 37. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg16
 38. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg17
 39. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg18
 40. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg19
 41. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg20
 42. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg21
 43. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg22
 44. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg23
 45. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg24
 46. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg25
 47. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg26
 48. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg27
 49. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg28
 50. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg29
 51. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg30
 52. Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg31
 53. Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst
 54. Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_ALUOp
 55. Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_InstOp
 56. Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg
 57. Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg
 58. Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg
 59. Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg
 60. Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg
 61. Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg
 62. Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg
 63. Parameter Settings for User Entity Instance: mux2t1_N:mux_ALU_Reg_Imm
 64. Parameter Settings for User Entity Instance: mux3t1_N:ALU_Mux_0
 65. Parameter Settings for User Entity Instance: mux3t1_N:ALU_Mux_1
 66. Parameter Settings for User Entity Instance: mux2t1_5:mux_RegAddr_JalAddr
 67. Parameter Settings for User Entity Instance: mux2t1_5:mux_RegDest
 68. Parameter Settings for User Entity Instance: EX_MEM_Reg:EX_MEM_Reg_inst
 69. Parameter Settings for User Entity Instance: EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg
 70. Parameter Settings for User Entity Instance: EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg
 71. Parameter Settings for User Entity Instance: EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg
 72. Parameter Settings for User Entity Instance: EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg
 73. Parameter Settings for User Entity Instance: MEM_WB_Reg:MEM_WB_Reg_inst
 74. Parameter Settings for User Entity Instance: MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg
 75. Parameter Settings for User Entity Instance: MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg
 76. Parameter Settings for User Entity Instance: MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg
 77. Parameter Settings for User Entity Instance: MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg
 78. Parameter Settings for User Entity Instance: mux2t1_N:mux_Mem_Reg
 79. Parameter Settings for User Entity Instance: mux2t1_N:mux_Op_Jal
 80. Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0
 81. altsyncram Parameter Settings by Entity Instance
 82. Port Connectivity Checks: "MEM_WB_Reg:MEM_WB_Reg_inst"
 83. Port Connectivity Checks: "EX_MEM_Reg:EX_MEM_Reg_inst"
 84. Port Connectivity Checks: "mux2t1_5:mux_RegAddr_JalAddr"
 85. Port Connectivity Checks: "ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst"
 86. Port Connectivity Checks: "ID_EX_Reg:ID_EX_Reg_inst"
 87. Port Connectivity Checks: "hazard_detection:hazard_detection_inst"
 88. Port Connectivity Checks: "control_logic:control_component"
 89. Port Connectivity Checks: "reg_file:regFile|n_reg:Reg0"
 90. Port Connectivity Checks: "reg_file:regFile|decoder_32:Decoder"
 91. Port Connectivity Checks: "IF_ID_Reg:IF_ID_Reg_Inst"
 92. Port Connectivity Checks: "fetch_logic:fetch_component"
 93. Post-Synthesis Netlist Statistics for Top Partition
 94. Elapsed Time Per Partition
 95. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 19 19:10:16 2024          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; toolflow                                       ;
; Top-level Entity Name              ; MIPS_Processor                                 ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 59,445                                         ;
;     Total combinational functions  ; 25,510                                         ;
;     Dedicated logic registers      ; 34,171                                         ;
; Total registers                    ; 34171                                          ;
; Total pins                         ; 99                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 32,768                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.4%      ;
;     Processor 4            ;   0.4%      ;
;     Processor 5            ;   0.4%      ;
;     Processor 6            ;   0.4%      ;
;     Processor 7            ;   0.4%      ;
;     Processor 8            ;   0.4%      ;
;     Processors 9-16        ;   0.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+-------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                      ; Library ;
+-------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; ../../proj/src/ALU/alu.vhd                      ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd                        ;         ;
; ../../proj/src/ALU/alu_control.vhd              ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu_control.vhd                ;         ;
; ../../proj/src/Basic Components/Decoder_32.vhd  ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Decoder_32.vhd    ;         ;
; ../../proj/src/Basic Components/extenders.vhd   ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/extenders.vhd     ;         ;
; ../../proj/src/ControlFlow/branch_logiv.vhd     ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/branch_logiv.vhd       ;         ;
; ../../proj/src/ControlFlow/control_logic.vhd    ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/control_logic.vhd      ;         ;
; ../../proj/src/ControlFlow/forwarding_logic.vhd ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/forwarding_logic.vhd   ;         ;
; ../../proj/src/ControlFlow/hazard_detection.vhd ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/hazard_detection.vhd   ;         ;
; ../../proj/src/FetchLogic/fetch_logic.vhd       ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd         ;         ;
; ../../proj/src/MIPS_types.vhd                   ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/MIPS_types.vhd                     ;         ;
; ../../proj/src/Muxes/32t1_mux_32.vhd            ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/32t1_mux_32.vhd              ;         ;
; ../../proj/src/Muxes/mux2t1_5.vhd               ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_5.vhd                 ;         ;
; ../../proj/src/Muxes/mux2t1_N.vhd               ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_N.vhd                 ;         ;
; ../../proj/src/Muxes/mux3t1_N.vhd               ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd                 ;         ;
; ../../proj/src/PipelineRegisters/EX_MEM_Reg.vhd ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_MEM_Reg.vhd   ;         ;
; ../../proj/src/PipelineRegisters/EX_Reg.vhd     ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_Reg.vhd       ;         ;
; ../../proj/src/PipelineRegisters/ID_EX_Reg.vhd  ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd    ;         ;
; ../../proj/src/PipelineRegisters/IF_ID_Reg.vhd  ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/IF_ID_Reg.vhd    ;         ;
; ../../proj/src/PipelineRegisters/MEM_Reg.vhd    ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/MEM_Reg.vhd      ;         ;
; ../../proj/src/PipelineRegisters/MEM_WB_reg.vhd ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/MEM_WB_reg.vhd   ;         ;
; ../../proj/src/PipelineRegisters/WB_Reg.vhd     ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/WB_Reg.vhd       ;         ;
; ../../proj/src/Provided Components/dffg.vhd     ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/dffg.vhd       ;         ;
; ../../proj/src/RegFile/n_reg.vhd                ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd                  ;         ;
; ../../proj/src/RegFile/reg_file.vhd             ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd               ;         ;
; ../../proj/src/TopLevel/MIPS_Processor.vhd      ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd        ;         ;
; ../../proj/src/TopLevel/mem.vhd                 ; yes             ; User VHDL File               ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd                   ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                 ; /home/nakota/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                 ; /home/nakota/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                 ; /home/nakota/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                 ; /home/nakota/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; aglobal231.inc                                  ; yes             ; Megafunction                 ; /home/nakota/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                 ; /home/nakota/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                                      ; yes             ; Megafunction                 ; /home/nakota/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                                      ; yes             ; Megafunction                 ; /home/nakota/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                 ; /home/nakota/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_eg81.tdf                          ; yes             ; Auto-Generated Megafunction  ; /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/internal/QuartusWork/db/altsyncram_eg81.tdf ;         ;
+-------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 59,445     ;
;                                             ;            ;
; Total combinational functions               ; 25510      ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 23926      ;
;     -- 3 input functions                    ; 718        ;
;     -- <=2 input functions                  ; 866        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 25360      ;
;     -- arithmetic mode                      ; 150        ;
;                                             ;            ;
; Total registers                             ; 34171      ;
;     -- Dedicated logic registers            ; 34171      ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
; Total memory bits                           ; 32768      ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 34204      ;
; Total fan-out                               ; 203648     ;
; Average fan-out                             ; 3.40       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                               ; Entity Name      ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+------------------+--------------+
; |MIPS_Processor                           ; 25510 (10)          ; 34171 (0)                 ; 32768       ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_Processor                                                                                   ; MIPS_Processor   ; work         ;
;    |ALU_Control:alu_ctrl|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Control:alu_ctrl                                                              ; ALU_Control      ; work         ;
;    |EX_MEM_Reg:EX_MEM_Reg_inst|           ; 0 (0)               ; 105 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst                                                        ; EX_MEM_Reg       ; work         ;
;       |MEM_Reg:MEM_Reg_inst|              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|MEM_Reg:MEM_Reg_inst                                   ; MEM_Reg          ; work         ;
;          |dffg:reg_MemWr|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|MEM_Reg:MEM_Reg_inst|dffg:reg_MemWr                    ; dffg             ; work         ;
;       |WB_Reg:WB_Reg_inst|                ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst                                     ; WB_Reg           ; work         ;
;          |dffg:reg_JAL|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL                        ; dffg             ; work         ;
;          |dffg:reg_MemtoReg|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg                   ; dffg             ; work         ;
;          |dffg:reg_RegWR|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_RegWR                      ; dffg             ; work         ;
;       |n_reg:ALUOut_Reg|                  ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg                                       ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:0:REGI                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:10:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:11:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:12:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:13:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:14:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:15:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:16:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:17:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:18:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:19:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:1:REGI                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:20:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:21:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:22:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:23:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:24:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:25:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:26:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:27:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:28:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:29:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:2:REGI                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:30:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:31:REGI                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:3:REGI                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:5:REGI                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:6:REGI                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:7:REGI                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:8:REGI                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:9:REGI                  ; dffg             ; work         ;
;       |n_reg:MemWrData_Reg|               ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg                                    ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:0:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:10:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:11:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:12:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:13:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:14:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:15:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:16:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:18:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:1:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:20:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:21:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:22:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:23:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:24:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:25:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:26:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:27:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:28:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:29:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:2:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:30:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:31:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:3:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:4:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:5:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:6:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:7:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:8:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:9:REGI               ; dffg             ; work         ;
;       |n_reg:PC_Reg|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg                                           ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:13:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:17:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:18:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:19:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:20:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:21:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:22:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:23:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:24:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:25:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:26:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:27:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:28:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:29:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:31:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:5:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI                      ; dffg             ; work         ;
;       |n_reg:WrAddr_Reg|                  ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg                                       ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:0:REGI                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:1:REGI                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:2:REGI                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:3:REGI                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:4:REGI                  ; dffg             ; work         ;
;    |ID_EX_Reg:ID_EX_Reg_inst|             ; 0 (0)               ; 137 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst                                                          ; ID_EX_Reg        ; work         ;
;       |EX_Reg:EX_Reg_inst|                ; 0 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst                                       ; EX_Reg           ; work         ;
;          |dffg:reg_ALUSrc|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|dffg:reg_ALUSrc                       ; dffg             ; work         ;
;          |dffg:reg_RegDst|                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|dffg:reg_RegDst                       ; dffg             ; work         ;
;          |n_reg:reg_ALUOp|                ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_ALUOp                       ; n_reg            ; work         ;
;             |dffg:\G_n_reg:0:REGI|        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_ALUOp|dffg:\G_n_reg:0:REGI  ; dffg             ; work         ;
;             |dffg:\G_n_reg:1:REGI|        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_ALUOp|dffg:\G_n_reg:1:REGI  ; dffg             ; work         ;
;          |n_reg:reg_InstOp|               ; 0 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_InstOp                      ; n_reg            ; work         ;
;             |dffg:\G_n_reg:0:REGI|        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_InstOp|dffg:\G_n_reg:0:REGI ; dffg             ; work         ;
;             |dffg:\G_n_reg:1:REGI|        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_InstOp|dffg:\G_n_reg:1:REGI ; dffg             ; work         ;
;             |dffg:\G_n_reg:2:REGI|        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_InstOp|dffg:\G_n_reg:2:REGI ; dffg             ; work         ;
;             |dffg:\G_n_reg:3:REGI|        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_InstOp|dffg:\G_n_reg:3:REGI ; dffg             ; work         ;
;             |dffg:\G_n_reg:4:REGI|        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_InstOp|dffg:\G_n_reg:4:REGI ; dffg             ; work         ;
;             |dffg:\G_n_reg:5:REGI|        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_InstOp|dffg:\G_n_reg:5:REGI ; dffg             ; work         ;
;       |MEM_Reg:MEM_Reg_inst|              ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|MEM_Reg:MEM_Reg_inst                                     ; MEM_Reg          ; work         ;
;          |dffg:reg_MemWr|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|MEM_Reg:MEM_Reg_inst|dffg:reg_MemWr                      ; dffg             ; work         ;
;       |WB_Reg:WB_Reg_inst|                ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst                                       ; WB_Reg           ; work         ;
;          |dffg:reg_JAL|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL                          ; dffg             ; work         ;
;          |dffg:reg_MemtoReg|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg                     ; dffg             ; work         ;
;          |dffg:reg_RegWR|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_RegWR                        ; dffg             ; work         ;
;       |n_reg:AddrRd_Reg|                  ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg                                         ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:0:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:1:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:2:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:3:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:4:REGI                    ; dffg             ; work         ;
;       |n_reg:AddrRs_Reg|                  ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg                                         ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg|dffg:\G_n_reg:0:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg|dffg:\G_n_reg:1:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg|dffg:\G_n_reg:2:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg|dffg:\G_n_reg:3:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg|dffg:\G_n_reg:4:REGI                    ; dffg             ; work         ;
;       |n_reg:AddrRt_Reg|                  ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg                                         ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:0:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:1:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:2:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:3:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:4:REGI                    ; dffg             ; work         ;
;       |n_reg:Imm_Reg|                     ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg                                            ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:0:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:10:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:1:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:2:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:3:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:4:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:5:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:6:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:7:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:8:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:9:REGI                       ; dffg             ; work         ;
;       |n_reg:PC_Reg|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg                                             ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:13:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:17:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:18:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:19:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:20:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:21:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:22:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:23:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:24:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:25:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:26:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:27:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:28:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:29:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:31:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:5:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI                        ; dffg             ; work         ;
;       |n_reg:Read0_Reg|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg                                          ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:0:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:10:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:11:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:12:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:13:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:14:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:15:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:16:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:17:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:18:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:19:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:1:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:20:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:21:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:22:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:23:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:24:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:25:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:26:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:27:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:28:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:29:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:2:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:30:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:31:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:3:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:4:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:5:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:6:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:7:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:8:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:9:REGI                     ; dffg             ; work         ;
;       |n_reg:Read1_Reg|                   ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg                                          ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:0:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:10:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:11:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:12:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:13:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:14:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:15:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:16:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:17:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:18:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:19:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:1:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:20:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:21:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:22:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:23:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:24:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:25:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:26:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:27:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:28:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:29:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:2:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:30:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:31:REGI                    ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:3:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:4:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:5:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:6:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:7:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:8:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:9:REGI                     ; dffg             ; work         ;
;    |IF_ID_Reg:IF_ID_Reg_Inst|             ; 33 (3)              ; 64 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst                                                          ; IF_ID_Reg        ; work         ;
;       |n_reg:reg_Inst|                    ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst                                           ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:0:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:10:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:11:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:12:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:13:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:14:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:15:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:16:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:17:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:18:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:19:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:1:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:20:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:21:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:22:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:23:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:24:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:25:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:26:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:27:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:28:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:29:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:2:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:30:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:31:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:3:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:4:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:5:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:6:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:7:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:8:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst|dffg:\G_n_reg:9:REGI                      ; dffg             ; work         ;
;       |n_reg:reg_PC|                      ; 30 (0)              ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC                                             ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:0:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:10:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:11:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:12:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:13:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:14:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:15:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:16:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:17:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:18:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:19:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:20:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:21:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:22:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:23:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:24:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:25:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:26:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:27:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:28:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:29:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:2:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:30:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:31:REGI                       ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:3:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:4:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:5:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:6:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:7:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:8:REGI                        ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:9:REGI                        ; dffg             ; work         ;
;    |MEM_WB_Reg:MEM_WB_Reg_inst|           ; 0 (0)               ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst                                                        ; MEM_WB_Reg       ; work         ;
;       |WB_Reg:WB_Reg_inst|                ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst                                     ; WB_Reg           ; work         ;
;          |dffg:reg_JAL|                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL                        ; dffg             ; work         ;
;          |dffg:reg_MemtoReg|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg                   ; dffg             ; work         ;
;          |dffg:reg_RegWR|                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_RegWR                      ; dffg             ; work         ;
;       |n_reg:ALUResult_Reg|               ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg                                    ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:0:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:10:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:11:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:12:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:13:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:14:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:15:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:16:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:17:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:18:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:19:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:1:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:20:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:21:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:22:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:23:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:24:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:25:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:26:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:27:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:28:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:29:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:2:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:30:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:31:REGI              ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:3:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:4:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:5:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:6:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:7:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:8:REGI               ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:9:REGI               ; dffg             ; work         ;
;       |n_reg:PC_Reg|                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg                                           ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:13:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:14:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:17:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:18:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:19:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:20:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:21:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:22:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:23:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:24:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:25:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:26:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:27:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:28:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:29:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:31:REGI                     ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:5:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI                      ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI                      ; dffg             ; work         ;
;       |n_reg:RegDst_Reg|                  ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg                                       ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:0:REGI                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:1:REGI                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:2:REGI                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:3:REGI                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg|dffg:\G_n_reg:4:REGI                  ; dffg             ; work         ;
;    |alu:alu_1|                            ; 750 (750)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:alu_1                                                                         ; alu              ; work         ;
;    |branch_logic:branch_logic_inst|       ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|branch_logic:branch_logic_inst                                                    ; branch_logic     ; work         ;
;    |control_logic:control_component|      ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|control_logic:control_component                                                   ; control_logic    ; work         ;
;    |extenders:imm_SignExtend|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|extenders:imm_SignExtend                                                          ; extenders        ; work         ;
;    |fetch_logic:fetch_component|          ; 94 (94)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|fetch_logic:fetch_component                                                       ; fetch_logic      ; work         ;
;    |forwarding_logic:forwarding_unit|     ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|forwarding_logic:forwarding_unit                                                  ; forwarding_logic ; work         ;
;    |mem:DMem|                             ; 0 (0)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem                                                                          ; mem              ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem|altsyncram:ram_rtl_0                                                     ; altsyncram       ; work         ;
;          |altsyncram_eg81:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                      ; altsyncram_eg81  ; work         ;
;    |mem:IMem|                             ; 22929 (22929)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem                                                                          ; mem              ; work         ;
;    |mux2t1_5:mux_RegDest|                 ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_5:mux_RegDest                                                              ; mux2t1_5         ; work         ;
;    |mux2t1_N:mux_Op_Jal|                  ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux2t1_N:mux_Op_Jal                                                               ; mux2t1_N         ; work         ;
;    |mux3t1_N:ALU_Mux_0|                   ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux3t1_N:ALU_Mux_0                                                                ; mux3t1_N         ; work         ;
;    |mux3t1_N:ALU_Mux_1|                   ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mux3t1_N:ALU_Mux_1                                                                ; mux3t1_N         ; work         ;
;    |reg_file:regFile|                     ; 1386 (31)           ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile                                                                  ; reg_file         ; work         ;
;       |mux_32:Mux1|                       ; 674 (674)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|mux_32:Mux1                                                      ; mux_32           ; work         ;
;       |mux_32:Mux2|                       ; 681 (681)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|mux_32:Mux2                                                      ; mux_32           ; work         ;
;       |n_reg:Reg10|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg10|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg11|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg11|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg12|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg12|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg13|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg13|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg14|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg14|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg15|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg15|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg16|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg16|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg17|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg17|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg18|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg18|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg19|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg19|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg1|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1                                                       ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:0:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:10:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:11:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:12:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:13:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:14:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:15:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:16:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:17:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:18:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:19:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:1:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:20:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:21:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:22:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:23:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:24:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:25:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:26:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:27:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:28:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:29:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:2:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:30:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:31:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:3:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:4:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:5:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:6:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:7:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:8:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg1|dffg:\G_n_reg:9:REGI                                  ; dffg             ; work         ;
;       |n_reg:Reg20|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg20|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg21|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg21|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg22|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg22|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg23|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg23|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg24|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg24|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg25|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg25|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg26|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg26|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg27|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg27|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg28|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg28|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg29|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg29|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg2|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2                                                       ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:0:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:10:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:11:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:12:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:13:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:14:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:15:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:16:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:17:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:18:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:19:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:1:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:20:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:21:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:22:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:23:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:24:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:25:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:26:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:27:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:28:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:29:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:2:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:30:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:31:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:3:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:4:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:5:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:6:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:7:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:8:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:9:REGI                                  ; dffg             ; work         ;
;       |n_reg:Reg30|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg30|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg31|                       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31                                                      ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:0:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:10:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:11:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:12:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:13:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:14:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:15:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:16:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:17:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:18:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:19:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:1:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:20:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:21:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:22:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:23:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:24:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:25:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:26:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:27:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:28:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:29:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:2:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:30:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:31:REGI                                ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:3:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:4:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:5:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:6:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:7:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:8:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg31|dffg:\G_n_reg:9:REGI                                 ; dffg             ; work         ;
;       |n_reg:Reg3|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3                                                       ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:0:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:10:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:11:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:12:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:13:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:14:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:15:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:16:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:17:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:18:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:19:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:1:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:20:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:21:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:22:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:23:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:24:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:25:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:26:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:27:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:28:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:29:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:2:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:30:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:31:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:3:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:4:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:5:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:6:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:7:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:8:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg3|dffg:\G_n_reg:9:REGI                                  ; dffg             ; work         ;
;       |n_reg:Reg4|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4                                                       ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:0:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:10:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:11:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:12:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:13:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:14:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:15:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:16:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:17:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:18:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:19:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:1:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:20:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:21:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:22:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:23:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:24:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:25:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:26:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:27:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:28:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:29:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:2:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:30:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:31:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:3:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:4:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:5:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:6:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:7:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:8:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg4|dffg:\G_n_reg:9:REGI                                  ; dffg             ; work         ;
;       |n_reg:Reg5|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5                                                       ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:0:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:10:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:11:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:12:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:13:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:14:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:15:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:16:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:17:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:18:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:19:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:1:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:20:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:21:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:22:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:23:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:24:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:25:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:26:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:27:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:28:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:29:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:2:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:30:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:31:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:3:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:4:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:5:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:6:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:7:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:8:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg5|dffg:\G_n_reg:9:REGI                                  ; dffg             ; work         ;
;       |n_reg:Reg6|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6                                                       ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:0:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:10:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:11:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:12:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:13:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:14:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:15:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:16:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:17:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:18:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:19:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:1:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:20:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:21:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:22:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:23:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:24:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:25:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:26:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:27:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:28:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:29:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:2:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:30:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:31:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:3:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:4:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:5:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:6:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:7:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:8:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg6|dffg:\G_n_reg:9:REGI                                  ; dffg             ; work         ;
;       |n_reg:Reg7|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7                                                       ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:0:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:10:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:11:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:12:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:13:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:14:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:15:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:16:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:17:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:18:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:19:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:1:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:20:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:21:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:22:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:23:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:24:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:25:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:26:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:27:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:28:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:29:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:2:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:30:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:31:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:3:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:4:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:5:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:6:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:7:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:8:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg7|dffg:\G_n_reg:9:REGI                                  ; dffg             ; work         ;
;       |n_reg:Reg8|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8                                                       ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:0:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:10:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:11:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:12:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:13:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:14:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:15:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:16:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:17:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:18:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:19:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:1:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:20:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:21:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:22:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:23:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:24:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:25:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:26:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:27:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:28:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:29:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:2:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:30:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:31:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:3:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:4:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:5:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:6:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:7:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:8:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg8|dffg:\G_n_reg:9:REGI                                  ; dffg             ; work         ;
;       |n_reg:Reg9|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9                                                       ; n_reg            ; work         ;
;          |dffg:\G_n_reg:0:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:0:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:10:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:10:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:11:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:11:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:12:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:12:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:13:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:13:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:14:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:14:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:15:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:15:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:16:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:16:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:17:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:17:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:18:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:18:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:19:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:19:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:1:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:1:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:20:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:20:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:21:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:21:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:22:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:22:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:23:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:23:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:24:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:24:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:25:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:25:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:26:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:26:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:27:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:27:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:28:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:28:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:29:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:29:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:2:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:2:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:30:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:30:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:31:REGI|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:31:REGI                                 ; dffg             ; work         ;
;          |dffg:\G_n_reg:3:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:3:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:4:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:4:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:5:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:5:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:6:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:6:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:7:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:7:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:8:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:8:REGI                                  ; dffg             ; work         ;
;          |dffg:\G_n_reg:9:REGI|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:regFile|n_reg:Reg9|dffg:\G_n_reg:9:REGI                                  ; dffg             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                        ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                ;
+------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Register name                                                    ; Reason for Removal                                                             ;
+------------------------------------------------------------------+--------------------------------------------------------------------------------+
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:31:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:30:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:29:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:28:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:27:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:26:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:25:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:24:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:23:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:22:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:21:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:20:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:19:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:18:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:17:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:16:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:15:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:14:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:13:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:12:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:11:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:10:REGI|s_Q            ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:9:REGI|s_Q             ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:8:REGI|s_Q             ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:7:REGI|s_Q             ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:6:REGI|s_Q             ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:5:REGI|s_Q             ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:4:REGI|s_Q             ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:3:REGI|s_Q             ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:2:REGI|s_Q             ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:1:REGI|s_Q             ; Stuck at GND due to stuck port clock_enable                                    ;
; reg_file:regFile|n_reg:Reg0|dffg:\G_n_reg:0:REGI|s_Q             ; Stuck at GND due to stuck port clock_enable                                    ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:15:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:4:REGI|s_Q ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:14:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:3:REGI|s_Q ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:13:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:2:REGI|s_Q ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:12:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:1:REGI|s_Q ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:11:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:0:REGI|s_Q ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:17:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q   ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:18:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q   ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:19:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q   ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:20:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q   ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:21:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q   ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:22:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q   ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:23:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q   ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:24:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q   ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:25:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q   ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:26:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q   ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:27:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q   ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:28:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q   ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:29:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q   ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:30:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q   ;
; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:31:REGI|s_Q ; Merged with ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q   ;
; Total Number of Removed Registers = 52                           ;                                                                                ;
+------------------------------------------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 34171 ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 1403  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 33762 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; fetch_logic:fetch_component|s_PC[22]   ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                       ;
+------------------------------------------------------------------------+--------------------+------+
; Register Name                                                          ; Megafunction       ; Type ;
+------------------------------------------------------------------------+--------------------+------+
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:0:REGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:1:REGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:2:REGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:3:REGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:4:REGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:5:REGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:6:REGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:7:REGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:8:REGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:9:REGI|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:10:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:11:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:12:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:13:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:14:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:15:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:16:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:17:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:18:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:19:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:20:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:21:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:22:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:23:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:24:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:25:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:26:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:27:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:28:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:29:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:30:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg|dffg:\G_n_reg:31:REGI|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
+------------------------------------------------------------------------+--------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MIPS_Processor|fetch_logic:fetch_component|s_PC[29]                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:0:REGI|s_Q ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MIPS_Processor|fetch_logic:fetch_component|s_PC[1]                                  ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|fetch_logic:fetch_component|s_PC[12]                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|ALU_Control:alu_ctrl|Mux10                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|mux3t1_N:ALU_Mux_0|Mux22                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|mux2t1_N:mux_Op_Jal|o_O[11]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|mux3t1_N:ALU_Mux_1|Mux2                                              ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|reg_file:regFile|mux_32:Mux1|Mux4                                    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|reg_file:regFile|mux_32:Mux2|Mux0                                    ;
; 20:1               ; 8 bits    ; 104 LEs       ; 64 LEs               ; 40 LEs                 ; No         ; |MIPS_Processor|alu:alu_1|Mux21                                                      ;
; 21:1               ; 7 bits    ; 98 LEs        ; 56 LEs               ; 42 LEs                 ; No         ; |MIPS_Processor|alu:alu_1|Mux11                                                      ;
; 21:1               ; 3 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |MIPS_Processor|alu:alu_1|Mux27                                                      ;
; 22:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |MIPS_Processor|alu:alu_1|Mux10                                                      ;
; 22:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |MIPS_Processor|alu:alu_1|Mux31                                                      ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |MIPS_Processor|alu:alu_1|Mux6                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID_Reg:IF_ID_Reg_Inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_Inst ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg3 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg4 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg5 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg6 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg7 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg8 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg9 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg10 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg11 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg12 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg13 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg14 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg15 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg16 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg17 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg18 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg19 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg20 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg21 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg22 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg23 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg24 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg25 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg26 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg27 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg28 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg29 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg30 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:regFile|n_reg:Reg31 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_ALUOp ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_InstOp ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; n              ; 6     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRs_Reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:mux_ALU_Reg_Imm ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; n              ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3t1_N:ALU_Mux_0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux3t1_N:ALU_Mux_1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_5:mux_RegAddr_JalAddr ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 5     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_5:mux_RegDest ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 5     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_Reg:EX_MEM_Reg_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_Reg:MEM_WB_Reg_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:RegDst_Reg ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:MemData_Reg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:mux_Mem_Reg ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2t1_N:mux_Op_Jal ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Untyped            ;
; WIDTHAD_B                          ; 1                    ; Untyped            ;
; NUMWORDS_B                         ; 1                    ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                          ;
+-------------------------------------------+-------------------------------+
; Name                                      ; Value                         ;
+-------------------------------------------+-------------------------------+
; Number of entity instances                ; 1                             ;
; Entity Instance                           ; mem:DMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                   ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 1                             ;
;     -- NUMWORDS_B                         ; 1                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
+-------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB_Reg:MEM_WB_Reg_inst"                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; i_flush ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_stall ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_ovfl  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_halt  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_Reg:EX_MEM_Reg_inst"                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_flush    ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_stall    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_branchen ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_aluzero  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "mux2t1_5:mux_RegAddr_JalAddr" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; i_d1 ; Input ; Info     ; Stuck at VCC                   ;
+------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_ovfl ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_ovfl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_Reg:ID_EX_Reg_inst" ;
+---------+-------+----------+-------------------------+
; Port    ; Type  ; Severity ; Details                 ;
+---------+-------+----------+-------------------------+
; i_flush ; Input ; Info     ; Stuck at GND            ;
; i_stall ; Input ; Info     ; Stuck at GND            ;
+---------+-------+----------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hazard_detection:hazard_detection_inst"                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_if_flush ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_logic:control_component"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; o_memread ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "reg_file:regFile|n_reg:Reg0" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; i_we ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:regFile|decoder_32:Decoder"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_q[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Reg:IF_ID_Reg_Inst" ;
+---------+-------+----------+-------------------------+
; Port    ; Type  ; Severity ; Details                 ;
+---------+-------+----------+-------------------------+
; i_stall ; Input ; Info     ; Stuck at GND            ;
+---------+-------+----------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetch_logic:fetch_component"                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; o_pc[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_pc[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 34171                       ;
;     CLR               ; 405                         ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 32768                       ;
;     ENA CLR           ; 994                         ;
; cycloneiii_lcell_comb ; 25510                       ;
;     arith             ; 150                         ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 94                          ;
;     normal            ; 25360                       ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 807                         ;
;         3 data inputs ; 624                         ;
;         4 data inputs ; 23926                       ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 18.00                       ;
; Average LUT depth     ; 9.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:49     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Nov 19 19:09:17 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info (125068): Revision "toolflow" was previously opened in Quartus Prime software version 21.1.1 Standard Edition. Created Quartus Prime Default Settings File /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus Prime software version 21.1.1 Standard Edition.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /home/nakota/intelFPGA_lite/23.1std/quartus/linux64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd
    Info (12022): Found design unit 1: alu-mixed File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 27
    Info (12023): Found entity 1: alu File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu_control.vhd
    Info (12022): Found design unit 1: ALU_Control-behavioral File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu_control.vhd Line: 25
    Info (12023): Found entity 1: ALU_Control File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu_control.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Decoder_32.vhd
    Info (12022): Found design unit 1: decoder_32-Behavioral File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Decoder_32.vhd Line: 20
    Info (12023): Found entity 1: decoder_32 File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Decoder_32.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/OnesComp.vhd
    Info (12022): Found design unit 1: onescomp-structural File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/OnesComp.vhd Line: 21
    Info (12023): Found entity 1: onescomp File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/OnesComp.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Shifter.vhd
    Info (12022): Found design unit 1: shifter-Behavioral File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Shifter.vhd Line: 23
    Info (12023): Found entity 1: shifter File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/Shifter.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/extenders.vhd
    Info (12022): Found design unit 1: extenders-Behavioral File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/extenders.vhd Line: 21
    Info (12023): Found entity 1: extenders File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/extenders.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/n-adder.vhd
    Info (12022): Found design unit 1: n_adder-structural File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/n-adder.vhd Line: 24
    Info (12023): Found entity 1: n_adder File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Basic Components/n-adder.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/branch_logiv.vhd
    Info (12022): Found design unit 1: branch_logic-behavioral File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/branch_logiv.vhd Line: 24
    Info (12023): Found entity 1: branch_logic File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/branch_logiv.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/control_logic.vhd
    Info (12022): Found design unit 1: control_logic-behavioral File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/control_logic.vhd Line: 37
    Info (12023): Found entity 1: control_logic File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/control_logic.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/forwarding_logic.vhd
    Info (12022): Found design unit 1: forwarding_logic-Behavioral File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/forwarding_logic.vhd Line: 30
    Info (12023): Found entity 1: forwarding_logic File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/forwarding_logic.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/hazard_detection.vhd
    Info (12022): Found design unit 1: hazard_detection-behavioral File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/hazard_detection.vhd Line: 26
    Info (12023): Found entity 1: hazard_detection File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ControlFlow/hazard_detection.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd
    Info (12022): Found design unit 1: fetch_logic-behavioral File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 32
    Info (12023): Found entity 1: fetch_logic File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 16
Info (12021): Found 2 design units, including 0 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/MIPS_types.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/32t1_mux_32.vhd
    Info (12022): Found design unit 1: mux_32-Behavioral File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/32t1_mux_32.vhd Line: 19
    Info (12023): Found entity 1: mux_32 File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/32t1_mux_32.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-Behavioral File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1.vhd Line: 28
    Info (12023): Found entity 1: mux2t1 File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_5.vhd
    Info (12022): Found design unit 1: mux2t1_5-Behavioral File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_5.vhd Line: 24
    Info (12023): Found entity 1: mux2t1_5 File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_5.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-Behavioral File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_N.vhd Line: 24
    Info (12023): Found entity 1: mux2t1_N File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux2t1_N.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd
    Info (12022): Found design unit 1: mux3t1_N-Behavioral File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 27
    Info (12023): Found entity 1: mux3t1_N File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_MEM_Reg.vhd
    Info (12022): Found design unit 1: EX_MEM_Reg-structural File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_MEM_Reg.vhd Line: 48
    Info (12023): Found entity 1: EX_MEM_Reg File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_MEM_Reg.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_Reg.vhd
    Info (12022): Found design unit 1: EX_Reg-structural File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_Reg.vhd Line: 27
    Info (12023): Found entity 1: EX_Reg File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_Reg.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd
    Info (12022): Found design unit 1: ID_EX_Reg-structural File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd Line: 56
    Info (12023): Found entity 1: ID_EX_Reg File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/IF_ID_Reg.vhd
    Info (12022): Found design unit 1: IF_ID_Reg-structural File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/IF_ID_Reg.vhd Line: 25
    Info (12023): Found entity 1: IF_ID_Reg File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/IF_ID_Reg.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/MEM_Reg.vhd
    Info (12022): Found design unit 1: MEM_Reg-structural File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/MEM_Reg.vhd Line: 23
    Info (12023): Found entity 1: MEM_Reg File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/MEM_Reg.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/MEM_WB_reg.vhd
    Info (12022): Found design unit 1: MEM_WB_Reg-structural File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/MEM_WB_reg.vhd Line: 42
    Info (12023): Found entity 1: MEM_WB_Reg File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/MEM_WB_reg.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/WB_Reg.vhd
    Info (12022): Found design unit 1: WB_Reg-structural File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/WB_Reg.vhd Line: 29
    Info (12023): Found entity 1: WB_Reg File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/WB_Reg.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/adder.vhd
    Info (12022): Found design unit 1: adder-structure File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/adder.vhd Line: 41
    Info (12023): Found entity 1: adder File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/adder.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Provided Components/xorg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd
    Info (12022): Found design unit 1: n_reg-structural File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd Line: 22
    Info (12023): Found entity 1: n_reg File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd
    Info (12022): Found design unit 1: reg_file-structure File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd Line: 29
    Info (12023): Found entity 1: reg_file File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Info (12023): Found entity 1: MIPS_Processor File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/add_sub.vhd
    Info (12022): Found design unit 1: add_sub-structure File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/add_sub.vhd Line: 31
    Info (12023): Found entity 1: add_sub File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/add_sub.vhd Line: 20
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(55): object "s_Halt" assigned a value but never read File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(58): object "s_Ovfl" assigned a value but never read File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(351): object "s_MemRead" assigned a value but never read File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 351
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(375): object "s_IF_Flush" assigned a value but never read File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 375
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(402): object "s_EX_Ovfl" assigned a value but never read File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 402
Warning (10541): VHDL Signal Declaration warning at MIPS_Processor.vhd(407): used implicit default value for signal "s_MEM_Imm" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 407
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(411): object "s_MEM_BranchEn" assigned a value but never read File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 411
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(418): object "s_MEM_ALUZero" assigned a value but never read File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 418
Warning (10540): VHDL Signal Declaration warning at MIPS_Processor.vhd(430): used explicit default value for signal "s_IFID_Stall" because signal was never assigned a value File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 430
Warning (10540): VHDL Signal Declaration warning at MIPS_Processor.vhd(432): used explicit default value for signal "s_IDEX_Stall" because signal was never assigned a value File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 432
Warning (10540): VHDL Signal Declaration warning at MIPS_Processor.vhd(433): used explicit default value for signal "s_IDEX_Flush" because signal was never assigned a value File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 433
Warning (10540): VHDL Signal Declaration warning at MIPS_Processor.vhd(434): used explicit default value for signal "s_EXMEM_Stall" because signal was never assigned a value File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 434
Warning (10540): VHDL Signal Declaration warning at MIPS_Processor.vhd(435): used explicit default value for signal "s_EXMEM_Flush" because signal was never assigned a value File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 435
Warning (10540): VHDL Signal Declaration warning at MIPS_Processor.vhd(436): used explicit default value for signal "s_MEMWB_Stall" because signal was never assigned a value File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 436
Warning (10540): VHDL Signal Declaration warning at MIPS_Processor.vhd(437): used explicit default value for signal "s_MEMWB_Flush" because signal was never assigned a value File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 437
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 448
Info (12128): Elaborating entity "fetch_logic" for hierarchy "fetch_logic:fetch_component" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 470
Warning (10492): VHDL Process Statement warning at fetch_logic.vhd(61): signal "i_pipelined_PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 61
Info (12128): Elaborating entity "IF_ID_Reg" for hierarchy "IF_ID_Reg:IF_ID_Reg_Inst" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 484
Warning (10492): VHDL Process Statement warning at IF_ID_Reg.vhd(41): signal "i_RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/IF_ID_Reg.vhd Line: 41
Info (12128): Elaborating entity "n_reg" for hierarchy "IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/IF_ID_Reg.vhd Line: 44
Info (12128): Elaborating entity "dffg" for hierarchy "IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:0:REGI" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/n_reg.vhd Line: 36
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:regFile" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 500
Info (12128): Elaborating entity "decoder_32" for hierarchy "reg_file:regFile|decoder_32:Decoder" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd Line: 90
Info (12128): Elaborating entity "n_reg" for hierarchy "reg_file:regFile|n_reg:Reg0" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd Line: 94
Info (12128): Elaborating entity "mux_32" for hierarchy "reg_file:regFile|mux_32:Mux1" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/RegFile/reg_file.vhd Line: 288
Info (12128): Elaborating entity "extenders" for hierarchy "extenders:imm_SignExtend" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 512
Info (12128): Elaborating entity "control_logic" for hierarchy "control_logic:control_component" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 517
Info (12128): Elaborating entity "branch_logic" for hierarchy "branch_logic:branch_logic_inst" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 536
Info (12128): Elaborating entity "hazard_detection" for hierarchy "hazard_detection:hazard_detection_inst" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 544
Info (12128): Elaborating entity "ID_EX_Reg" for hierarchy "ID_EX_Reg:ID_EX_Reg_inst" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 553
Warning (10036): Verilog HDL or VHDL warning at ID_EX_Reg.vhd(110): object "s_Ovfl" assigned a value but never read File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd Line: 110
Warning (10492): VHDL Process Statement warning at ID_EX_Reg.vhd(115): signal "i_RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd Line: 115
Info (12128): Elaborating entity "WB_Reg" for hierarchy "ID_EX_Reg:ID_EX_Reg_inst|WB_Reg:WB_Reg_inst" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd Line: 118
Warning (10036): Verilog HDL or VHDL warning at WB_Reg.vhd(39): object "s_we" assigned a value but never read File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/WB_Reg.vhd Line: 39
Info (12128): Elaborating entity "EX_Reg" for hierarchy "ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd Line: 135
Info (12128): Elaborating entity "n_reg" for hierarchy "ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_ALUOp" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_Reg.vhd Line: 59
Info (12128): Elaborating entity "n_reg" for hierarchy "ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_InstOp" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_Reg.vhd Line: 80
Info (12128): Elaborating entity "MEM_Reg" for hierarchy "ID_EX_Reg:ID_EX_Reg_inst|MEM_Reg:MEM_Reg_inst" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd Line: 150
Info (12128): Elaborating entity "n_reg" for hierarchy "ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/ID_EX_Reg.vhd Line: 197
Info (12128): Elaborating entity "forwarding_logic" for hierarchy "forwarding_logic:forwarding_unit" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 595
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:mux_ALU_Reg_Imm" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 607
Info (12128): Elaborating entity "mux3t1_N" for hierarchy "mux3t1_N:ALU_Mux_0" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 613
Warning (10631): VHDL Process Statement warning at mux3t1_N.vhd(29): inferring latch(es) for signal or variable "o_O", which holds its previous value in one or more paths through the process File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[0]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[1]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[2]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[3]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[4]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[5]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[6]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[7]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[8]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[9]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[10]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[11]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[12]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[13]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[14]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[15]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[16]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[17]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[18]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[19]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[20]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[21]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[22]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[23]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[24]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[25]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[26]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[27]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[28]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[29]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[30]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (10041): Inferred latch for "o_O[31]" at mux3t1_N.vhd(29) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_1" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 631
Warning (10631): VHDL Process Statement warning at alu.vhd(33): inferring latch(es) for signal or variable "s_overflow_detect", which holds its previous value in one or more paths through the process File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 33
Info (10041): Inferred latch for "s_overflow_detect[0]" at alu.vhd(33) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 33
Info (10041): Inferred latch for "s_overflow_detect[1]" at alu.vhd(33) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 33
Info (10041): Inferred latch for "s_overflow_detect[2]" at alu.vhd(33) File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/ALU/alu.vhd Line: 33
Info (12128): Elaborating entity "ALU_Control" for hierarchy "ALU_Control:alu_ctrl" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 645
Info (12128): Elaborating entity "mux2t1_5" for hierarchy "mux2t1_5:mux_RegAddr_JalAddr" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 653
Info (12128): Elaborating entity "EX_MEM_Reg" for hierarchy "EX_MEM_Reg:EX_MEM_Reg_inst" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 665
Warning (10492): VHDL Process Statement warning at EX_MEM_Reg.vhd(100): signal "i_RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/PipelineRegisters/EX_MEM_Reg.vhd Line: 100
Info (12128): Elaborating entity "MEM_WB_Reg" for hierarchy "MEM_WB_Reg:MEM_WB_Reg_inst" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 705
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd Line: 35
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[0]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[0]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[31]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[30]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[29]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[28]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[27]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[26]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[25]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[24]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[23]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[22]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[21]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[20]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[19]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[18]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[17]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[16]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[15]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[14]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[13]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[12]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[11]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[10]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[9]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[8]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[7]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[6]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[5]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[4]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[3]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[2]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_1|o_O[1]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[31]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[30]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[29]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[28]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[27]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[26]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[25]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[24]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[23]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[22]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[21]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[20]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[19]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[18]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[17]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[16]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[15]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[14]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[13]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[12]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[11]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[10]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[9]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[8]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[7]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[6]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[5]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[4]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[3]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[2]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Warning (14026): LATCH primitive "mux3t1_N:ALU_Mux_0|o_O[1]" is permanently enabled File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/Muxes/mux3t1_N.vhd Line: 29
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:DMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "mem:DMem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "mem:DMem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf
    Info (12023): Found entity 1: altsyncram_eg81 File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/internal/QuartusWork/db/altsyncram_eg81.tdf Line: 28
Info (13000): Registers with preset signals will power-up high File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/FetchLogic/fetch_logic.vhd Line: 40
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/nakota/Documents/cpre381-proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd Line: 29
Info (21057): Implemented 59730 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 59599 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings
    Info: Peak virtual memory: 744 megabytes
    Info: Processing ended: Tue Nov 19 19:10:16 2024
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:01:08


