%%  ************    Chipforge's Fibel   *******************************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           Fibel/part-3/section-ASRST/figure-ASRST.tex
%%
%%  Purpose:        Figure File for ASRST
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c)   2019, 2020 by
%%                  chipforge <fibel@nospam.chipforge.org>
%%
%%  Permission is granted to copy, distribute and/or modify this
%%  document under the terms of the GNU Free Documentation License,
%%  Version 1.3 or any later version published by the Free Software
%%  Foundation; with no Invariant Sections, no Front-Cover Texts, and
%%  no Back-Cover Texts.
%%
%%   (__)   A copy of the license is included in the section entitled
%%   oo )   "GNU Free Documentation License".
%%   /_/|   http://www.gnu.org/licenses/fdl-1.3.html
%%
%%  ///////////////////////////////////////////////////////////////////
\begin{center}
    \begin{figure}[h]
        \begin{center}
            \begin{circuitdiagram}{34}{14}
            \pin{1}{13}{L}{aresetn} % pin aresetn
            \wire{2}{13}{28}{13}
            \junct{8}{13}
            \wire{8}{13}{8}{11}
            \junct{18}{13}
            \wire{18}{13}{18}{11}
            \wire{28}{13}{28}{11}
            \pin{1}{1}{L}{clock}    % pin clock
            \wire{2}{1}{23}{1}
            \junct{3}{1}
            \junct{13}{1}
            \pin[\male]{1}{9}{L}{'0'} % pin '0'
            \wire{2}{9}{4}{9}
            \usgate
            \wire{3}{1}{3}{7}
            \wire{3}{7}{4}{7}
            \flipflop[\setin{n}]{d}{8}{7}{R}{}{DFF}
            \wire{13}{1}{13}{7}
            \wire{13}{7}{14}{7}
            \flipflop[\setin{n}]{d}{18}{7}{R}{}{DFF}
            \wire{23}{1}{23}{7}
            \wire{23}{7}{24}{7}
            \flipflop[\setin{n}]{d}{28}{7}{R}{}{DFF}
            \wire{12}{9}{14}{9}
            \wire{22}{9}{24}{9}
            \pin{33}{9}{R}{sreset}  % pin sreset
            \end{circuitdiagram}
        \end{center}
    \end{figure}
\end{center}
