$date
	Thu Oct 06 00:20:16 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comp_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & data $end
$var wire 1 ' q $end
$var wire 1 ( reset $end
$var wire 1 ) x $end
$var wire 1 ! y $end
$scope module ff $end
$var wire 1 % clk $end
$var wire 1 & data $end
$var wire 1 ( reset $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1%
#20
0"
0%
#30
1"
1%
#40
0"
0%
#50
1&
1!
1$
1)
1"
1%
#60
0"
0%
#70
1"
1%
#80
0&
0!
0$
0)
0"
0%
#90
1"
1%
#100
1&
1!
1$
1)
0"
0%
#110
0!
1*
1'
1#
1(
1"
1%
#120
1!
0*
0'
0#
0(
0"
0%
#130
0&
0!
0$
0)
1"
1%
#140
0"
0%
#150
1"
1%
#160
0"
0%
#170
1"
1%
#180
0"
0%
#190
1&
1!
1$
1)
1"
1%
#200
0&
0!
0$
0)
0"
0%
#210
1&
1!
1$
1)
1"
1%
#220
0"
0%
#230
1"
1%
#240
0"
0%
