m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTestbench
vbusController
Z1 !s110 1701018246
!i10b 1
!s100 DmG@bl:jVe4:BWoZj_?@e1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IPRE[UbAiGUYhjVP0W3oH00
R0
w1701015736
8C:/Users/Duncan/git/ForthCPU/busController/source/busController.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busController.v
!i122 103
L0 9 95
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1701018246.000000
!s107 C:\Users\Duncan\git\ForthCPU\busController\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
nbus@controller
vbusSequencer
R1
!i10b 1
!s100 gBPhMUR;B^CJgD:aLo1lj3
R2
IQJ2?9LY77YV<Vjm0kfkSU0
R0
w1701015665
8C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
!i122 101
L0 7 53
R3
R4
r1
!s85 0
31
R5
!s107 C:\Users\Duncan\git\ForthCPU\busController\source\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|
!s101 -O0
!i113 1
R6
R7
nbus@sequencer
vbusSequencerTests
R1
!i10b 1
!s100 ?WSD2`YYJ35n_giT?cRP52
R2
IkV[>[>^`baZZbbWV4`_U00
R0
w1701018243
8C:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v
FC:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v
!i122 102
L0 6 174
R3
R4
r1
!s85 0
31
R5
!s107 C:\Users\Duncan\git\ForthCPU\busController\test\..\..\testSetup.v|C:\Users\Duncan\git\ForthCPU\busController\test\..\..\constants.v|C:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/busController/test/busSequencerTests.v|
!s101 -O0
!i113 1
R6
R7
nbus@sequencer@tests
vinstructionPhaseDecoder
R1
!i10b 1
!s100 gc8ZMZQNQE7F08GUD0b0b1
R2
IWoI@?9XET39]IVH6DE01@3
R0
w1701017893
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 100
L0 21 127
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R6
R7
ninstruction@phase@decoder
