

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Fri Oct 14 17:51:46 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        dct_prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.133 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2319|     2319|  23.190 us|  23.190 us|  2320|  2320|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152                    |dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_dct_Pipeline_DCT_Inner_Loop_fu_160                             |dct_Pipeline_DCT_Inner_Loop                             |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
        |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_170  |dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_dct_Pipeline_DCT_Inner_Loop1_fu_176                            |dct_Pipeline_DCT_Inner_Loop1                            |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
        |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_186  |dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192                    |dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop_DCT_Outer_Loop  |     1024|     1024|        16|          -|          -|    64|        no|
        |- Col_DCT_Loop_DCT_Outer_Loop  |     1024|     1024|        16|          -|          -|    64|        no|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      230|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|      316|      908|    -|
|Memory               |        5|     -|       15|       15|    0|
|Multiplexer          |        -|     -|        -|      314|    -|
|Register             |        -|     -|      130|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        5|     2|      461|     1467|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_dct_Pipeline_DCT_Inner_Loop_fu_160                             |dct_Pipeline_DCT_Inner_Loop                             |        0|   1|  110|  135|    0|
    |grp_dct_Pipeline_DCT_Inner_Loop1_fu_176                            |dct_Pipeline_DCT_Inner_Loop1                            |        0|   1|  110|  135|    0|
    |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152                    |dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |        0|   0|   24|  153|    0|
    |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192                    |dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |        0|   0|   24|  153|    0|
    |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_186  |dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |        0|   0|   24|  166|    0|
    |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_170  |dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |        0|   0|   24|  166|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                              |                                                        |        0|   2|  316|  908|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dct_coeff_table_U  |dct_coeff_table_ROM_AUTO_1R  |        0|  15|  15|    0|    64|   15|     1|          960|
    |row_outbuf_U       |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U       |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_inbuf_U        |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_in_U        |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_out_U       |row_outbuf_RAM_AUTO_1R1W     |        1|   0|   0|    0|    64|   16|     1|         1024|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                             |        5|  15|  15|    0|   384|   95|     6|         6080|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln57_1_fu_444_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln57_fu_299_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln63_1_fu_472_p2     |         +|   0|  0|  36|          29|          13|
    |add_ln63_2_fu_293_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln63_3_fu_438_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln63_fu_342_p2       |         +|   0|  0|  36|          29|          13|
    |add_ln76_1_fu_223_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln76_fu_235_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln87_1_fu_368_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln87_fu_380_p2       |         +|   0|  0|  12|           4|           1|
    |icmp_ln57_1_fu_386_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln57_fu_241_p2      |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln76_fu_217_p2      |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln87_fu_362_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln76_1_fu_259_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln76_fu_247_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln87_1_fu_404_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln87_fu_392_p3    |    select|   0|  0|   4|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 230|         126|          80|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  65|         13|    1|         13|
    |buf_2d_in_address0        |  14|          3|    6|         18|
    |buf_2d_in_ce0             |  14|          3|    1|          3|
    |buf_2d_in_we0             |   9|          2|    1|          2|
    |buf_2d_out_address0       |  14|          3|    6|         18|
    |buf_2d_out_ce0            |  14|          3|    1|          3|
    |buf_2d_out_we0            |   9|          2|    1|          2|
    |col_inbuf_address0        |  14|          3|    6|         18|
    |col_inbuf_ce0             |  14|          3|    1|          3|
    |col_inbuf_we0             |   9|          2|    1|          2|
    |col_outbuf_address0       |  14|          3|    6|         18|
    |col_outbuf_ce0            |  14|          3|    1|          3|
    |dct_coeff_table_address0  |  14|          3|    6|         18|
    |dct_coeff_table_ce0       |  14|          3|    1|          3|
    |i_1_fu_120                |   9|          2|    4|          8|
    |i_fu_80                   |   9|          2|    4|          8|
    |indvar_flatten20_fu_124   |   9|          2|    7|         14|
    |indvar_flatten6_fu_84     |   9|          2|    7|         14|
    |k_1_fu_116                |   9|          2|    4|          8|
    |k_fu_76                   |   9|          2|    4|          8|
    |row_outbuf_address0       |  14|          3|    6|         18|
    |row_outbuf_ce0            |  14|          3|    1|          3|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 314|         67|   76|        205|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln63_2_reg_535                                                              |   6|   0|    6|          0|
    |add_ln63_3_reg_574                                                              |   6|   0|    6|          0|
    |ap_CS_fsm                                                                       |  12|   0|   12|          0|
    |grp_dct_Pipeline_DCT_Inner_Loop1_fu_176_ap_start_reg                            |   1|   0|    1|          0|
    |grp_dct_Pipeline_DCT_Inner_Loop_fu_160_ap_start_reg                             |   1|   0|    1|          0|
    |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_152_ap_start_reg                    |   1|   0|    1|          0|
    |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_192_ap_start_reg                    |   1|   0|    1|          0|
    |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_186_ap_start_reg  |   1|   0|    1|          0|
    |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_170_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_120                                                                      |   4|   0|    4|          0|
    |i_fu_80                                                                         |   4|   0|    4|          0|
    |indvar_flatten20_fu_124                                                         |   7|   0|    7|          0|
    |indvar_flatten6_fu_84                                                           |   7|   0|    7|          0|
    |k_1_fu_116                                                                      |   4|   0|    4|          0|
    |k_fu_76                                                                         |   4|   0|    4|          0|
    |tmp_2_loc_fu_88                                                                 |  29|   0|   29|          0|
    |tmp_2_reg_569                                                                   |   3|   0|    6|          3|
    |tmp_5_reg_525                                                                   |   3|   0|    6|          3|
    |tmp_6_reg_530                                                                   |   3|   0|    6|          3|
    |tmp_loc_fu_92                                                                   |  29|   0|   29|          0|
    |tmp_s_reg_564                                                                   |   3|   0|    6|          3|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 130|   0|  142|         12|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           dct|  return value|
|input_r_address0   |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

