
f429_gyro_whoami.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d994  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  0800db44  0800db44  0000eb44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dbc8  0800dbc8  0000f080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800dbc8  0800dbc8  0000ebc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dbd0  0800dbd0  0000f080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dbd0  0800dbd0  0000ebd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dbd4  0800dbd4  0000ebd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800dbd8  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f080  2**0
                  CONTENTS
 10 .bss          00008f90  20000080  20000080  0000f080  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20009010  20009010  0000f080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002b322  00000000  00000000  0000f0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006b90  00000000  00000000  0003a3d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000023b8  00000000  00000000  00040f68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001b79  00000000  00000000  00043320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002d3d1  00000000  00000000  00044e99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000301da  00000000  00000000  0007226a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f582e  00000000  00000000  000a2444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00197c72  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009854  00000000  00000000  00197cb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  001a150c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000080 	.word	0x20000080
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800db2c 	.word	0x0800db2c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000084 	.word	0x20000084
 80001ec:	0800db2c 	.word	0x0800db2c

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000200:	f04f 30ff 	movne.w	r0, #4294967295
 8000204:	f000 b988 	b.w	8000518 <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9d08      	ldr	r5, [sp, #32]
 8000226:	468e      	mov	lr, r1
 8000228:	4604      	mov	r4, r0
 800022a:	4688      	mov	r8, r1
 800022c:	2b00      	cmp	r3, #0
 800022e:	d14a      	bne.n	80002c6 <__udivmoddi4+0xa6>
 8000230:	428a      	cmp	r2, r1
 8000232:	4617      	mov	r7, r2
 8000234:	d962      	bls.n	80002fc <__udivmoddi4+0xdc>
 8000236:	fab2 f682 	clz	r6, r2
 800023a:	b14e      	cbz	r6, 8000250 <__udivmoddi4+0x30>
 800023c:	f1c6 0320 	rsb	r3, r6, #32
 8000240:	fa01 f806 	lsl.w	r8, r1, r6
 8000244:	fa20 f303 	lsr.w	r3, r0, r3
 8000248:	40b7      	lsls	r7, r6
 800024a:	ea43 0808 	orr.w	r8, r3, r8
 800024e:	40b4      	lsls	r4, r6
 8000250:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000254:	fa1f fc87 	uxth.w	ip, r7
 8000258:	fbb8 f1fe 	udiv	r1, r8, lr
 800025c:	0c23      	lsrs	r3, r4, #16
 800025e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000262:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000266:	fb01 f20c 	mul.w	r2, r1, ip
 800026a:	429a      	cmp	r2, r3
 800026c:	d909      	bls.n	8000282 <__udivmoddi4+0x62>
 800026e:	18fb      	adds	r3, r7, r3
 8000270:	f101 30ff 	add.w	r0, r1, #4294967295
 8000274:	f080 80ea 	bcs.w	800044c <__udivmoddi4+0x22c>
 8000278:	429a      	cmp	r2, r3
 800027a:	f240 80e7 	bls.w	800044c <__udivmoddi4+0x22c>
 800027e:	3902      	subs	r1, #2
 8000280:	443b      	add	r3, r7
 8000282:	1a9a      	subs	r2, r3, r2
 8000284:	b2a3      	uxth	r3, r4
 8000286:	fbb2 f0fe 	udiv	r0, r2, lr
 800028a:	fb0e 2210 	mls	r2, lr, r0, r2
 800028e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000292:	fb00 fc0c 	mul.w	ip, r0, ip
 8000296:	459c      	cmp	ip, r3
 8000298:	d909      	bls.n	80002ae <__udivmoddi4+0x8e>
 800029a:	18fb      	adds	r3, r7, r3
 800029c:	f100 32ff 	add.w	r2, r0, #4294967295
 80002a0:	f080 80d6 	bcs.w	8000450 <__udivmoddi4+0x230>
 80002a4:	459c      	cmp	ip, r3
 80002a6:	f240 80d3 	bls.w	8000450 <__udivmoddi4+0x230>
 80002aa:	443b      	add	r3, r7
 80002ac:	3802      	subs	r0, #2
 80002ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002b2:	eba3 030c 	sub.w	r3, r3, ip
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11d      	cbz	r5, 80002c2 <__udivmoddi4+0xa2>
 80002ba:	40f3      	lsrs	r3, r6
 80002bc:	2200      	movs	r2, #0
 80002be:	e9c5 3200 	strd	r3, r2, [r5]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d905      	bls.n	80002d6 <__udivmoddi4+0xb6>
 80002ca:	b10d      	cbz	r5, 80002d0 <__udivmoddi4+0xb0>
 80002cc:	e9c5 0100 	strd	r0, r1, [r5]
 80002d0:	2100      	movs	r1, #0
 80002d2:	4608      	mov	r0, r1
 80002d4:	e7f5      	b.n	80002c2 <__udivmoddi4+0xa2>
 80002d6:	fab3 f183 	clz	r1, r3
 80002da:	2900      	cmp	r1, #0
 80002dc:	d146      	bne.n	800036c <__udivmoddi4+0x14c>
 80002de:	4573      	cmp	r3, lr
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xc8>
 80002e2:	4282      	cmp	r2, r0
 80002e4:	f200 8105 	bhi.w	80004f2 <__udivmoddi4+0x2d2>
 80002e8:	1a84      	subs	r4, r0, r2
 80002ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	4690      	mov	r8, r2
 80002f2:	2d00      	cmp	r5, #0
 80002f4:	d0e5      	beq.n	80002c2 <__udivmoddi4+0xa2>
 80002f6:	e9c5 4800 	strd	r4, r8, [r5]
 80002fa:	e7e2      	b.n	80002c2 <__udivmoddi4+0xa2>
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f000 8090 	beq.w	8000422 <__udivmoddi4+0x202>
 8000302:	fab2 f682 	clz	r6, r2
 8000306:	2e00      	cmp	r6, #0
 8000308:	f040 80a4 	bne.w	8000454 <__udivmoddi4+0x234>
 800030c:	1a8a      	subs	r2, r1, r2
 800030e:	0c03      	lsrs	r3, r0, #16
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	b280      	uxth	r0, r0
 8000316:	b2bc      	uxth	r4, r7
 8000318:	2101      	movs	r1, #1
 800031a:	fbb2 fcfe 	udiv	ip, r2, lr
 800031e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000322:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000326:	fb04 f20c 	mul.w	r2, r4, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d907      	bls.n	800033e <__udivmoddi4+0x11e>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000334:	d202      	bcs.n	800033c <__udivmoddi4+0x11c>
 8000336:	429a      	cmp	r2, r3
 8000338:	f200 80e0 	bhi.w	80004fc <__udivmoddi4+0x2dc>
 800033c:	46c4      	mov	ip, r8
 800033e:	1a9b      	subs	r3, r3, r2
 8000340:	fbb3 f2fe 	udiv	r2, r3, lr
 8000344:	fb0e 3312 	mls	r3, lr, r2, r3
 8000348:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800034c:	fb02 f404 	mul.w	r4, r2, r4
 8000350:	429c      	cmp	r4, r3
 8000352:	d907      	bls.n	8000364 <__udivmoddi4+0x144>
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	f102 30ff 	add.w	r0, r2, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x142>
 800035c:	429c      	cmp	r4, r3
 800035e:	f200 80ca 	bhi.w	80004f6 <__udivmoddi4+0x2d6>
 8000362:	4602      	mov	r2, r0
 8000364:	1b1b      	subs	r3, r3, r4
 8000366:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800036a:	e7a5      	b.n	80002b8 <__udivmoddi4+0x98>
 800036c:	f1c1 0620 	rsb	r6, r1, #32
 8000370:	408b      	lsls	r3, r1
 8000372:	fa22 f706 	lsr.w	r7, r2, r6
 8000376:	431f      	orrs	r7, r3
 8000378:	fa0e f401 	lsl.w	r4, lr, r1
 800037c:	fa20 f306 	lsr.w	r3, r0, r6
 8000380:	fa2e fe06 	lsr.w	lr, lr, r6
 8000384:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000388:	4323      	orrs	r3, r4
 800038a:	fa00 f801 	lsl.w	r8, r0, r1
 800038e:	fa1f fc87 	uxth.w	ip, r7
 8000392:	fbbe f0f9 	udiv	r0, lr, r9
 8000396:	0c1c      	lsrs	r4, r3, #16
 8000398:	fb09 ee10 	mls	lr, r9, r0, lr
 800039c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a4:	45a6      	cmp	lr, r4
 80003a6:	fa02 f201 	lsl.w	r2, r2, r1
 80003aa:	d909      	bls.n	80003c0 <__udivmoddi4+0x1a0>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80003b2:	f080 809c 	bcs.w	80004ee <__udivmoddi4+0x2ce>
 80003b6:	45a6      	cmp	lr, r4
 80003b8:	f240 8099 	bls.w	80004ee <__udivmoddi4+0x2ce>
 80003bc:	3802      	subs	r0, #2
 80003be:	443c      	add	r4, r7
 80003c0:	eba4 040e 	sub.w	r4, r4, lr
 80003c4:	fa1f fe83 	uxth.w	lr, r3
 80003c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003cc:	fb09 4413 	mls	r4, r9, r3, r4
 80003d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d8:	45a4      	cmp	ip, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x1ce>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f103 3eff 	add.w	lr, r3, #4294967295
 80003e2:	f080 8082 	bcs.w	80004ea <__udivmoddi4+0x2ca>
 80003e6:	45a4      	cmp	ip, r4
 80003e8:	d97f      	bls.n	80004ea <__udivmoddi4+0x2ca>
 80003ea:	3b02      	subs	r3, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003f2:	eba4 040c 	sub.w	r4, r4, ip
 80003f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003fa:	4564      	cmp	r4, ip
 80003fc:	4673      	mov	r3, lr
 80003fe:	46e1      	mov	r9, ip
 8000400:	d362      	bcc.n	80004c8 <__udivmoddi4+0x2a8>
 8000402:	d05f      	beq.n	80004c4 <__udivmoddi4+0x2a4>
 8000404:	b15d      	cbz	r5, 800041e <__udivmoddi4+0x1fe>
 8000406:	ebb8 0203 	subs.w	r2, r8, r3
 800040a:	eb64 0409 	sbc.w	r4, r4, r9
 800040e:	fa04 f606 	lsl.w	r6, r4, r6
 8000412:	fa22 f301 	lsr.w	r3, r2, r1
 8000416:	431e      	orrs	r6, r3
 8000418:	40cc      	lsrs	r4, r1
 800041a:	e9c5 6400 	strd	r6, r4, [r5]
 800041e:	2100      	movs	r1, #0
 8000420:	e74f      	b.n	80002c2 <__udivmoddi4+0xa2>
 8000422:	fbb1 fcf2 	udiv	ip, r1, r2
 8000426:	0c01      	lsrs	r1, r0, #16
 8000428:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800042c:	b280      	uxth	r0, r0
 800042e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000432:	463b      	mov	r3, r7
 8000434:	4638      	mov	r0, r7
 8000436:	463c      	mov	r4, r7
 8000438:	46b8      	mov	r8, r7
 800043a:	46be      	mov	lr, r7
 800043c:	2620      	movs	r6, #32
 800043e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000442:	eba2 0208 	sub.w	r2, r2, r8
 8000446:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800044a:	e766      	b.n	800031a <__udivmoddi4+0xfa>
 800044c:	4601      	mov	r1, r0
 800044e:	e718      	b.n	8000282 <__udivmoddi4+0x62>
 8000450:	4610      	mov	r0, r2
 8000452:	e72c      	b.n	80002ae <__udivmoddi4+0x8e>
 8000454:	f1c6 0220 	rsb	r2, r6, #32
 8000458:	fa2e f302 	lsr.w	r3, lr, r2
 800045c:	40b7      	lsls	r7, r6
 800045e:	40b1      	lsls	r1, r6
 8000460:	fa20 f202 	lsr.w	r2, r0, r2
 8000464:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000468:	430a      	orrs	r2, r1
 800046a:	fbb3 f8fe 	udiv	r8, r3, lr
 800046e:	b2bc      	uxth	r4, r7
 8000470:	fb0e 3318 	mls	r3, lr, r8, r3
 8000474:	0c11      	lsrs	r1, r2, #16
 8000476:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047a:	fb08 f904 	mul.w	r9, r8, r4
 800047e:	40b0      	lsls	r0, r6
 8000480:	4589      	cmp	r9, r1
 8000482:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000486:	b280      	uxth	r0, r0
 8000488:	d93e      	bls.n	8000508 <__udivmoddi4+0x2e8>
 800048a:	1879      	adds	r1, r7, r1
 800048c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000490:	d201      	bcs.n	8000496 <__udivmoddi4+0x276>
 8000492:	4589      	cmp	r9, r1
 8000494:	d81f      	bhi.n	80004d6 <__udivmoddi4+0x2b6>
 8000496:	eba1 0109 	sub.w	r1, r1, r9
 800049a:	fbb1 f9fe 	udiv	r9, r1, lr
 800049e:	fb09 f804 	mul.w	r8, r9, r4
 80004a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a6:	b292      	uxth	r2, r2
 80004a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004ac:	4542      	cmp	r2, r8
 80004ae:	d229      	bcs.n	8000504 <__udivmoddi4+0x2e4>
 80004b0:	18ba      	adds	r2, r7, r2
 80004b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b6:	d2c4      	bcs.n	8000442 <__udivmoddi4+0x222>
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d2c2      	bcs.n	8000442 <__udivmoddi4+0x222>
 80004bc:	f1a9 0102 	sub.w	r1, r9, #2
 80004c0:	443a      	add	r2, r7
 80004c2:	e7be      	b.n	8000442 <__udivmoddi4+0x222>
 80004c4:	45f0      	cmp	r8, lr
 80004c6:	d29d      	bcs.n	8000404 <__udivmoddi4+0x1e4>
 80004c8:	ebbe 0302 	subs.w	r3, lr, r2
 80004cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004d0:	3801      	subs	r0, #1
 80004d2:	46e1      	mov	r9, ip
 80004d4:	e796      	b.n	8000404 <__udivmoddi4+0x1e4>
 80004d6:	eba7 0909 	sub.w	r9, r7, r9
 80004da:	4449      	add	r1, r9
 80004dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e4:	fb09 f804 	mul.w	r8, r9, r4
 80004e8:	e7db      	b.n	80004a2 <__udivmoddi4+0x282>
 80004ea:	4673      	mov	r3, lr
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1ce>
 80004ee:	4650      	mov	r0, sl
 80004f0:	e766      	b.n	80003c0 <__udivmoddi4+0x1a0>
 80004f2:	4608      	mov	r0, r1
 80004f4:	e6fd      	b.n	80002f2 <__udivmoddi4+0xd2>
 80004f6:	443b      	add	r3, r7
 80004f8:	3a02      	subs	r2, #2
 80004fa:	e733      	b.n	8000364 <__udivmoddi4+0x144>
 80004fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000500:	443b      	add	r3, r7
 8000502:	e71c      	b.n	800033e <__udivmoddi4+0x11e>
 8000504:	4649      	mov	r1, r9
 8000506:	e79c      	b.n	8000442 <__udivmoddi4+0x222>
 8000508:	eba1 0109 	sub.w	r1, r1, r9
 800050c:	46c4      	mov	ip, r8
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fb09 f804 	mul.w	r8, r9, r4
 8000516:	e7c4      	b.n	80004a2 <__udivmoddi4+0x282>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000520:	4b0e      	ldr	r3, [pc, #56]	@ (800055c <HAL_Init+0x40>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4a0d      	ldr	r2, [pc, #52]	@ (800055c <HAL_Init+0x40>)
 8000526:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800052a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800052c:	4b0b      	ldr	r3, [pc, #44]	@ (800055c <HAL_Init+0x40>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	4a0a      	ldr	r2, [pc, #40]	@ (800055c <HAL_Init+0x40>)
 8000532:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000536:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000538:	4b08      	ldr	r3, [pc, #32]	@ (800055c <HAL_Init+0x40>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4a07      	ldr	r2, [pc, #28]	@ (800055c <HAL_Init+0x40>)
 800053e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000542:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000544:	2003      	movs	r0, #3
 8000546:	f000 f8fc 	bl	8000742 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800054a:	200f      	movs	r0, #15
 800054c:	f00c fc86 	bl	800ce5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000550:	f00c fc58 	bl	800ce04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000554:	2300      	movs	r3, #0
}
 8000556:	4618      	mov	r0, r3
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	40023c00 	.word	0x40023c00

08000560 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000564:	4b06      	ldr	r3, [pc, #24]	@ (8000580 <HAL_IncTick+0x20>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	461a      	mov	r2, r3
 800056a:	4b06      	ldr	r3, [pc, #24]	@ (8000584 <HAL_IncTick+0x24>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	4413      	add	r3, r2
 8000570:	4a04      	ldr	r2, [pc, #16]	@ (8000584 <HAL_IncTick+0x24>)
 8000572:	6013      	str	r3, [r2, #0]
}
 8000574:	bf00      	nop
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop
 8000580:	20000004 	.word	0x20000004
 8000584:	2000009c 	.word	0x2000009c

08000588 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
  return uwTick;
 800058c:	4b03      	ldr	r3, [pc, #12]	@ (800059c <HAL_GetTick+0x14>)
 800058e:	681b      	ldr	r3, [r3, #0]
}
 8000590:	4618      	mov	r0, r3
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	2000009c 	.word	0x2000009c

080005a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b084      	sub	sp, #16
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005a8:	f7ff ffee 	bl	8000588 <HAL_GetTick>
 80005ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005b8:	d005      	beq.n	80005c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005ba:	4b0a      	ldr	r3, [pc, #40]	@ (80005e4 <HAL_Delay+0x44>)
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	461a      	mov	r2, r3
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	4413      	add	r3, r2
 80005c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005c6:	bf00      	nop
 80005c8:	f7ff ffde 	bl	8000588 <HAL_GetTick>
 80005cc:	4602      	mov	r2, r0
 80005ce:	68bb      	ldr	r3, [r7, #8]
 80005d0:	1ad3      	subs	r3, r2, r3
 80005d2:	68fa      	ldr	r2, [r7, #12]
 80005d4:	429a      	cmp	r2, r3
 80005d6:	d8f7      	bhi.n	80005c8 <HAL_Delay+0x28>
  {
  }
}
 80005d8:	bf00      	nop
 80005da:	bf00      	nop
 80005dc:	3710      	adds	r7, #16
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	20000004 	.word	0x20000004

080005e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b085      	sub	sp, #20
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	f003 0307 	and.w	r3, r3, #7
 80005f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005f8:	4b0c      	ldr	r3, [pc, #48]	@ (800062c <__NVIC_SetPriorityGrouping+0x44>)
 80005fa:	68db      	ldr	r3, [r3, #12]
 80005fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005fe:	68ba      	ldr	r2, [r7, #8]
 8000600:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000604:	4013      	ands	r3, r2
 8000606:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800060c:	68bb      	ldr	r3, [r7, #8]
 800060e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000610:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000614:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000618:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800061a:	4a04      	ldr	r2, [pc, #16]	@ (800062c <__NVIC_SetPriorityGrouping+0x44>)
 800061c:	68bb      	ldr	r3, [r7, #8]
 800061e:	60d3      	str	r3, [r2, #12]
}
 8000620:	bf00      	nop
 8000622:	3714      	adds	r7, #20
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	e000ed00 	.word	0xe000ed00

08000630 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000634:	4b04      	ldr	r3, [pc, #16]	@ (8000648 <__NVIC_GetPriorityGrouping+0x18>)
 8000636:	68db      	ldr	r3, [r3, #12]
 8000638:	0a1b      	lsrs	r3, r3, #8
 800063a:	f003 0307 	and.w	r3, r3, #7
}
 800063e:	4618      	mov	r0, r3
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr
 8000648:	e000ed00 	.word	0xe000ed00

0800064c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065a:	2b00      	cmp	r3, #0
 800065c:	db0b      	blt.n	8000676 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800065e:	79fb      	ldrb	r3, [r7, #7]
 8000660:	f003 021f 	and.w	r2, r3, #31
 8000664:	4907      	ldr	r1, [pc, #28]	@ (8000684 <__NVIC_EnableIRQ+0x38>)
 8000666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800066a:	095b      	lsrs	r3, r3, #5
 800066c:	2001      	movs	r0, #1
 800066e:	fa00 f202 	lsl.w	r2, r0, r2
 8000672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000676:	bf00      	nop
 8000678:	370c      	adds	r7, #12
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	e000e100 	.word	0xe000e100

08000688 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000688:	b480      	push	{r7}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0
 800068e:	4603      	mov	r3, r0
 8000690:	6039      	str	r1, [r7, #0]
 8000692:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000698:	2b00      	cmp	r3, #0
 800069a:	db0a      	blt.n	80006b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	b2da      	uxtb	r2, r3
 80006a0:	490c      	ldr	r1, [pc, #48]	@ (80006d4 <__NVIC_SetPriority+0x4c>)
 80006a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a6:	0112      	lsls	r2, r2, #4
 80006a8:	b2d2      	uxtb	r2, r2
 80006aa:	440b      	add	r3, r1
 80006ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006b0:	e00a      	b.n	80006c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b2:	683b      	ldr	r3, [r7, #0]
 80006b4:	b2da      	uxtb	r2, r3
 80006b6:	4908      	ldr	r1, [pc, #32]	@ (80006d8 <__NVIC_SetPriority+0x50>)
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	f003 030f 	and.w	r3, r3, #15
 80006be:	3b04      	subs	r3, #4
 80006c0:	0112      	lsls	r2, r2, #4
 80006c2:	b2d2      	uxtb	r2, r2
 80006c4:	440b      	add	r3, r1
 80006c6:	761a      	strb	r2, [r3, #24]
}
 80006c8:	bf00      	nop
 80006ca:	370c      	adds	r7, #12
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr
 80006d4:	e000e100 	.word	0xe000e100
 80006d8:	e000ed00 	.word	0xe000ed00

080006dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006dc:	b480      	push	{r7}
 80006de:	b089      	sub	sp, #36	@ 0x24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	f003 0307 	and.w	r3, r3, #7
 80006ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006f0:	69fb      	ldr	r3, [r7, #28]
 80006f2:	f1c3 0307 	rsb	r3, r3, #7
 80006f6:	2b04      	cmp	r3, #4
 80006f8:	bf28      	it	cs
 80006fa:	2304      	movcs	r3, #4
 80006fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006fe:	69fb      	ldr	r3, [r7, #28]
 8000700:	3304      	adds	r3, #4
 8000702:	2b06      	cmp	r3, #6
 8000704:	d902      	bls.n	800070c <NVIC_EncodePriority+0x30>
 8000706:	69fb      	ldr	r3, [r7, #28]
 8000708:	3b03      	subs	r3, #3
 800070a:	e000      	b.n	800070e <NVIC_EncodePriority+0x32>
 800070c:	2300      	movs	r3, #0
 800070e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000710:	f04f 32ff 	mov.w	r2, #4294967295
 8000714:	69bb      	ldr	r3, [r7, #24]
 8000716:	fa02 f303 	lsl.w	r3, r2, r3
 800071a:	43da      	mvns	r2, r3
 800071c:	68bb      	ldr	r3, [r7, #8]
 800071e:	401a      	ands	r2, r3
 8000720:	697b      	ldr	r3, [r7, #20]
 8000722:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000724:	f04f 31ff 	mov.w	r1, #4294967295
 8000728:	697b      	ldr	r3, [r7, #20]
 800072a:	fa01 f303 	lsl.w	r3, r1, r3
 800072e:	43d9      	mvns	r1, r3
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000734:	4313      	orrs	r3, r2
         );
}
 8000736:	4618      	mov	r0, r3
 8000738:	3724      	adds	r7, #36	@ 0x24
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr

08000742 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000742:	b580      	push	{r7, lr}
 8000744:	b082      	sub	sp, #8
 8000746:	af00      	add	r7, sp, #0
 8000748:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800074a:	6878      	ldr	r0, [r7, #4]
 800074c:	f7ff ff4c 	bl	80005e8 <__NVIC_SetPriorityGrouping>
}
 8000750:	bf00      	nop
 8000752:	3708      	adds	r7, #8
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}

08000758 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000758:	b580      	push	{r7, lr}
 800075a:	b086      	sub	sp, #24
 800075c:	af00      	add	r7, sp, #0
 800075e:	4603      	mov	r3, r0
 8000760:	60b9      	str	r1, [r7, #8]
 8000762:	607a      	str	r2, [r7, #4]
 8000764:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000766:	2300      	movs	r3, #0
 8000768:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800076a:	f7ff ff61 	bl	8000630 <__NVIC_GetPriorityGrouping>
 800076e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000770:	687a      	ldr	r2, [r7, #4]
 8000772:	68b9      	ldr	r1, [r7, #8]
 8000774:	6978      	ldr	r0, [r7, #20]
 8000776:	f7ff ffb1 	bl	80006dc <NVIC_EncodePriority>
 800077a:	4602      	mov	r2, r0
 800077c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000780:	4611      	mov	r1, r2
 8000782:	4618      	mov	r0, r3
 8000784:	f7ff ff80 	bl	8000688 <__NVIC_SetPriority>
}
 8000788:	bf00      	nop
 800078a:	3718      	adds	r7, #24
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}

08000790 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	4603      	mov	r3, r0
 8000798:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800079a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800079e:	4618      	mov	r0, r3
 80007a0:	f7ff ff54 	bl	800064c <__NVIC_EnableIRQ>
}
 80007a4:	bf00      	nop
 80007a6:	3708      	adds	r7, #8
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}

080007ac <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d101      	bne.n	80007be <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80007ba:	2301      	movs	r3, #1
 80007bc:	e00e      	b.n	80007dc <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	795b      	ldrb	r3, [r3, #5]
 80007c2:	b2db      	uxtb	r3, r3
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d105      	bne.n	80007d4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	2200      	movs	r2, #0
 80007cc:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80007ce:	6878      	ldr	r0, [r7, #4]
 80007d0:	f00b fca4 	bl	800c11c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	2201      	movs	r2, #1
 80007d8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80007da:	2300      	movs	r3, #0
}
 80007dc:	4618      	mov	r0, r3
 80007de:	3708      	adds	r7, #8
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}

080007e4 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d101      	bne.n	80007f6 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80007f2:	2301      	movs	r3, #1
 80007f4:	e03b      	b.n	800086e <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d106      	bne.n	8000810 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	2200      	movs	r2, #0
 8000806:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800080a:	6878      	ldr	r0, [r7, #4]
 800080c:	f00b fcda 	bl	800c1c4 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	2202      	movs	r2, #2
 8000814:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	685a      	ldr	r2, [r3, #4]
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	430a      	orrs	r2, r1
 800082c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000834:	f023 0107 	bic.w	r1, r3, #7
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	689a      	ldr	r2, [r3, #8]
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	430a      	orrs	r2, r1
 8000842:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800084a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800084e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000852:	687a      	ldr	r2, [r7, #4]
 8000854:	68d1      	ldr	r1, [r2, #12]
 8000856:	687a      	ldr	r2, [r7, #4]
 8000858:	6812      	ldr	r2, [r2, #0]
 800085a:	430b      	orrs	r3, r1
 800085c:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	2200      	movs	r2, #0
 8000862:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	2201      	movs	r2, #1
 8000868:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 800086c:	2300      	movs	r3, #0
}
 800086e:	4618      	mov	r0, r3
 8000870:	3708      	adds	r7, #8
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}

08000876 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8000876:	b580      	push	{r7, lr}
 8000878:	b084      	sub	sp, #16
 800087a:	af00      	add	r7, sp, #0
 800087c:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	f003 0301 	and.w	r3, r3, #1
 8000894:	2b00      	cmp	r3, #0
 8000896:	d026      	beq.n	80008e6 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8000898:	68bb      	ldr	r3, [r7, #8]
 800089a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d021      	beq.n	80008e6 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	681a      	ldr	r2, [r3, #0]
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80008b0:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80008b6:	f043 0201 	orr.w	r2, r3, #1
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	2201      	movs	r2, #1
 80008c4:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	2204      	movs	r2, #4
 80008ca:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	2200      	movs	r2, #0
 80008d2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	695b      	ldr	r3, [r3, #20]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d003      	beq.n	80008e6 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	695b      	ldr	r3, [r3, #20]
 80008e2:	6878      	ldr	r0, [r7, #4]
 80008e4:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	f003 0320 	and.w	r3, r3, #32
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d026      	beq.n	800093e <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80008f0:	68bb      	ldr	r3, [r7, #8]
 80008f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d021      	beq.n	800093e <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	681a      	ldr	r2, [r3, #0]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8000908:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	2220      	movs	r2, #32
 8000910:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000916:	f043 0202 	orr.w	r2, r3, #2
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	2204      	movs	r2, #4
 8000922:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	2200      	movs	r2, #0
 800092a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	695b      	ldr	r3, [r3, #20]
 8000932:	2b00      	cmp	r3, #0
 8000934:	d003      	beq.n	800093e <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	695b      	ldr	r3, [r3, #20]
 800093a:	6878      	ldr	r0, [r7, #4]
 800093c:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	f003 0308 	and.w	r3, r3, #8
 8000944:	2b00      	cmp	r3, #0
 8000946:	d026      	beq.n	8000996 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800094e:	2b00      	cmp	r3, #0
 8000950:	d021      	beq.n	8000996 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	681a      	ldr	r2, [r3, #0]
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8000960:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	2208      	movs	r2, #8
 8000968:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800096e:	f043 0204 	orr.w	r2, r3, #4
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	2204      	movs	r2, #4
 800097a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	2200      	movs	r2, #0
 8000982:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	695b      	ldr	r3, [r3, #20]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d003      	beq.n	8000996 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	695b      	ldr	r3, [r3, #20]
 8000992:	6878      	ldr	r0, [r7, #4]
 8000994:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	f003 0304 	and.w	r3, r3, #4
 800099c:	2b00      	cmp	r3, #0
 800099e:	d013      	beq.n	80009c8 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d00e      	beq.n	80009c8 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80009b8:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	2204      	movs	r2, #4
 80009c0:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80009c2:	6878      	ldr	r0, [r7, #4]
 80009c4:	f000 f853 	bl	8000a6e <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	f003 0302 	and.w	r3, r3, #2
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d024      	beq.n	8000a1c <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d01f      	beq.n	8000a1c <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	681a      	ldr	r2, [r3, #0]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80009ea:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	2202      	movs	r2, #2
 80009f2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	2201      	movs	r2, #1
 8000a00:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2200      	movs	r2, #0
 8000a08:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	691b      	ldr	r3, [r3, #16]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d003      	beq.n	8000a1c <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	691b      	ldr	r3, [r3, #16]
 8000a18:	6878      	ldr	r0, [r7, #4]
 8000a1a:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	f003 0310 	and.w	r3, r3, #16
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d01f      	beq.n	8000a66 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8000a26:	68bb      	ldr	r3, [r7, #8]
 8000a28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d01a      	beq.n	8000a66 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000a3e:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	2210      	movs	r2, #16
 8000a46:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	2201      	movs	r2, #1
 8000a54:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8000a60:	6878      	ldr	r0, [r7, #4]
 8000a62:	f000 f80e 	bl	8000a82 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8000a66:	bf00      	nop
 8000a68:	3710      	adds	r7, #16
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}

08000a6e <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8000a6e:	b480      	push	{r7}
 8000a70:	b083      	sub	sp, #12
 8000a72:	af00      	add	r7, sp, #0
 8000a74:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8000a76:	bf00      	nop
 8000a78:	370c      	adds	r7, #12
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr

08000a82 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8000a82:	b480      	push	{r7}
 8000a84:	b083      	sub	sp, #12
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8000a8a:	bf00      	nop
 8000a8c:	370c      	adds	r7, #12
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr
	...

08000a98 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b087      	sub	sp, #28
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
 8000aa0:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d101      	bne.n	8000ab8 <HAL_DMA2D_ConfigLayer+0x20>
 8000ab4:	2302      	movs	r3, #2
 8000ab6:	e079      	b.n	8000bac <HAL_DMA2D_ConfigLayer+0x114>
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2201      	movs	r2, #1
 8000abc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	2202      	movs	r2, #2
 8000ac4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	011b      	lsls	r3, r3, #4
 8000acc:	3318      	adds	r3, #24
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	4413      	add	r3, r2
 8000ad2:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8000ad4:	693b      	ldr	r3, [r7, #16]
 8000ad6:	685a      	ldr	r2, [r3, #4]
 8000ad8:	693b      	ldr	r3, [r7, #16]
 8000ada:	689b      	ldr	r3, [r3, #8]
 8000adc:	041b      	lsls	r3, r3, #16
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8000ae2:	4b35      	ldr	r3, [pc, #212]	@ (8000bb8 <HAL_DMA2D_ConfigLayer+0x120>)
 8000ae4:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8000ae6:	693b      	ldr	r3, [r7, #16]
 8000ae8:	685b      	ldr	r3, [r3, #4]
 8000aea:	2b0a      	cmp	r3, #10
 8000aec:	d003      	beq.n	8000af6 <HAL_DMA2D_ConfigLayer+0x5e>
 8000aee:	693b      	ldr	r3, [r7, #16]
 8000af0:	685b      	ldr	r3, [r3, #4]
 8000af2:	2b09      	cmp	r3, #9
 8000af4:	d107      	bne.n	8000b06 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8000af6:	693b      	ldr	r3, [r7, #16]
 8000af8:	68db      	ldr	r3, [r3, #12]
 8000afa:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8000afe:	697a      	ldr	r2, [r7, #20]
 8000b00:	4313      	orrs	r3, r2
 8000b02:	617b      	str	r3, [r7, #20]
 8000b04:	e005      	b.n	8000b12 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	68db      	ldr	r3, [r3, #12]
 8000b0a:	061b      	lsls	r3, r3, #24
 8000b0c:	697a      	ldr	r2, [r7, #20]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d120      	bne.n	8000b5a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	43db      	mvns	r3, r3
 8000b22:	ea02 0103 	and.w	r1, r2, r3
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	697a      	ldr	r2, [r7, #20]
 8000b2c:	430a      	orrs	r2, r1
 8000b2e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	693a      	ldr	r2, [r7, #16]
 8000b36:	6812      	ldr	r2, [r2, #0]
 8000b38:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8000b3a:	693b      	ldr	r3, [r7, #16]
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	2b0a      	cmp	r3, #10
 8000b40:	d003      	beq.n	8000b4a <HAL_DMA2D_ConfigLayer+0xb2>
 8000b42:	693b      	ldr	r3, [r7, #16]
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	2b09      	cmp	r3, #9
 8000b48:	d127      	bne.n	8000b9a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8000b4a:	693b      	ldr	r3, [r7, #16]
 8000b4c:	68da      	ldr	r2, [r3, #12]
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8000b56:	629a      	str	r2, [r3, #40]	@ 0x28
 8000b58:	e01f      	b.n	8000b9a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	69da      	ldr	r2, [r3, #28]
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	43db      	mvns	r3, r3
 8000b64:	ea02 0103 	and.w	r1, r2, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	697a      	ldr	r2, [r7, #20]
 8000b6e:	430a      	orrs	r2, r1
 8000b70:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	693a      	ldr	r2, [r7, #16]
 8000b78:	6812      	ldr	r2, [r2, #0]
 8000b7a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8000b7c:	693b      	ldr	r3, [r7, #16]
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	2b0a      	cmp	r3, #10
 8000b82:	d003      	beq.n	8000b8c <HAL_DMA2D_ConfigLayer+0xf4>
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	2b09      	cmp	r3, #9
 8000b8a:	d106      	bne.n	8000b9a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8000b8c:	693b      	ldr	r3, [r7, #16]
 8000b8e:	68da      	ldr	r2, [r3, #12]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8000b98:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8000baa:	2300      	movs	r3, #0
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	371c      	adds	r7, #28
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr
 8000bb8:	ff03000f 	.word	0xff03000f

08000bbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b089      	sub	sp, #36	@ 0x24
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
 8000bc4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	61fb      	str	r3, [r7, #28]
 8000bd6:	e177      	b.n	8000ec8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000bd8:	2201      	movs	r2, #1
 8000bda:	69fb      	ldr	r3, [r7, #28]
 8000bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000be0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	697a      	ldr	r2, [r7, #20]
 8000be8:	4013      	ands	r3, r2
 8000bea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000bec:	693a      	ldr	r2, [r7, #16]
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	f040 8166 	bne.w	8000ec2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	f003 0303 	and.w	r3, r3, #3
 8000bfe:	2b01      	cmp	r3, #1
 8000c00:	d005      	beq.n	8000c0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c0a:	2b02      	cmp	r3, #2
 8000c0c:	d130      	bne.n	8000c70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	689b      	ldr	r3, [r3, #8]
 8000c12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c14:	69fb      	ldr	r3, [r7, #28]
 8000c16:	005b      	lsls	r3, r3, #1
 8000c18:	2203      	movs	r2, #3
 8000c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1e:	43db      	mvns	r3, r3
 8000c20:	69ba      	ldr	r2, [r7, #24]
 8000c22:	4013      	ands	r3, r2
 8000c24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	68da      	ldr	r2, [r3, #12]
 8000c2a:	69fb      	ldr	r3, [r7, #28]
 8000c2c:	005b      	lsls	r3, r3, #1
 8000c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c32:	69ba      	ldr	r2, [r7, #24]
 8000c34:	4313      	orrs	r3, r2
 8000c36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	69ba      	ldr	r2, [r7, #24]
 8000c3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c44:	2201      	movs	r2, #1
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4c:	43db      	mvns	r3, r3
 8000c4e:	69ba      	ldr	r2, [r7, #24]
 8000c50:	4013      	ands	r3, r2
 8000c52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	091b      	lsrs	r3, r3, #4
 8000c5a:	f003 0201 	and.w	r2, r3, #1
 8000c5e:	69fb      	ldr	r3, [r7, #28]
 8000c60:	fa02 f303 	lsl.w	r3, r2, r3
 8000c64:	69ba      	ldr	r2, [r7, #24]
 8000c66:	4313      	orrs	r3, r2
 8000c68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	69ba      	ldr	r2, [r7, #24]
 8000c6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	f003 0303 	and.w	r3, r3, #3
 8000c78:	2b03      	cmp	r3, #3
 8000c7a:	d017      	beq.n	8000cac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	68db      	ldr	r3, [r3, #12]
 8000c80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c82:	69fb      	ldr	r3, [r7, #28]
 8000c84:	005b      	lsls	r3, r3, #1
 8000c86:	2203      	movs	r2, #3
 8000c88:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8c:	43db      	mvns	r3, r3
 8000c8e:	69ba      	ldr	r2, [r7, #24]
 8000c90:	4013      	ands	r3, r2
 8000c92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	689a      	ldr	r2, [r3, #8]
 8000c98:	69fb      	ldr	r3, [r7, #28]
 8000c9a:	005b      	lsls	r3, r3, #1
 8000c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca0:	69ba      	ldr	r2, [r7, #24]
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	69ba      	ldr	r2, [r7, #24]
 8000caa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	f003 0303 	and.w	r3, r3, #3
 8000cb4:	2b02      	cmp	r3, #2
 8000cb6:	d123      	bne.n	8000d00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000cb8:	69fb      	ldr	r3, [r7, #28]
 8000cba:	08da      	lsrs	r2, r3, #3
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	3208      	adds	r2, #8
 8000cc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000cc6:	69fb      	ldr	r3, [r7, #28]
 8000cc8:	f003 0307 	and.w	r3, r3, #7
 8000ccc:	009b      	lsls	r3, r3, #2
 8000cce:	220f      	movs	r2, #15
 8000cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd4:	43db      	mvns	r3, r3
 8000cd6:	69ba      	ldr	r2, [r7, #24]
 8000cd8:	4013      	ands	r3, r2
 8000cda:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	691a      	ldr	r2, [r3, #16]
 8000ce0:	69fb      	ldr	r3, [r7, #28]
 8000ce2:	f003 0307 	and.w	r3, r3, #7
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cec:	69ba      	ldr	r2, [r7, #24]
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	08da      	lsrs	r2, r3, #3
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	3208      	adds	r2, #8
 8000cfa:	69b9      	ldr	r1, [r7, #24]
 8000cfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d06:	69fb      	ldr	r3, [r7, #28]
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	2203      	movs	r2, #3
 8000d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d10:	43db      	mvns	r3, r3
 8000d12:	69ba      	ldr	r2, [r7, #24]
 8000d14:	4013      	ands	r3, r2
 8000d16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	f003 0203 	and.w	r2, r3, #3
 8000d20:	69fb      	ldr	r3, [r7, #28]
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	fa02 f303 	lsl.w	r3, r2, r3
 8000d28:	69ba      	ldr	r2, [r7, #24]
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	69ba      	ldr	r2, [r7, #24]
 8000d32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	f000 80c0 	beq.w	8000ec2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d42:	2300      	movs	r3, #0
 8000d44:	60fb      	str	r3, [r7, #12]
 8000d46:	4b66      	ldr	r3, [pc, #408]	@ (8000ee0 <HAL_GPIO_Init+0x324>)
 8000d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d4a:	4a65      	ldr	r2, [pc, #404]	@ (8000ee0 <HAL_GPIO_Init+0x324>)
 8000d4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d50:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d52:	4b63      	ldr	r3, [pc, #396]	@ (8000ee0 <HAL_GPIO_Init+0x324>)
 8000d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d5e:	4a61      	ldr	r2, [pc, #388]	@ (8000ee4 <HAL_GPIO_Init+0x328>)
 8000d60:	69fb      	ldr	r3, [r7, #28]
 8000d62:	089b      	lsrs	r3, r3, #2
 8000d64:	3302      	adds	r3, #2
 8000d66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d6c:	69fb      	ldr	r3, [r7, #28]
 8000d6e:	f003 0303 	and.w	r3, r3, #3
 8000d72:	009b      	lsls	r3, r3, #2
 8000d74:	220f      	movs	r2, #15
 8000d76:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7a:	43db      	mvns	r3, r3
 8000d7c:	69ba      	ldr	r2, [r7, #24]
 8000d7e:	4013      	ands	r3, r2
 8000d80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4a58      	ldr	r2, [pc, #352]	@ (8000ee8 <HAL_GPIO_Init+0x32c>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d037      	beq.n	8000dfa <HAL_GPIO_Init+0x23e>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4a57      	ldr	r2, [pc, #348]	@ (8000eec <HAL_GPIO_Init+0x330>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d031      	beq.n	8000df6 <HAL_GPIO_Init+0x23a>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4a56      	ldr	r2, [pc, #344]	@ (8000ef0 <HAL_GPIO_Init+0x334>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d02b      	beq.n	8000df2 <HAL_GPIO_Init+0x236>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	4a55      	ldr	r2, [pc, #340]	@ (8000ef4 <HAL_GPIO_Init+0x338>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d025      	beq.n	8000dee <HAL_GPIO_Init+0x232>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4a54      	ldr	r2, [pc, #336]	@ (8000ef8 <HAL_GPIO_Init+0x33c>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d01f      	beq.n	8000dea <HAL_GPIO_Init+0x22e>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4a53      	ldr	r2, [pc, #332]	@ (8000efc <HAL_GPIO_Init+0x340>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d019      	beq.n	8000de6 <HAL_GPIO_Init+0x22a>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4a52      	ldr	r2, [pc, #328]	@ (8000f00 <HAL_GPIO_Init+0x344>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d013      	beq.n	8000de2 <HAL_GPIO_Init+0x226>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4a51      	ldr	r2, [pc, #324]	@ (8000f04 <HAL_GPIO_Init+0x348>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d00d      	beq.n	8000dde <HAL_GPIO_Init+0x222>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4a50      	ldr	r2, [pc, #320]	@ (8000f08 <HAL_GPIO_Init+0x34c>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d007      	beq.n	8000dda <HAL_GPIO_Init+0x21e>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	4a4f      	ldr	r2, [pc, #316]	@ (8000f0c <HAL_GPIO_Init+0x350>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d101      	bne.n	8000dd6 <HAL_GPIO_Init+0x21a>
 8000dd2:	2309      	movs	r3, #9
 8000dd4:	e012      	b.n	8000dfc <HAL_GPIO_Init+0x240>
 8000dd6:	230a      	movs	r3, #10
 8000dd8:	e010      	b.n	8000dfc <HAL_GPIO_Init+0x240>
 8000dda:	2308      	movs	r3, #8
 8000ddc:	e00e      	b.n	8000dfc <HAL_GPIO_Init+0x240>
 8000dde:	2307      	movs	r3, #7
 8000de0:	e00c      	b.n	8000dfc <HAL_GPIO_Init+0x240>
 8000de2:	2306      	movs	r3, #6
 8000de4:	e00a      	b.n	8000dfc <HAL_GPIO_Init+0x240>
 8000de6:	2305      	movs	r3, #5
 8000de8:	e008      	b.n	8000dfc <HAL_GPIO_Init+0x240>
 8000dea:	2304      	movs	r3, #4
 8000dec:	e006      	b.n	8000dfc <HAL_GPIO_Init+0x240>
 8000dee:	2303      	movs	r3, #3
 8000df0:	e004      	b.n	8000dfc <HAL_GPIO_Init+0x240>
 8000df2:	2302      	movs	r3, #2
 8000df4:	e002      	b.n	8000dfc <HAL_GPIO_Init+0x240>
 8000df6:	2301      	movs	r3, #1
 8000df8:	e000      	b.n	8000dfc <HAL_GPIO_Init+0x240>
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	69fa      	ldr	r2, [r7, #28]
 8000dfe:	f002 0203 	and.w	r2, r2, #3
 8000e02:	0092      	lsls	r2, r2, #2
 8000e04:	4093      	lsls	r3, r2
 8000e06:	69ba      	ldr	r2, [r7, #24]
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e0c:	4935      	ldr	r1, [pc, #212]	@ (8000ee4 <HAL_GPIO_Init+0x328>)
 8000e0e:	69fb      	ldr	r3, [r7, #28]
 8000e10:	089b      	lsrs	r3, r3, #2
 8000e12:	3302      	adds	r3, #2
 8000e14:	69ba      	ldr	r2, [r7, #24]
 8000e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e1a:	4b3d      	ldr	r3, [pc, #244]	@ (8000f10 <HAL_GPIO_Init+0x354>)
 8000e1c:	689b      	ldr	r3, [r3, #8]
 8000e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	43db      	mvns	r3, r3
 8000e24:	69ba      	ldr	r2, [r7, #24]
 8000e26:	4013      	ands	r3, r2
 8000e28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d003      	beq.n	8000e3e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000e36:	69ba      	ldr	r2, [r7, #24]
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000e3e:	4a34      	ldr	r2, [pc, #208]	@ (8000f10 <HAL_GPIO_Init+0x354>)
 8000e40:	69bb      	ldr	r3, [r7, #24]
 8000e42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e44:	4b32      	ldr	r3, [pc, #200]	@ (8000f10 <HAL_GPIO_Init+0x354>)
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e4a:	693b      	ldr	r3, [r7, #16]
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	69ba      	ldr	r2, [r7, #24]
 8000e50:	4013      	ands	r3, r2
 8000e52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d003      	beq.n	8000e68 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000e60:	69ba      	ldr	r2, [r7, #24]
 8000e62:	693b      	ldr	r3, [r7, #16]
 8000e64:	4313      	orrs	r3, r2
 8000e66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000e68:	4a29      	ldr	r2, [pc, #164]	@ (8000f10 <HAL_GPIO_Init+0x354>)
 8000e6a:	69bb      	ldr	r3, [r7, #24]
 8000e6c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000e6e:	4b28      	ldr	r3, [pc, #160]	@ (8000f10 <HAL_GPIO_Init+0x354>)
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	43db      	mvns	r3, r3
 8000e78:	69ba      	ldr	r2, [r7, #24]
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d003      	beq.n	8000e92 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000e8a:	69ba      	ldr	r2, [r7, #24]
 8000e8c:	693b      	ldr	r3, [r7, #16]
 8000e8e:	4313      	orrs	r3, r2
 8000e90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000e92:	4a1f      	ldr	r2, [pc, #124]	@ (8000f10 <HAL_GPIO_Init+0x354>)
 8000e94:	69bb      	ldr	r3, [r7, #24]
 8000e96:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e98:	4b1d      	ldr	r3, [pc, #116]	@ (8000f10 <HAL_GPIO_Init+0x354>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e9e:	693b      	ldr	r3, [r7, #16]
 8000ea0:	43db      	mvns	r3, r3
 8000ea2:	69ba      	ldr	r2, [r7, #24]
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d003      	beq.n	8000ebc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8000eb4:	69ba      	ldr	r2, [r7, #24]
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000ebc:	4a14      	ldr	r2, [pc, #80]	@ (8000f10 <HAL_GPIO_Init+0x354>)
 8000ebe:	69bb      	ldr	r3, [r7, #24]
 8000ec0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	61fb      	str	r3, [r7, #28]
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	2b0f      	cmp	r3, #15
 8000ecc:	f67f ae84 	bls.w	8000bd8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000ed0:	bf00      	nop
 8000ed2:	bf00      	nop
 8000ed4:	3724      	adds	r7, #36	@ 0x24
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	40023800 	.word	0x40023800
 8000ee4:	40013800 	.word	0x40013800
 8000ee8:	40020000 	.word	0x40020000
 8000eec:	40020400 	.word	0x40020400
 8000ef0:	40020800 	.word	0x40020800
 8000ef4:	40020c00 	.word	0x40020c00
 8000ef8:	40021000 	.word	0x40021000
 8000efc:	40021400 	.word	0x40021400
 8000f00:	40021800 	.word	0x40021800
 8000f04:	40021c00 	.word	0x40021c00
 8000f08:	40022000 	.word	0x40022000
 8000f0c:	40022400 	.word	0x40022400
 8000f10:	40013c00 	.word	0x40013c00

08000f14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	807b      	strh	r3, [r7, #2]
 8000f20:	4613      	mov	r3, r2
 8000f22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f24:	787b      	ldrb	r3, [r7, #1]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d003      	beq.n	8000f32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f2a:	887a      	ldrh	r2, [r7, #2]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000f30:	e003      	b.n	8000f3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000f32:	887b      	ldrh	r3, [r7, #2]
 8000f34:	041a      	lsls	r2, r3, #16
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	619a      	str	r2, [r3, #24]
}
 8000f3a:	bf00      	nop
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr

08000f46 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8000f46:	b580      	push	{r7, lr}
 8000f48:	b086      	sub	sp, #24
 8000f4a:	af02      	add	r7, sp, #8
 8000f4c:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d101      	bne.n	8000f58 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8000f54:	2301      	movs	r3, #1
 8000f56:	e059      	b.n	800100c <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d106      	bne.n	8000f78 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f00c f9b2 	bl	800d2dc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2203      	movs	r2, #3
 8000f7c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f86:	d102      	bne.n	8000f8e <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4618      	mov	r0, r3
 8000f94:	f005 fab7 	bl	8006506 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6818      	ldr	r0, [r3, #0]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	7c1a      	ldrb	r2, [r3, #16]
 8000fa0:	f88d 2000 	strb.w	r2, [sp]
 8000fa4:	3304      	adds	r3, #4
 8000fa6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fa8:	f005 fa38 	bl	800641c <USB_CoreInit>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d005      	beq.n	8000fbe <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2202      	movs	r2, #2
 8000fb6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e026      	b.n	800100c <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	2101      	movs	r1, #1
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f005 faaf 	bl	8006528 <USB_SetCurrentMode>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d005      	beq.n	8000fdc <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2202      	movs	r2, #2
 8000fd4:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	e017      	b.n	800100c <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6818      	ldr	r0, [r3, #0]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	7c1a      	ldrb	r2, [r3, #16]
 8000fe4:	f88d 2000 	strb.w	r2, [sp]
 8000fe8:	3304      	adds	r3, #4
 8000fea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fec:	f005 fc58 	bl	80068a0 <USB_HostInit>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d005      	beq.n	8001002 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2202      	movs	r2, #2
 8000ffa:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
 8001000:	e004      	b.n	800100c <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2201      	movs	r2, #1
 8001006:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800100a:	2300      	movs	r3, #0
}
 800100c:	4618      	mov	r0, r3
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001014:	b590      	push	{r4, r7, lr}
 8001016:	b08b      	sub	sp, #44	@ 0x2c
 8001018:	af04      	add	r7, sp, #16
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	4608      	mov	r0, r1
 800101e:	4611      	mov	r1, r2
 8001020:	461a      	mov	r2, r3
 8001022:	4603      	mov	r3, r0
 8001024:	70fb      	strb	r3, [r7, #3]
 8001026:	460b      	mov	r3, r1
 8001028:	70bb      	strb	r3, [r7, #2]
 800102a:	4613      	mov	r3, r2
 800102c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 800102e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001030:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001038:	2b01      	cmp	r3, #1
 800103a:	d101      	bne.n	8001040 <HAL_HCD_HC_Init+0x2c>
 800103c:	2302      	movs	r3, #2
 800103e:	e09d      	b.n	800117c <HAL_HCD_HC_Init+0x168>
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2201      	movs	r2, #1
 8001044:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8001048:	78fa      	ldrb	r2, [r7, #3]
 800104a:	6879      	ldr	r1, [r7, #4]
 800104c:	4613      	mov	r3, r2
 800104e:	011b      	lsls	r3, r3, #4
 8001050:	1a9b      	subs	r3, r3, r2
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	440b      	add	r3, r1
 8001056:	3319      	adds	r3, #25
 8001058:	2200      	movs	r2, #0
 800105a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800105c:	78fa      	ldrb	r2, [r7, #3]
 800105e:	6879      	ldr	r1, [r7, #4]
 8001060:	4613      	mov	r3, r2
 8001062:	011b      	lsls	r3, r3, #4
 8001064:	1a9b      	subs	r3, r3, r2
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	440b      	add	r3, r1
 800106a:	3314      	adds	r3, #20
 800106c:	787a      	ldrb	r2, [r7, #1]
 800106e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001070:	78fa      	ldrb	r2, [r7, #3]
 8001072:	6879      	ldr	r1, [r7, #4]
 8001074:	4613      	mov	r3, r2
 8001076:	011b      	lsls	r3, r3, #4
 8001078:	1a9b      	subs	r3, r3, r2
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	440b      	add	r3, r1
 800107e:	3315      	adds	r3, #21
 8001080:	78fa      	ldrb	r2, [r7, #3]
 8001082:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001084:	78fa      	ldrb	r2, [r7, #3]
 8001086:	6879      	ldr	r1, [r7, #4]
 8001088:	4613      	mov	r3, r2
 800108a:	011b      	lsls	r3, r3, #4
 800108c:	1a9b      	subs	r3, r3, r2
 800108e:	009b      	lsls	r3, r3, #2
 8001090:	440b      	add	r3, r1
 8001092:	3326      	adds	r3, #38	@ 0x26
 8001094:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001098:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800109a:	78fa      	ldrb	r2, [r7, #3]
 800109c:	78bb      	ldrb	r3, [r7, #2]
 800109e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80010a2:	b2d8      	uxtb	r0, r3
 80010a4:	6879      	ldr	r1, [r7, #4]
 80010a6:	4613      	mov	r3, r2
 80010a8:	011b      	lsls	r3, r3, #4
 80010aa:	1a9b      	subs	r3, r3, r2
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	440b      	add	r3, r1
 80010b0:	3316      	adds	r3, #22
 80010b2:	4602      	mov	r2, r0
 80010b4:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80010b6:	78fb      	ldrb	r3, [r7, #3]
 80010b8:	4619      	mov	r1, r3
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f000 fba4 	bl	8001808 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80010c0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	da0a      	bge.n	80010de <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80010c8:	78fa      	ldrb	r2, [r7, #3]
 80010ca:	6879      	ldr	r1, [r7, #4]
 80010cc:	4613      	mov	r3, r2
 80010ce:	011b      	lsls	r3, r3, #4
 80010d0:	1a9b      	subs	r3, r3, r2
 80010d2:	009b      	lsls	r3, r3, #2
 80010d4:	440b      	add	r3, r1
 80010d6:	3317      	adds	r3, #23
 80010d8:	2201      	movs	r2, #1
 80010da:	701a      	strb	r2, [r3, #0]
 80010dc:	e009      	b.n	80010f2 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80010de:	78fa      	ldrb	r2, [r7, #3]
 80010e0:	6879      	ldr	r1, [r7, #4]
 80010e2:	4613      	mov	r3, r2
 80010e4:	011b      	lsls	r3, r3, #4
 80010e6:	1a9b      	subs	r3, r3, r2
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	440b      	add	r3, r1
 80010ec:	3317      	adds	r3, #23
 80010ee:	2200      	movs	r2, #0
 80010f0:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f005 fd36 	bl	8006b68 <USB_GetHostSpeed>
 80010fc:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80010fe:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001102:	2b01      	cmp	r3, #1
 8001104:	d10b      	bne.n	800111e <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8001106:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800110a:	2b01      	cmp	r3, #1
 800110c:	d107      	bne.n	800111e <HAL_HCD_HC_Init+0x10a>
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d104      	bne.n	800111e <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	2bbc      	cmp	r3, #188	@ 0xbc
 8001118:	d901      	bls.n	800111e <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800111a:	23bc      	movs	r3, #188	@ 0xbc
 800111c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800111e:	78fa      	ldrb	r2, [r7, #3]
 8001120:	6879      	ldr	r1, [r7, #4]
 8001122:	4613      	mov	r3, r2
 8001124:	011b      	lsls	r3, r3, #4
 8001126:	1a9b      	subs	r3, r3, r2
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	440b      	add	r3, r1
 800112c:	3318      	adds	r3, #24
 800112e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001132:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001134:	78fa      	ldrb	r2, [r7, #3]
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	b298      	uxth	r0, r3
 800113a:	6879      	ldr	r1, [r7, #4]
 800113c:	4613      	mov	r3, r2
 800113e:	011b      	lsls	r3, r3, #4
 8001140:	1a9b      	subs	r3, r3, r2
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	440b      	add	r3, r1
 8001146:	3328      	adds	r3, #40	@ 0x28
 8001148:	4602      	mov	r2, r0
 800114a:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6818      	ldr	r0, [r3, #0]
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	b29b      	uxth	r3, r3
 8001154:	787c      	ldrb	r4, [r7, #1]
 8001156:	78ba      	ldrb	r2, [r7, #2]
 8001158:	78f9      	ldrb	r1, [r7, #3]
 800115a:	9302      	str	r3, [sp, #8]
 800115c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001160:	9301      	str	r3, [sp, #4]
 8001162:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001166:	9300      	str	r3, [sp, #0]
 8001168:	4623      	mov	r3, r4
 800116a:	f005 fd25 	bl	8006bb8 <USB_HC_Init>
 800116e:	4603      	mov	r3, r0
 8001170:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2200      	movs	r2, #0
 8001176:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800117a:	7bfb      	ldrb	r3, [r7, #15]
}
 800117c:	4618      	mov	r0, r3
 800117e:	371c      	adds	r7, #28
 8001180:	46bd      	mov	sp, r7
 8001182:	bd90      	pop	{r4, r7, pc}

08001184 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	4608      	mov	r0, r1
 800118e:	4611      	mov	r1, r2
 8001190:	461a      	mov	r2, r3
 8001192:	4603      	mov	r3, r0
 8001194:	70fb      	strb	r3, [r7, #3]
 8001196:	460b      	mov	r3, r1
 8001198:	70bb      	strb	r3, [r7, #2]
 800119a:	4613      	mov	r3, r2
 800119c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800119e:	78fa      	ldrb	r2, [r7, #3]
 80011a0:	6879      	ldr	r1, [r7, #4]
 80011a2:	4613      	mov	r3, r2
 80011a4:	011b      	lsls	r3, r3, #4
 80011a6:	1a9b      	subs	r3, r3, r2
 80011a8:	009b      	lsls	r3, r3, #2
 80011aa:	440b      	add	r3, r1
 80011ac:	3317      	adds	r3, #23
 80011ae:	78ba      	ldrb	r2, [r7, #2]
 80011b0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80011b2:	78fa      	ldrb	r2, [r7, #3]
 80011b4:	6879      	ldr	r1, [r7, #4]
 80011b6:	4613      	mov	r3, r2
 80011b8:	011b      	lsls	r3, r3, #4
 80011ba:	1a9b      	subs	r3, r3, r2
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	440b      	add	r3, r1
 80011c0:	3326      	adds	r3, #38	@ 0x26
 80011c2:	787a      	ldrb	r2, [r7, #1]
 80011c4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80011c6:	7c3b      	ldrb	r3, [r7, #16]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d114      	bne.n	80011f6 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80011cc:	78fa      	ldrb	r2, [r7, #3]
 80011ce:	6879      	ldr	r1, [r7, #4]
 80011d0:	4613      	mov	r3, r2
 80011d2:	011b      	lsls	r3, r3, #4
 80011d4:	1a9b      	subs	r3, r3, r2
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	440b      	add	r3, r1
 80011da:	332a      	adds	r3, #42	@ 0x2a
 80011dc:	2203      	movs	r2, #3
 80011de:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80011e0:	78fa      	ldrb	r2, [r7, #3]
 80011e2:	6879      	ldr	r1, [r7, #4]
 80011e4:	4613      	mov	r3, r2
 80011e6:	011b      	lsls	r3, r3, #4
 80011e8:	1a9b      	subs	r3, r3, r2
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	440b      	add	r3, r1
 80011ee:	3319      	adds	r3, #25
 80011f0:	7f3a      	ldrb	r2, [r7, #28]
 80011f2:	701a      	strb	r2, [r3, #0]
 80011f4:	e009      	b.n	800120a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80011f6:	78fa      	ldrb	r2, [r7, #3]
 80011f8:	6879      	ldr	r1, [r7, #4]
 80011fa:	4613      	mov	r3, r2
 80011fc:	011b      	lsls	r3, r3, #4
 80011fe:	1a9b      	subs	r3, r3, r2
 8001200:	009b      	lsls	r3, r3, #2
 8001202:	440b      	add	r3, r1
 8001204:	332a      	adds	r3, #42	@ 0x2a
 8001206:	2202      	movs	r2, #2
 8001208:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800120a:	787b      	ldrb	r3, [r7, #1]
 800120c:	2b03      	cmp	r3, #3
 800120e:	f200 8102 	bhi.w	8001416 <HAL_HCD_HC_SubmitRequest+0x292>
 8001212:	a201      	add	r2, pc, #4	@ (adr r2, 8001218 <HAL_HCD_HC_SubmitRequest+0x94>)
 8001214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001218:	08001229 	.word	0x08001229
 800121c:	08001401 	.word	0x08001401
 8001220:	080012ed 	.word	0x080012ed
 8001224:	08001377 	.word	0x08001377
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001228:	7c3b      	ldrb	r3, [r7, #16]
 800122a:	2b01      	cmp	r3, #1
 800122c:	f040 80f5 	bne.w	800141a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001230:	78bb      	ldrb	r3, [r7, #2]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d12d      	bne.n	8001292 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8001236:	8b3b      	ldrh	r3, [r7, #24]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d109      	bne.n	8001250 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 800123c:	78fa      	ldrb	r2, [r7, #3]
 800123e:	6879      	ldr	r1, [r7, #4]
 8001240:	4613      	mov	r3, r2
 8001242:	011b      	lsls	r3, r3, #4
 8001244:	1a9b      	subs	r3, r3, r2
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	440b      	add	r3, r1
 800124a:	333d      	adds	r3, #61	@ 0x3d
 800124c:	2201      	movs	r2, #1
 800124e:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001250:	78fa      	ldrb	r2, [r7, #3]
 8001252:	6879      	ldr	r1, [r7, #4]
 8001254:	4613      	mov	r3, r2
 8001256:	011b      	lsls	r3, r3, #4
 8001258:	1a9b      	subs	r3, r3, r2
 800125a:	009b      	lsls	r3, r3, #2
 800125c:	440b      	add	r3, r1
 800125e:	333d      	adds	r3, #61	@ 0x3d
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d10a      	bne.n	800127c <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001266:	78fa      	ldrb	r2, [r7, #3]
 8001268:	6879      	ldr	r1, [r7, #4]
 800126a:	4613      	mov	r3, r2
 800126c:	011b      	lsls	r3, r3, #4
 800126e:	1a9b      	subs	r3, r3, r2
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	440b      	add	r3, r1
 8001274:	332a      	adds	r3, #42	@ 0x2a
 8001276:	2200      	movs	r2, #0
 8001278:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800127a:	e0ce      	b.n	800141a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800127c:	78fa      	ldrb	r2, [r7, #3]
 800127e:	6879      	ldr	r1, [r7, #4]
 8001280:	4613      	mov	r3, r2
 8001282:	011b      	lsls	r3, r3, #4
 8001284:	1a9b      	subs	r3, r3, r2
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	440b      	add	r3, r1
 800128a:	332a      	adds	r3, #42	@ 0x2a
 800128c:	2202      	movs	r2, #2
 800128e:	701a      	strb	r2, [r3, #0]
      break;
 8001290:	e0c3      	b.n	800141a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8001292:	78fa      	ldrb	r2, [r7, #3]
 8001294:	6879      	ldr	r1, [r7, #4]
 8001296:	4613      	mov	r3, r2
 8001298:	011b      	lsls	r3, r3, #4
 800129a:	1a9b      	subs	r3, r3, r2
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	440b      	add	r3, r1
 80012a0:	331a      	adds	r3, #26
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	f040 80b8 	bne.w	800141a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80012aa:	78fa      	ldrb	r2, [r7, #3]
 80012ac:	6879      	ldr	r1, [r7, #4]
 80012ae:	4613      	mov	r3, r2
 80012b0:	011b      	lsls	r3, r3, #4
 80012b2:	1a9b      	subs	r3, r3, r2
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	440b      	add	r3, r1
 80012b8:	333c      	adds	r3, #60	@ 0x3c
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d10a      	bne.n	80012d6 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80012c0:	78fa      	ldrb	r2, [r7, #3]
 80012c2:	6879      	ldr	r1, [r7, #4]
 80012c4:	4613      	mov	r3, r2
 80012c6:	011b      	lsls	r3, r3, #4
 80012c8:	1a9b      	subs	r3, r3, r2
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	440b      	add	r3, r1
 80012ce:	332a      	adds	r3, #42	@ 0x2a
 80012d0:	2200      	movs	r2, #0
 80012d2:	701a      	strb	r2, [r3, #0]
      break;
 80012d4:	e0a1      	b.n	800141a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80012d6:	78fa      	ldrb	r2, [r7, #3]
 80012d8:	6879      	ldr	r1, [r7, #4]
 80012da:	4613      	mov	r3, r2
 80012dc:	011b      	lsls	r3, r3, #4
 80012de:	1a9b      	subs	r3, r3, r2
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	440b      	add	r3, r1
 80012e4:	332a      	adds	r3, #42	@ 0x2a
 80012e6:	2202      	movs	r2, #2
 80012e8:	701a      	strb	r2, [r3, #0]
      break;
 80012ea:	e096      	b.n	800141a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80012ec:	78bb      	ldrb	r3, [r7, #2]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d120      	bne.n	8001334 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80012f2:	78fa      	ldrb	r2, [r7, #3]
 80012f4:	6879      	ldr	r1, [r7, #4]
 80012f6:	4613      	mov	r3, r2
 80012f8:	011b      	lsls	r3, r3, #4
 80012fa:	1a9b      	subs	r3, r3, r2
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	440b      	add	r3, r1
 8001300:	333d      	adds	r3, #61	@ 0x3d
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d10a      	bne.n	800131e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001308:	78fa      	ldrb	r2, [r7, #3]
 800130a:	6879      	ldr	r1, [r7, #4]
 800130c:	4613      	mov	r3, r2
 800130e:	011b      	lsls	r3, r3, #4
 8001310:	1a9b      	subs	r3, r3, r2
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	440b      	add	r3, r1
 8001316:	332a      	adds	r3, #42	@ 0x2a
 8001318:	2200      	movs	r2, #0
 800131a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800131c:	e07e      	b.n	800141c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800131e:	78fa      	ldrb	r2, [r7, #3]
 8001320:	6879      	ldr	r1, [r7, #4]
 8001322:	4613      	mov	r3, r2
 8001324:	011b      	lsls	r3, r3, #4
 8001326:	1a9b      	subs	r3, r3, r2
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	440b      	add	r3, r1
 800132c:	332a      	adds	r3, #42	@ 0x2a
 800132e:	2202      	movs	r2, #2
 8001330:	701a      	strb	r2, [r3, #0]
      break;
 8001332:	e073      	b.n	800141c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001334:	78fa      	ldrb	r2, [r7, #3]
 8001336:	6879      	ldr	r1, [r7, #4]
 8001338:	4613      	mov	r3, r2
 800133a:	011b      	lsls	r3, r3, #4
 800133c:	1a9b      	subs	r3, r3, r2
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	440b      	add	r3, r1
 8001342:	333c      	adds	r3, #60	@ 0x3c
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d10a      	bne.n	8001360 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800134a:	78fa      	ldrb	r2, [r7, #3]
 800134c:	6879      	ldr	r1, [r7, #4]
 800134e:	4613      	mov	r3, r2
 8001350:	011b      	lsls	r3, r3, #4
 8001352:	1a9b      	subs	r3, r3, r2
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	440b      	add	r3, r1
 8001358:	332a      	adds	r3, #42	@ 0x2a
 800135a:	2200      	movs	r2, #0
 800135c:	701a      	strb	r2, [r3, #0]
      break;
 800135e:	e05d      	b.n	800141c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001360:	78fa      	ldrb	r2, [r7, #3]
 8001362:	6879      	ldr	r1, [r7, #4]
 8001364:	4613      	mov	r3, r2
 8001366:	011b      	lsls	r3, r3, #4
 8001368:	1a9b      	subs	r3, r3, r2
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	440b      	add	r3, r1
 800136e:	332a      	adds	r3, #42	@ 0x2a
 8001370:	2202      	movs	r2, #2
 8001372:	701a      	strb	r2, [r3, #0]
      break;
 8001374:	e052      	b.n	800141c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001376:	78bb      	ldrb	r3, [r7, #2]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d120      	bne.n	80013be <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800137c:	78fa      	ldrb	r2, [r7, #3]
 800137e:	6879      	ldr	r1, [r7, #4]
 8001380:	4613      	mov	r3, r2
 8001382:	011b      	lsls	r3, r3, #4
 8001384:	1a9b      	subs	r3, r3, r2
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	440b      	add	r3, r1
 800138a:	333d      	adds	r3, #61	@ 0x3d
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d10a      	bne.n	80013a8 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001392:	78fa      	ldrb	r2, [r7, #3]
 8001394:	6879      	ldr	r1, [r7, #4]
 8001396:	4613      	mov	r3, r2
 8001398:	011b      	lsls	r3, r3, #4
 800139a:	1a9b      	subs	r3, r3, r2
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	440b      	add	r3, r1
 80013a0:	332a      	adds	r3, #42	@ 0x2a
 80013a2:	2200      	movs	r2, #0
 80013a4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80013a6:	e039      	b.n	800141c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80013a8:	78fa      	ldrb	r2, [r7, #3]
 80013aa:	6879      	ldr	r1, [r7, #4]
 80013ac:	4613      	mov	r3, r2
 80013ae:	011b      	lsls	r3, r3, #4
 80013b0:	1a9b      	subs	r3, r3, r2
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	440b      	add	r3, r1
 80013b6:	332a      	adds	r3, #42	@ 0x2a
 80013b8:	2202      	movs	r2, #2
 80013ba:	701a      	strb	r2, [r3, #0]
      break;
 80013bc:	e02e      	b.n	800141c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80013be:	78fa      	ldrb	r2, [r7, #3]
 80013c0:	6879      	ldr	r1, [r7, #4]
 80013c2:	4613      	mov	r3, r2
 80013c4:	011b      	lsls	r3, r3, #4
 80013c6:	1a9b      	subs	r3, r3, r2
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	440b      	add	r3, r1
 80013cc:	333c      	adds	r3, #60	@ 0x3c
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d10a      	bne.n	80013ea <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80013d4:	78fa      	ldrb	r2, [r7, #3]
 80013d6:	6879      	ldr	r1, [r7, #4]
 80013d8:	4613      	mov	r3, r2
 80013da:	011b      	lsls	r3, r3, #4
 80013dc:	1a9b      	subs	r3, r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	440b      	add	r3, r1
 80013e2:	332a      	adds	r3, #42	@ 0x2a
 80013e4:	2200      	movs	r2, #0
 80013e6:	701a      	strb	r2, [r3, #0]
      break;
 80013e8:	e018      	b.n	800141c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80013ea:	78fa      	ldrb	r2, [r7, #3]
 80013ec:	6879      	ldr	r1, [r7, #4]
 80013ee:	4613      	mov	r3, r2
 80013f0:	011b      	lsls	r3, r3, #4
 80013f2:	1a9b      	subs	r3, r3, r2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	440b      	add	r3, r1
 80013f8:	332a      	adds	r3, #42	@ 0x2a
 80013fa:	2202      	movs	r2, #2
 80013fc:	701a      	strb	r2, [r3, #0]
      break;
 80013fe:	e00d      	b.n	800141c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001400:	78fa      	ldrb	r2, [r7, #3]
 8001402:	6879      	ldr	r1, [r7, #4]
 8001404:	4613      	mov	r3, r2
 8001406:	011b      	lsls	r3, r3, #4
 8001408:	1a9b      	subs	r3, r3, r2
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	440b      	add	r3, r1
 800140e:	332a      	adds	r3, #42	@ 0x2a
 8001410:	2200      	movs	r2, #0
 8001412:	701a      	strb	r2, [r3, #0]
      break;
 8001414:	e002      	b.n	800141c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001416:	bf00      	nop
 8001418:	e000      	b.n	800141c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800141a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800141c:	78fa      	ldrb	r2, [r7, #3]
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	4613      	mov	r3, r2
 8001422:	011b      	lsls	r3, r3, #4
 8001424:	1a9b      	subs	r3, r3, r2
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	440b      	add	r3, r1
 800142a:	332c      	adds	r3, #44	@ 0x2c
 800142c:	697a      	ldr	r2, [r7, #20]
 800142e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001430:	78fa      	ldrb	r2, [r7, #3]
 8001432:	8b39      	ldrh	r1, [r7, #24]
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	4613      	mov	r3, r2
 8001438:	011b      	lsls	r3, r3, #4
 800143a:	1a9b      	subs	r3, r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	4403      	add	r3, r0
 8001440:	3334      	adds	r3, #52	@ 0x34
 8001442:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001444:	78fa      	ldrb	r2, [r7, #3]
 8001446:	6879      	ldr	r1, [r7, #4]
 8001448:	4613      	mov	r3, r2
 800144a:	011b      	lsls	r3, r3, #4
 800144c:	1a9b      	subs	r3, r3, r2
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	440b      	add	r3, r1
 8001452:	334c      	adds	r3, #76	@ 0x4c
 8001454:	2200      	movs	r2, #0
 8001456:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001458:	78fa      	ldrb	r2, [r7, #3]
 800145a:	6879      	ldr	r1, [r7, #4]
 800145c:	4613      	mov	r3, r2
 800145e:	011b      	lsls	r3, r3, #4
 8001460:	1a9b      	subs	r3, r3, r2
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	440b      	add	r3, r1
 8001466:	3338      	adds	r3, #56	@ 0x38
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800146c:	78fa      	ldrb	r2, [r7, #3]
 800146e:	6879      	ldr	r1, [r7, #4]
 8001470:	4613      	mov	r3, r2
 8001472:	011b      	lsls	r3, r3, #4
 8001474:	1a9b      	subs	r3, r3, r2
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	440b      	add	r3, r1
 800147a:	3315      	adds	r3, #21
 800147c:	78fa      	ldrb	r2, [r7, #3]
 800147e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001480:	78fa      	ldrb	r2, [r7, #3]
 8001482:	6879      	ldr	r1, [r7, #4]
 8001484:	4613      	mov	r3, r2
 8001486:	011b      	lsls	r3, r3, #4
 8001488:	1a9b      	subs	r3, r3, r2
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	440b      	add	r3, r1
 800148e:	334d      	adds	r3, #77	@ 0x4d
 8001490:	2200      	movs	r2, #0
 8001492:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6818      	ldr	r0, [r3, #0]
 8001498:	78fa      	ldrb	r2, [r7, #3]
 800149a:	4613      	mov	r3, r2
 800149c:	011b      	lsls	r3, r3, #4
 800149e:	1a9b      	subs	r3, r3, r2
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	3310      	adds	r3, #16
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	4413      	add	r3, r2
 80014a8:	1d19      	adds	r1, r3, #4
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	799b      	ldrb	r3, [r3, #6]
 80014ae:	461a      	mov	r2, r3
 80014b0:	f005 fcae 	bl	8006e10 <USB_HC_StartXfer>
 80014b4:	4603      	mov	r3, r0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop

080014c0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f005 f99c 	bl	8006814 <USB_GetMode>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b01      	cmp	r3, #1
 80014e0:	f040 80fb 	bne.w	80016da <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f005 f95f 	bl	80067ac <USB_ReadInterrupts>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	f000 80f1 	beq.w	80016d8 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4618      	mov	r0, r3
 80014fc:	f005 f956 	bl	80067ac <USB_ReadInterrupts>
 8001500:	4603      	mov	r3, r0
 8001502:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001506:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800150a:	d104      	bne.n	8001516 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001514:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4618      	mov	r0, r3
 800151c:	f005 f946 	bl	80067ac <USB_ReadInterrupts>
 8001520:	4603      	mov	r3, r0
 8001522:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001526:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800152a:	d104      	bne.n	8001536 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001534:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4618      	mov	r0, r3
 800153c:	f005 f936 	bl	80067ac <USB_ReadInterrupts>
 8001540:	4603      	mov	r3, r0
 8001542:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001546:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800154a:	d104      	bne.n	8001556 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001554:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4618      	mov	r0, r3
 800155c:	f005 f926 	bl	80067ac <USB_ReadInterrupts>
 8001560:	4603      	mov	r3, r0
 8001562:	f003 0302 	and.w	r3, r3, #2
 8001566:	2b02      	cmp	r3, #2
 8001568:	d103      	bne.n	8001572 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2202      	movs	r2, #2
 8001570:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4618      	mov	r0, r3
 8001578:	f005 f918 	bl	80067ac <USB_ReadInterrupts>
 800157c:	4603      	mov	r3, r0
 800157e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001582:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001586:	d120      	bne.n	80015ca <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001590:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f003 0301 	and.w	r3, r3, #1
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d113      	bne.n	80015ca <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80015a2:	2110      	movs	r1, #16
 80015a4:	6938      	ldr	r0, [r7, #16]
 80015a6:	f005 f80b 	bl	80065c0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80015aa:	6938      	ldr	r0, [r7, #16]
 80015ac:	f005 f83a 	bl	8006624 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	7a5b      	ldrb	r3, [r3, #9]
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d105      	bne.n	80015c4 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2101      	movs	r1, #1
 80015be:	4618      	mov	r0, r3
 80015c0:	f005 fa32 	bl	8006a28 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f00b ff03 	bl	800d3d0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f005 f8ec 	bl	80067ac <USB_ReadInterrupts>
 80015d4:	4603      	mov	r3, r0
 80015d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80015da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015de:	d102      	bne.n	80015e6 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f001 fd4d 	bl	8003080 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4618      	mov	r0, r3
 80015ec:	f005 f8de 	bl	80067ac <USB_ReadInterrupts>
 80015f0:	4603      	mov	r3, r0
 80015f2:	f003 0308 	and.w	r3, r3, #8
 80015f6:	2b08      	cmp	r3, #8
 80015f8:	d106      	bne.n	8001608 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f00b fecc 	bl	800d398 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2208      	movs	r2, #8
 8001606:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4618      	mov	r0, r3
 800160e:	f005 f8cd 	bl	80067ac <USB_ReadInterrupts>
 8001612:	4603      	mov	r3, r0
 8001614:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001618:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800161c:	d139      	bne.n	8001692 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4618      	mov	r0, r3
 8001624:	f005 fe6e 	bl	8007304 <USB_HC_ReadInterrupt>
 8001628:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800162a:	2300      	movs	r3, #0
 800162c:	617b      	str	r3, [r7, #20]
 800162e:	e025      	b.n	800167c <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	f003 030f 	and.w	r3, r3, #15
 8001636:	68ba      	ldr	r2, [r7, #8]
 8001638:	fa22 f303 	lsr.w	r3, r2, r3
 800163c:	f003 0301 	and.w	r3, r3, #1
 8001640:	2b00      	cmp	r3, #0
 8001642:	d018      	beq.n	8001676 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	015a      	lsls	r2, r3, #5
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	4413      	add	r3, r2
 800164c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001656:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800165a:	d106      	bne.n	800166a <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	b2db      	uxtb	r3, r3
 8001660:	4619      	mov	r1, r3
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f000 f905 	bl	8001872 <HCD_HC_IN_IRQHandler>
 8001668:	e005      	b.n	8001676 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	b2db      	uxtb	r3, r3
 800166e:	4619      	mov	r1, r3
 8001670:	6878      	ldr	r0, [r7, #4]
 8001672:	f000 ff67 	bl	8002544 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	3301      	adds	r3, #1
 800167a:	617b      	str	r3, [r7, #20]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	795b      	ldrb	r3, [r3, #5]
 8001680:	461a      	mov	r2, r3
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	4293      	cmp	r3, r2
 8001686:	d3d3      	bcc.n	8001630 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001690:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4618      	mov	r0, r3
 8001698:	f005 f888 	bl	80067ac <USB_ReadInterrupts>
 800169c:	4603      	mov	r3, r0
 800169e:	f003 0310 	and.w	r3, r3, #16
 80016a2:	2b10      	cmp	r3, #16
 80016a4:	d101      	bne.n	80016aa <HAL_HCD_IRQHandler+0x1ea>
 80016a6:	2301      	movs	r3, #1
 80016a8:	e000      	b.n	80016ac <HAL_HCD_IRQHandler+0x1ec>
 80016aa:	2300      	movs	r3, #0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d014      	beq.n	80016da <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	699a      	ldr	r2, [r3, #24]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f022 0210 	bic.w	r2, r2, #16
 80016be:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f001 fbfe 	bl	8002ec2 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	699a      	ldr	r2, [r3, #24]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f042 0210 	orr.w	r2, r2, #16
 80016d4:	619a      	str	r2, [r3, #24]
 80016d6:	e000      	b.n	80016da <HAL_HCD_IRQHandler+0x21a>
      return;
 80016d8:	bf00      	nop
    }
  }
}
 80016da:	3718      	adds	r7, #24
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80016ee:	2b01      	cmp	r3, #1
 80016f0:	d101      	bne.n	80016f6 <HAL_HCD_Start+0x16>
 80016f2:	2302      	movs	r3, #2
 80016f4:	e013      	b.n	800171e <HAL_HCD_Start+0x3e>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2201      	movs	r2, #1
 80016fa:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2101      	movs	r1, #1
 8001704:	4618      	mov	r0, r3
 8001706:	f005 f9f6 	bl	8006af6 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4618      	mov	r0, r3
 8001710:	f004 fee8 	bl	80064e4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}

08001726 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	b082      	sub	sp, #8
 800172a:	af00      	add	r7, sp, #0
 800172c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001734:	2b01      	cmp	r3, #1
 8001736:	d101      	bne.n	800173c <HAL_HCD_Stop+0x16>
 8001738:	2302      	movs	r3, #2
 800173a:	e00d      	b.n	8001758 <HAL_HCD_Stop+0x32>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2201      	movs	r2, #1
 8001740:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4618      	mov	r0, r3
 800174a:	f005 ff49 	bl	80075e0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2200      	movs	r2, #0
 8001752:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001756:	2300      	movs	r3, #0
}
 8001758:	4618      	mov	r0, r3
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}

08001760 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4618      	mov	r0, r3
 800176e:	f005 f998 	bl	8006aa2 <USB_ResetPort>
 8001772:	4603      	mov	r3, r0
}
 8001774:	4618      	mov	r0, r3
 8001776:	3708      	adds	r7, #8
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}

0800177c <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
 8001784:	460b      	mov	r3, r1
 8001786:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001788:	78fa      	ldrb	r2, [r7, #3]
 800178a:	6879      	ldr	r1, [r7, #4]
 800178c:	4613      	mov	r3, r2
 800178e:	011b      	lsls	r3, r3, #4
 8001790:	1a9b      	subs	r3, r3, r2
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	440b      	add	r3, r1
 8001796:	334c      	adds	r3, #76	@ 0x4c
 8001798:	781b      	ldrb	r3, [r3, #0]
}
 800179a:	4618      	mov	r0, r3
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80017a6:	b480      	push	{r7}
 80017a8:	b083      	sub	sp, #12
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	6078      	str	r0, [r7, #4]
 80017ae:	460b      	mov	r3, r1
 80017b0:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80017b2:	78fa      	ldrb	r2, [r7, #3]
 80017b4:	6879      	ldr	r1, [r7, #4]
 80017b6:	4613      	mov	r3, r2
 80017b8:	011b      	lsls	r3, r3, #4
 80017ba:	1a9b      	subs	r3, r3, r2
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	440b      	add	r3, r1
 80017c0:	3338      	adds	r3, #56	@ 0x38
 80017c2:	681b      	ldr	r3, [r3, #0]
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4618      	mov	r0, r3
 80017de:	f005 f9da 	bl	8006b96 <USB_GetCurrentFrame>
 80017e2:	4603      	mov	r3, r0
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}

080017ec <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f005 f9b5 	bl	8006b68 <USB_GetHostSpeed>
 80017fe:	4603      	mov	r3, r0
}
 8001800:	4618      	mov	r0, r3
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	460b      	mov	r3, r1
 8001812:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001814:	78fa      	ldrb	r2, [r7, #3]
 8001816:	6879      	ldr	r1, [r7, #4]
 8001818:	4613      	mov	r3, r2
 800181a:	011b      	lsls	r3, r3, #4
 800181c:	1a9b      	subs	r3, r3, r2
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	440b      	add	r3, r1
 8001822:	331a      	adds	r3, #26
 8001824:	2200      	movs	r2, #0
 8001826:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001828:	78fa      	ldrb	r2, [r7, #3]
 800182a:	6879      	ldr	r1, [r7, #4]
 800182c:	4613      	mov	r3, r2
 800182e:	011b      	lsls	r3, r3, #4
 8001830:	1a9b      	subs	r3, r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	440b      	add	r3, r1
 8001836:	331b      	adds	r3, #27
 8001838:	2200      	movs	r2, #0
 800183a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 800183c:	78fa      	ldrb	r2, [r7, #3]
 800183e:	6879      	ldr	r1, [r7, #4]
 8001840:	4613      	mov	r3, r2
 8001842:	011b      	lsls	r3, r3, #4
 8001844:	1a9b      	subs	r3, r3, r2
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	440b      	add	r3, r1
 800184a:	3325      	adds	r3, #37	@ 0x25
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001850:	78fa      	ldrb	r2, [r7, #3]
 8001852:	6879      	ldr	r1, [r7, #4]
 8001854:	4613      	mov	r3, r2
 8001856:	011b      	lsls	r3, r3, #4
 8001858:	1a9b      	subs	r3, r3, r2
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	440b      	add	r3, r1
 800185e:	3324      	adds	r3, #36	@ 0x24
 8001860:	2200      	movs	r2, #0
 8001862:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr

08001872 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001872:	b580      	push	{r7, lr}
 8001874:	b086      	sub	sp, #24
 8001876:	af00      	add	r7, sp, #0
 8001878:	6078      	str	r0, [r7, #4]
 800187a:	460b      	mov	r3, r1
 800187c:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	78fa      	ldrb	r2, [r7, #3]
 800188e:	4611      	mov	r1, r2
 8001890:	4618      	mov	r0, r3
 8001892:	f004 ff9e 	bl	80067d2 <USB_ReadChInterrupts>
 8001896:	4603      	mov	r3, r0
 8001898:	f003 0304 	and.w	r3, r3, #4
 800189c:	2b04      	cmp	r3, #4
 800189e:	d11a      	bne.n	80018d6 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80018a0:	78fb      	ldrb	r3, [r7, #3]
 80018a2:	015a      	lsls	r2, r3, #5
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	4413      	add	r3, r2
 80018a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80018ac:	461a      	mov	r2, r3
 80018ae:	2304      	movs	r3, #4
 80018b0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80018b2:	78fa      	ldrb	r2, [r7, #3]
 80018b4:	6879      	ldr	r1, [r7, #4]
 80018b6:	4613      	mov	r3, r2
 80018b8:	011b      	lsls	r3, r3, #4
 80018ba:	1a9b      	subs	r3, r3, r2
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	440b      	add	r3, r1
 80018c0:	334d      	adds	r3, #77	@ 0x4d
 80018c2:	2207      	movs	r2, #7
 80018c4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	78fa      	ldrb	r2, [r7, #3]
 80018cc:	4611      	mov	r1, r2
 80018ce:	4618      	mov	r0, r3
 80018d0:	f005 fd29 	bl	8007326 <USB_HC_Halt>
 80018d4:	e09e      	b.n	8001a14 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	78fa      	ldrb	r2, [r7, #3]
 80018dc:	4611      	mov	r1, r2
 80018de:	4618      	mov	r0, r3
 80018e0:	f004 ff77 	bl	80067d2 <USB_ReadChInterrupts>
 80018e4:	4603      	mov	r3, r0
 80018e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80018ee:	d11b      	bne.n	8001928 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80018f0:	78fb      	ldrb	r3, [r7, #3]
 80018f2:	015a      	lsls	r2, r3, #5
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	4413      	add	r3, r2
 80018f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80018fc:	461a      	mov	r2, r3
 80018fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001902:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001904:	78fa      	ldrb	r2, [r7, #3]
 8001906:	6879      	ldr	r1, [r7, #4]
 8001908:	4613      	mov	r3, r2
 800190a:	011b      	lsls	r3, r3, #4
 800190c:	1a9b      	subs	r3, r3, r2
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	440b      	add	r3, r1
 8001912:	334d      	adds	r3, #77	@ 0x4d
 8001914:	2208      	movs	r2, #8
 8001916:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	78fa      	ldrb	r2, [r7, #3]
 800191e:	4611      	mov	r1, r2
 8001920:	4618      	mov	r0, r3
 8001922:	f005 fd00 	bl	8007326 <USB_HC_Halt>
 8001926:	e075      	b.n	8001a14 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	78fa      	ldrb	r2, [r7, #3]
 800192e:	4611      	mov	r1, r2
 8001930:	4618      	mov	r0, r3
 8001932:	f004 ff4e 	bl	80067d2 <USB_ReadChInterrupts>
 8001936:	4603      	mov	r3, r0
 8001938:	f003 0308 	and.w	r3, r3, #8
 800193c:	2b08      	cmp	r3, #8
 800193e:	d11a      	bne.n	8001976 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001940:	78fb      	ldrb	r3, [r7, #3]
 8001942:	015a      	lsls	r2, r3, #5
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	4413      	add	r3, r2
 8001948:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800194c:	461a      	mov	r2, r3
 800194e:	2308      	movs	r3, #8
 8001950:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001952:	78fa      	ldrb	r2, [r7, #3]
 8001954:	6879      	ldr	r1, [r7, #4]
 8001956:	4613      	mov	r3, r2
 8001958:	011b      	lsls	r3, r3, #4
 800195a:	1a9b      	subs	r3, r3, r2
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	440b      	add	r3, r1
 8001960:	334d      	adds	r3, #77	@ 0x4d
 8001962:	2206      	movs	r2, #6
 8001964:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	78fa      	ldrb	r2, [r7, #3]
 800196c:	4611      	mov	r1, r2
 800196e:	4618      	mov	r0, r3
 8001970:	f005 fcd9 	bl	8007326 <USB_HC_Halt>
 8001974:	e04e      	b.n	8001a14 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	78fa      	ldrb	r2, [r7, #3]
 800197c:	4611      	mov	r1, r2
 800197e:	4618      	mov	r0, r3
 8001980:	f004 ff27 	bl	80067d2 <USB_ReadChInterrupts>
 8001984:	4603      	mov	r3, r0
 8001986:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800198a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800198e:	d11b      	bne.n	80019c8 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001990:	78fb      	ldrb	r3, [r7, #3]
 8001992:	015a      	lsls	r2, r3, #5
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	4413      	add	r3, r2
 8001998:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800199c:	461a      	mov	r2, r3
 800199e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019a2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80019a4:	78fa      	ldrb	r2, [r7, #3]
 80019a6:	6879      	ldr	r1, [r7, #4]
 80019a8:	4613      	mov	r3, r2
 80019aa:	011b      	lsls	r3, r3, #4
 80019ac:	1a9b      	subs	r3, r3, r2
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	440b      	add	r3, r1
 80019b2:	334d      	adds	r3, #77	@ 0x4d
 80019b4:	2209      	movs	r2, #9
 80019b6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	78fa      	ldrb	r2, [r7, #3]
 80019be:	4611      	mov	r1, r2
 80019c0:	4618      	mov	r0, r3
 80019c2:	f005 fcb0 	bl	8007326 <USB_HC_Halt>
 80019c6:	e025      	b.n	8001a14 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	78fa      	ldrb	r2, [r7, #3]
 80019ce:	4611      	mov	r1, r2
 80019d0:	4618      	mov	r0, r3
 80019d2:	f004 fefe 	bl	80067d2 <USB_ReadChInterrupts>
 80019d6:	4603      	mov	r3, r0
 80019d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019dc:	2b80      	cmp	r3, #128	@ 0x80
 80019de:	d119      	bne.n	8001a14 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80019e0:	78fb      	ldrb	r3, [r7, #3]
 80019e2:	015a      	lsls	r2, r3, #5
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	4413      	add	r3, r2
 80019e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80019ec:	461a      	mov	r2, r3
 80019ee:	2380      	movs	r3, #128	@ 0x80
 80019f0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80019f2:	78fa      	ldrb	r2, [r7, #3]
 80019f4:	6879      	ldr	r1, [r7, #4]
 80019f6:	4613      	mov	r3, r2
 80019f8:	011b      	lsls	r3, r3, #4
 80019fa:	1a9b      	subs	r3, r3, r2
 80019fc:	009b      	lsls	r3, r3, #2
 80019fe:	440b      	add	r3, r1
 8001a00:	334d      	adds	r3, #77	@ 0x4d
 8001a02:	2207      	movs	r2, #7
 8001a04:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	78fa      	ldrb	r2, [r7, #3]
 8001a0c:	4611      	mov	r1, r2
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f005 fc89 	bl	8007326 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	78fa      	ldrb	r2, [r7, #3]
 8001a1a:	4611      	mov	r1, r2
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f004 fed8 	bl	80067d2 <USB_ReadChInterrupts>
 8001a22:	4603      	mov	r3, r0
 8001a24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a2c:	d112      	bne.n	8001a54 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	78fa      	ldrb	r2, [r7, #3]
 8001a34:	4611      	mov	r1, r2
 8001a36:	4618      	mov	r0, r3
 8001a38:	f005 fc75 	bl	8007326 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8001a3c:	78fb      	ldrb	r3, [r7, #3]
 8001a3e:	015a      	lsls	r2, r3, #5
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	4413      	add	r3, r2
 8001a44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001a48:	461a      	mov	r2, r3
 8001a4a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a4e:	6093      	str	r3, [r2, #8]
 8001a50:	f000 bd75 	b.w	800253e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	78fa      	ldrb	r2, [r7, #3]
 8001a5a:	4611      	mov	r1, r2
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f004 feb8 	bl	80067d2 <USB_ReadChInterrupts>
 8001a62:	4603      	mov	r3, r0
 8001a64:	f003 0301 	and.w	r3, r3, #1
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	f040 8128 	bne.w	8001cbe <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001a6e:	78fb      	ldrb	r3, [r7, #3]
 8001a70:	015a      	lsls	r2, r3, #5
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	4413      	add	r3, r2
 8001a76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	2320      	movs	r3, #32
 8001a7e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8001a80:	78fa      	ldrb	r2, [r7, #3]
 8001a82:	6879      	ldr	r1, [r7, #4]
 8001a84:	4613      	mov	r3, r2
 8001a86:	011b      	lsls	r3, r3, #4
 8001a88:	1a9b      	subs	r3, r3, r2
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	440b      	add	r3, r1
 8001a8e:	331b      	adds	r3, #27
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d119      	bne.n	8001aca <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8001a96:	78fa      	ldrb	r2, [r7, #3]
 8001a98:	6879      	ldr	r1, [r7, #4]
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	011b      	lsls	r3, r3, #4
 8001a9e:	1a9b      	subs	r3, r3, r2
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	440b      	add	r3, r1
 8001aa4:	331b      	adds	r3, #27
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001aaa:	78fb      	ldrb	r3, [r7, #3]
 8001aac:	015a      	lsls	r2, r3, #5
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	78fa      	ldrb	r2, [r7, #3]
 8001aba:	0151      	lsls	r1, r2, #5
 8001abc:	693a      	ldr	r2, [r7, #16]
 8001abe:	440a      	add	r2, r1
 8001ac0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001ac4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ac8:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	799b      	ldrb	r3, [r3, #6]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d01b      	beq.n	8001b0a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001ad2:	78fa      	ldrb	r2, [r7, #3]
 8001ad4:	6879      	ldr	r1, [r7, #4]
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	011b      	lsls	r3, r3, #4
 8001ada:	1a9b      	subs	r3, r3, r2
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	440b      	add	r3, r1
 8001ae0:	3330      	adds	r3, #48	@ 0x30
 8001ae2:	6819      	ldr	r1, [r3, #0]
 8001ae4:	78fb      	ldrb	r3, [r7, #3]
 8001ae6:	015a      	lsls	r2, r3, #5
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	4413      	add	r3, r2
 8001aec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001af0:	691b      	ldr	r3, [r3, #16]
 8001af2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001af6:	78fa      	ldrb	r2, [r7, #3]
 8001af8:	1ac9      	subs	r1, r1, r3
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	4613      	mov	r3, r2
 8001afe:	011b      	lsls	r3, r3, #4
 8001b00:	1a9b      	subs	r3, r3, r2
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	4403      	add	r3, r0
 8001b06:	3338      	adds	r3, #56	@ 0x38
 8001b08:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8001b0a:	78fa      	ldrb	r2, [r7, #3]
 8001b0c:	6879      	ldr	r1, [r7, #4]
 8001b0e:	4613      	mov	r3, r2
 8001b10:	011b      	lsls	r3, r3, #4
 8001b12:	1a9b      	subs	r3, r3, r2
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	440b      	add	r3, r1
 8001b18:	334d      	adds	r3, #77	@ 0x4d
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8001b1e:	78fa      	ldrb	r2, [r7, #3]
 8001b20:	6879      	ldr	r1, [r7, #4]
 8001b22:	4613      	mov	r3, r2
 8001b24:	011b      	lsls	r3, r3, #4
 8001b26:	1a9b      	subs	r3, r3, r2
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	440b      	add	r3, r1
 8001b2c:	3344      	adds	r3, #68	@ 0x44
 8001b2e:	2200      	movs	r2, #0
 8001b30:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8001b32:	78fb      	ldrb	r3, [r7, #3]
 8001b34:	015a      	lsls	r2, r3, #5
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	4413      	add	r3, r2
 8001b3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001b3e:	461a      	mov	r2, r3
 8001b40:	2301      	movs	r3, #1
 8001b42:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001b44:	78fa      	ldrb	r2, [r7, #3]
 8001b46:	6879      	ldr	r1, [r7, #4]
 8001b48:	4613      	mov	r3, r2
 8001b4a:	011b      	lsls	r3, r3, #4
 8001b4c:	1a9b      	subs	r3, r3, r2
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	440b      	add	r3, r1
 8001b52:	3326      	adds	r3, #38	@ 0x26
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d00a      	beq.n	8001b70 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001b5a:	78fa      	ldrb	r2, [r7, #3]
 8001b5c:	6879      	ldr	r1, [r7, #4]
 8001b5e:	4613      	mov	r3, r2
 8001b60:	011b      	lsls	r3, r3, #4
 8001b62:	1a9b      	subs	r3, r3, r2
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	440b      	add	r3, r1
 8001b68:	3326      	adds	r3, #38	@ 0x26
 8001b6a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d110      	bne.n	8001b92 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	78fa      	ldrb	r2, [r7, #3]
 8001b76:	4611      	mov	r1, r2
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f005 fbd4 	bl	8007326 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8001b7e:	78fb      	ldrb	r3, [r7, #3]
 8001b80:	015a      	lsls	r2, r3, #5
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	4413      	add	r3, r2
 8001b86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	2310      	movs	r3, #16
 8001b8e:	6093      	str	r3, [r2, #8]
 8001b90:	e03d      	b.n	8001c0e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001b92:	78fa      	ldrb	r2, [r7, #3]
 8001b94:	6879      	ldr	r1, [r7, #4]
 8001b96:	4613      	mov	r3, r2
 8001b98:	011b      	lsls	r3, r3, #4
 8001b9a:	1a9b      	subs	r3, r3, r2
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	440b      	add	r3, r1
 8001ba0:	3326      	adds	r3, #38	@ 0x26
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	2b03      	cmp	r3, #3
 8001ba6:	d00a      	beq.n	8001bbe <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8001ba8:	78fa      	ldrb	r2, [r7, #3]
 8001baa:	6879      	ldr	r1, [r7, #4]
 8001bac:	4613      	mov	r3, r2
 8001bae:	011b      	lsls	r3, r3, #4
 8001bb0:	1a9b      	subs	r3, r3, r2
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	440b      	add	r3, r1
 8001bb6:	3326      	adds	r3, #38	@ 0x26
 8001bb8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d127      	bne.n	8001c0e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001bbe:	78fb      	ldrb	r3, [r7, #3]
 8001bc0:	015a      	lsls	r2, r3, #5
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	78fa      	ldrb	r2, [r7, #3]
 8001bce:	0151      	lsls	r1, r2, #5
 8001bd0:	693a      	ldr	r2, [r7, #16]
 8001bd2:	440a      	add	r2, r1
 8001bd4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001bd8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001bdc:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8001bde:	78fa      	ldrb	r2, [r7, #3]
 8001be0:	6879      	ldr	r1, [r7, #4]
 8001be2:	4613      	mov	r3, r2
 8001be4:	011b      	lsls	r3, r3, #4
 8001be6:	1a9b      	subs	r3, r3, r2
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	440b      	add	r3, r1
 8001bec:	334c      	adds	r3, #76	@ 0x4c
 8001bee:	2201      	movs	r2, #1
 8001bf0:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8001bf2:	78fa      	ldrb	r2, [r7, #3]
 8001bf4:	6879      	ldr	r1, [r7, #4]
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	011b      	lsls	r3, r3, #4
 8001bfa:	1a9b      	subs	r3, r3, r2
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	440b      	add	r3, r1
 8001c00:	334c      	adds	r3, #76	@ 0x4c
 8001c02:	781a      	ldrb	r2, [r3, #0]
 8001c04:	78fb      	ldrb	r3, [r7, #3]
 8001c06:	4619      	mov	r1, r3
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f00b fbef 	bl	800d3ec <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	799b      	ldrb	r3, [r3, #6]
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d13b      	bne.n	8001c8e <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8001c16:	78fa      	ldrb	r2, [r7, #3]
 8001c18:	6879      	ldr	r1, [r7, #4]
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	011b      	lsls	r3, r3, #4
 8001c1e:	1a9b      	subs	r3, r3, r2
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	440b      	add	r3, r1
 8001c24:	3338      	adds	r3, #56	@ 0x38
 8001c26:	6819      	ldr	r1, [r3, #0]
 8001c28:	78fa      	ldrb	r2, [r7, #3]
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	011b      	lsls	r3, r3, #4
 8001c30:	1a9b      	subs	r3, r3, r2
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	4403      	add	r3, r0
 8001c36:	3328      	adds	r3, #40	@ 0x28
 8001c38:	881b      	ldrh	r3, [r3, #0]
 8001c3a:	440b      	add	r3, r1
 8001c3c:	1e59      	subs	r1, r3, #1
 8001c3e:	78fa      	ldrb	r2, [r7, #3]
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	4613      	mov	r3, r2
 8001c44:	011b      	lsls	r3, r3, #4
 8001c46:	1a9b      	subs	r3, r3, r2
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	4403      	add	r3, r0
 8001c4c:	3328      	adds	r3, #40	@ 0x28
 8001c4e:	881b      	ldrh	r3, [r3, #0]
 8001c50:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c54:	f003 0301 	and.w	r3, r3, #1
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	f000 8470 	beq.w	800253e <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8001c5e:	78fa      	ldrb	r2, [r7, #3]
 8001c60:	6879      	ldr	r1, [r7, #4]
 8001c62:	4613      	mov	r3, r2
 8001c64:	011b      	lsls	r3, r3, #4
 8001c66:	1a9b      	subs	r3, r3, r2
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	440b      	add	r3, r1
 8001c6c:	333c      	adds	r3, #60	@ 0x3c
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	78fa      	ldrb	r2, [r7, #3]
 8001c72:	f083 0301 	eor.w	r3, r3, #1
 8001c76:	b2d8      	uxtb	r0, r3
 8001c78:	6879      	ldr	r1, [r7, #4]
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	011b      	lsls	r3, r3, #4
 8001c7e:	1a9b      	subs	r3, r3, r2
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	440b      	add	r3, r1
 8001c84:	333c      	adds	r3, #60	@ 0x3c
 8001c86:	4602      	mov	r2, r0
 8001c88:	701a      	strb	r2, [r3, #0]
 8001c8a:	f000 bc58 	b.w	800253e <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8001c8e:	78fa      	ldrb	r2, [r7, #3]
 8001c90:	6879      	ldr	r1, [r7, #4]
 8001c92:	4613      	mov	r3, r2
 8001c94:	011b      	lsls	r3, r3, #4
 8001c96:	1a9b      	subs	r3, r3, r2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	440b      	add	r3, r1
 8001c9c:	333c      	adds	r3, #60	@ 0x3c
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	78fa      	ldrb	r2, [r7, #3]
 8001ca2:	f083 0301 	eor.w	r3, r3, #1
 8001ca6:	b2d8      	uxtb	r0, r3
 8001ca8:	6879      	ldr	r1, [r7, #4]
 8001caa:	4613      	mov	r3, r2
 8001cac:	011b      	lsls	r3, r3, #4
 8001cae:	1a9b      	subs	r3, r3, r2
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	440b      	add	r3, r1
 8001cb4:	333c      	adds	r3, #60	@ 0x3c
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	701a      	strb	r2, [r3, #0]
 8001cba:	f000 bc40 	b.w	800253e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	78fa      	ldrb	r2, [r7, #3]
 8001cc4:	4611      	mov	r1, r2
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f004 fd83 	bl	80067d2 <USB_ReadChInterrupts>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	f003 0320 	and.w	r3, r3, #32
 8001cd2:	2b20      	cmp	r3, #32
 8001cd4:	d131      	bne.n	8001d3a <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001cd6:	78fb      	ldrb	r3, [r7, #3]
 8001cd8:	015a      	lsls	r2, r3, #5
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	4413      	add	r3, r2
 8001cde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	2320      	movs	r3, #32
 8001ce6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8001ce8:	78fa      	ldrb	r2, [r7, #3]
 8001cea:	6879      	ldr	r1, [r7, #4]
 8001cec:	4613      	mov	r3, r2
 8001cee:	011b      	lsls	r3, r3, #4
 8001cf0:	1a9b      	subs	r3, r3, r2
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	440b      	add	r3, r1
 8001cf6:	331a      	adds	r3, #26
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	f040 841f 	bne.w	800253e <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8001d00:	78fa      	ldrb	r2, [r7, #3]
 8001d02:	6879      	ldr	r1, [r7, #4]
 8001d04:	4613      	mov	r3, r2
 8001d06:	011b      	lsls	r3, r3, #4
 8001d08:	1a9b      	subs	r3, r3, r2
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	440b      	add	r3, r1
 8001d0e:	331b      	adds	r3, #27
 8001d10:	2201      	movs	r2, #1
 8001d12:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8001d14:	78fa      	ldrb	r2, [r7, #3]
 8001d16:	6879      	ldr	r1, [r7, #4]
 8001d18:	4613      	mov	r3, r2
 8001d1a:	011b      	lsls	r3, r3, #4
 8001d1c:	1a9b      	subs	r3, r3, r2
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	440b      	add	r3, r1
 8001d22:	334d      	adds	r3, #77	@ 0x4d
 8001d24:	2203      	movs	r2, #3
 8001d26:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	78fa      	ldrb	r2, [r7, #3]
 8001d2e:	4611      	mov	r1, r2
 8001d30:	4618      	mov	r0, r3
 8001d32:	f005 faf8 	bl	8007326 <USB_HC_Halt>
 8001d36:	f000 bc02 	b.w	800253e <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	78fa      	ldrb	r2, [r7, #3]
 8001d40:	4611      	mov	r1, r2
 8001d42:	4618      	mov	r0, r3
 8001d44:	f004 fd45 	bl	80067d2 <USB_ReadChInterrupts>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b02      	cmp	r3, #2
 8001d50:	f040 8305 	bne.w	800235e <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8001d54:	78fb      	ldrb	r3, [r7, #3]
 8001d56:	015a      	lsls	r2, r3, #5
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d60:	461a      	mov	r2, r3
 8001d62:	2302      	movs	r3, #2
 8001d64:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8001d66:	78fa      	ldrb	r2, [r7, #3]
 8001d68:	6879      	ldr	r1, [r7, #4]
 8001d6a:	4613      	mov	r3, r2
 8001d6c:	011b      	lsls	r3, r3, #4
 8001d6e:	1a9b      	subs	r3, r3, r2
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	440b      	add	r3, r1
 8001d74:	334d      	adds	r3, #77	@ 0x4d
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d114      	bne.n	8001da6 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001d7c:	78fa      	ldrb	r2, [r7, #3]
 8001d7e:	6879      	ldr	r1, [r7, #4]
 8001d80:	4613      	mov	r3, r2
 8001d82:	011b      	lsls	r3, r3, #4
 8001d84:	1a9b      	subs	r3, r3, r2
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	440b      	add	r3, r1
 8001d8a:	334d      	adds	r3, #77	@ 0x4d
 8001d8c:	2202      	movs	r2, #2
 8001d8e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8001d90:	78fa      	ldrb	r2, [r7, #3]
 8001d92:	6879      	ldr	r1, [r7, #4]
 8001d94:	4613      	mov	r3, r2
 8001d96:	011b      	lsls	r3, r3, #4
 8001d98:	1a9b      	subs	r3, r3, r2
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	440b      	add	r3, r1
 8001d9e:	334c      	adds	r3, #76	@ 0x4c
 8001da0:	2201      	movs	r2, #1
 8001da2:	701a      	strb	r2, [r3, #0]
 8001da4:	e2cc      	b.n	8002340 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8001da6:	78fa      	ldrb	r2, [r7, #3]
 8001da8:	6879      	ldr	r1, [r7, #4]
 8001daa:	4613      	mov	r3, r2
 8001dac:	011b      	lsls	r3, r3, #4
 8001dae:	1a9b      	subs	r3, r3, r2
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	440b      	add	r3, r1
 8001db4:	334d      	adds	r3, #77	@ 0x4d
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b06      	cmp	r3, #6
 8001dba:	d114      	bne.n	8001de6 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001dbc:	78fa      	ldrb	r2, [r7, #3]
 8001dbe:	6879      	ldr	r1, [r7, #4]
 8001dc0:	4613      	mov	r3, r2
 8001dc2:	011b      	lsls	r3, r3, #4
 8001dc4:	1a9b      	subs	r3, r3, r2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	440b      	add	r3, r1
 8001dca:	334d      	adds	r3, #77	@ 0x4d
 8001dcc:	2202      	movs	r2, #2
 8001dce:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8001dd0:	78fa      	ldrb	r2, [r7, #3]
 8001dd2:	6879      	ldr	r1, [r7, #4]
 8001dd4:	4613      	mov	r3, r2
 8001dd6:	011b      	lsls	r3, r3, #4
 8001dd8:	1a9b      	subs	r3, r3, r2
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	440b      	add	r3, r1
 8001dde:	334c      	adds	r3, #76	@ 0x4c
 8001de0:	2205      	movs	r2, #5
 8001de2:	701a      	strb	r2, [r3, #0]
 8001de4:	e2ac      	b.n	8002340 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8001de6:	78fa      	ldrb	r2, [r7, #3]
 8001de8:	6879      	ldr	r1, [r7, #4]
 8001dea:	4613      	mov	r3, r2
 8001dec:	011b      	lsls	r3, r3, #4
 8001dee:	1a9b      	subs	r3, r3, r2
 8001df0:	009b      	lsls	r3, r3, #2
 8001df2:	440b      	add	r3, r1
 8001df4:	334d      	adds	r3, #77	@ 0x4d
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	2b07      	cmp	r3, #7
 8001dfa:	d00b      	beq.n	8001e14 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8001dfc:	78fa      	ldrb	r2, [r7, #3]
 8001dfe:	6879      	ldr	r1, [r7, #4]
 8001e00:	4613      	mov	r3, r2
 8001e02:	011b      	lsls	r3, r3, #4
 8001e04:	1a9b      	subs	r3, r3, r2
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	440b      	add	r3, r1
 8001e0a:	334d      	adds	r3, #77	@ 0x4d
 8001e0c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8001e0e:	2b09      	cmp	r3, #9
 8001e10:	f040 80a6 	bne.w	8001f60 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001e14:	78fa      	ldrb	r2, [r7, #3]
 8001e16:	6879      	ldr	r1, [r7, #4]
 8001e18:	4613      	mov	r3, r2
 8001e1a:	011b      	lsls	r3, r3, #4
 8001e1c:	1a9b      	subs	r3, r3, r2
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	440b      	add	r3, r1
 8001e22:	334d      	adds	r3, #77	@ 0x4d
 8001e24:	2202      	movs	r2, #2
 8001e26:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8001e28:	78fa      	ldrb	r2, [r7, #3]
 8001e2a:	6879      	ldr	r1, [r7, #4]
 8001e2c:	4613      	mov	r3, r2
 8001e2e:	011b      	lsls	r3, r3, #4
 8001e30:	1a9b      	subs	r3, r3, r2
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	440b      	add	r3, r1
 8001e36:	3344      	adds	r3, #68	@ 0x44
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	1c59      	adds	r1, r3, #1
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	4613      	mov	r3, r2
 8001e40:	011b      	lsls	r3, r3, #4
 8001e42:	1a9b      	subs	r3, r3, r2
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	4403      	add	r3, r0
 8001e48:	3344      	adds	r3, #68	@ 0x44
 8001e4a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001e4c:	78fa      	ldrb	r2, [r7, #3]
 8001e4e:	6879      	ldr	r1, [r7, #4]
 8001e50:	4613      	mov	r3, r2
 8001e52:	011b      	lsls	r3, r3, #4
 8001e54:	1a9b      	subs	r3, r3, r2
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	440b      	add	r3, r1
 8001e5a:	3344      	adds	r3, #68	@ 0x44
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	2b02      	cmp	r3, #2
 8001e60:	d943      	bls.n	8001eea <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8001e62:	78fa      	ldrb	r2, [r7, #3]
 8001e64:	6879      	ldr	r1, [r7, #4]
 8001e66:	4613      	mov	r3, r2
 8001e68:	011b      	lsls	r3, r3, #4
 8001e6a:	1a9b      	subs	r3, r3, r2
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	440b      	add	r3, r1
 8001e70:	3344      	adds	r3, #68	@ 0x44
 8001e72:	2200      	movs	r2, #0
 8001e74:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8001e76:	78fa      	ldrb	r2, [r7, #3]
 8001e78:	6879      	ldr	r1, [r7, #4]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	011b      	lsls	r3, r3, #4
 8001e7e:	1a9b      	subs	r3, r3, r2
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	440b      	add	r3, r1
 8001e84:	331a      	adds	r3, #26
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d123      	bne.n	8001ed4 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8001e8c:	78fa      	ldrb	r2, [r7, #3]
 8001e8e:	6879      	ldr	r1, [r7, #4]
 8001e90:	4613      	mov	r3, r2
 8001e92:	011b      	lsls	r3, r3, #4
 8001e94:	1a9b      	subs	r3, r3, r2
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	440b      	add	r3, r1
 8001e9a:	331b      	adds	r3, #27
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8001ea0:	78fa      	ldrb	r2, [r7, #3]
 8001ea2:	6879      	ldr	r1, [r7, #4]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	011b      	lsls	r3, r3, #4
 8001ea8:	1a9b      	subs	r3, r3, r2
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	440b      	add	r3, r1
 8001eae:	331c      	adds	r3, #28
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001eb4:	78fb      	ldrb	r3, [r7, #3]
 8001eb6:	015a      	lsls	r2, r3, #5
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	4413      	add	r3, r2
 8001ebc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	78fa      	ldrb	r2, [r7, #3]
 8001ec4:	0151      	lsls	r1, r2, #5
 8001ec6:	693a      	ldr	r2, [r7, #16]
 8001ec8:	440a      	add	r2, r1
 8001eca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001ece:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ed2:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8001ed4:	78fa      	ldrb	r2, [r7, #3]
 8001ed6:	6879      	ldr	r1, [r7, #4]
 8001ed8:	4613      	mov	r3, r2
 8001eda:	011b      	lsls	r3, r3, #4
 8001edc:	1a9b      	subs	r3, r3, r2
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	440b      	add	r3, r1
 8001ee2:	334c      	adds	r3, #76	@ 0x4c
 8001ee4:	2204      	movs	r2, #4
 8001ee6:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001ee8:	e229      	b.n	800233e <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001eea:	78fa      	ldrb	r2, [r7, #3]
 8001eec:	6879      	ldr	r1, [r7, #4]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	011b      	lsls	r3, r3, #4
 8001ef2:	1a9b      	subs	r3, r3, r2
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	440b      	add	r3, r1
 8001ef8:	334c      	adds	r3, #76	@ 0x4c
 8001efa:	2202      	movs	r2, #2
 8001efc:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001efe:	78fa      	ldrb	r2, [r7, #3]
 8001f00:	6879      	ldr	r1, [r7, #4]
 8001f02:	4613      	mov	r3, r2
 8001f04:	011b      	lsls	r3, r3, #4
 8001f06:	1a9b      	subs	r3, r3, r2
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	440b      	add	r3, r1
 8001f0c:	3326      	adds	r3, #38	@ 0x26
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d00b      	beq.n	8001f2c <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001f14:	78fa      	ldrb	r2, [r7, #3]
 8001f16:	6879      	ldr	r1, [r7, #4]
 8001f18:	4613      	mov	r3, r2
 8001f1a:	011b      	lsls	r3, r3, #4
 8001f1c:	1a9b      	subs	r3, r3, r2
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	440b      	add	r3, r1
 8001f22:	3326      	adds	r3, #38	@ 0x26
 8001f24:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	f040 8209 	bne.w	800233e <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8001f2c:	78fb      	ldrb	r3, [r7, #3]
 8001f2e:	015a      	lsls	r2, r3, #5
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	4413      	add	r3, r2
 8001f34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001f42:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001f4a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8001f4c:	78fb      	ldrb	r3, [r7, #3]
 8001f4e:	015a      	lsls	r2, r3, #5
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	4413      	add	r3, r2
 8001f54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f58:	461a      	mov	r2, r3
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001f5e:	e1ee      	b.n	800233e <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8001f60:	78fa      	ldrb	r2, [r7, #3]
 8001f62:	6879      	ldr	r1, [r7, #4]
 8001f64:	4613      	mov	r3, r2
 8001f66:	011b      	lsls	r3, r3, #4
 8001f68:	1a9b      	subs	r3, r3, r2
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	440b      	add	r3, r1
 8001f6e:	334d      	adds	r3, #77	@ 0x4d
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	2b05      	cmp	r3, #5
 8001f74:	f040 80c8 	bne.w	8002108 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001f78:	78fa      	ldrb	r2, [r7, #3]
 8001f7a:	6879      	ldr	r1, [r7, #4]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	011b      	lsls	r3, r3, #4
 8001f80:	1a9b      	subs	r3, r3, r2
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	440b      	add	r3, r1
 8001f86:	334d      	adds	r3, #77	@ 0x4d
 8001f88:	2202      	movs	r2, #2
 8001f8a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8001f8c:	78fa      	ldrb	r2, [r7, #3]
 8001f8e:	6879      	ldr	r1, [r7, #4]
 8001f90:	4613      	mov	r3, r2
 8001f92:	011b      	lsls	r3, r3, #4
 8001f94:	1a9b      	subs	r3, r3, r2
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	440b      	add	r3, r1
 8001f9a:	331b      	adds	r3, #27
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	f040 81ce 	bne.w	8002340 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8001fa4:	78fa      	ldrb	r2, [r7, #3]
 8001fa6:	6879      	ldr	r1, [r7, #4]
 8001fa8:	4613      	mov	r3, r2
 8001faa:	011b      	lsls	r3, r3, #4
 8001fac:	1a9b      	subs	r3, r3, r2
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	440b      	add	r3, r1
 8001fb2:	3326      	adds	r3, #38	@ 0x26
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	2b03      	cmp	r3, #3
 8001fb8:	d16b      	bne.n	8002092 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8001fba:	78fa      	ldrb	r2, [r7, #3]
 8001fbc:	6879      	ldr	r1, [r7, #4]
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	011b      	lsls	r3, r3, #4
 8001fc2:	1a9b      	subs	r3, r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	440b      	add	r3, r1
 8001fc8:	3348      	adds	r3, #72	@ 0x48
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	1c59      	adds	r1, r3, #1
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	011b      	lsls	r3, r3, #4
 8001fd4:	1a9b      	subs	r3, r3, r2
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	4403      	add	r3, r0
 8001fda:	3348      	adds	r3, #72	@ 0x48
 8001fdc:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8001fde:	78fa      	ldrb	r2, [r7, #3]
 8001fe0:	6879      	ldr	r1, [r7, #4]
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	011b      	lsls	r3, r3, #4
 8001fe6:	1a9b      	subs	r3, r3, r2
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	440b      	add	r3, r1
 8001fec:	3348      	adds	r3, #72	@ 0x48
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d943      	bls.n	800207c <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8001ff4:	78fa      	ldrb	r2, [r7, #3]
 8001ff6:	6879      	ldr	r1, [r7, #4]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	011b      	lsls	r3, r3, #4
 8001ffc:	1a9b      	subs	r3, r3, r2
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	440b      	add	r3, r1
 8002002:	3348      	adds	r3, #72	@ 0x48
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002008:	78fa      	ldrb	r2, [r7, #3]
 800200a:	6879      	ldr	r1, [r7, #4]
 800200c:	4613      	mov	r3, r2
 800200e:	011b      	lsls	r3, r3, #4
 8002010:	1a9b      	subs	r3, r3, r2
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	440b      	add	r3, r1
 8002016:	331b      	adds	r3, #27
 8002018:	2200      	movs	r2, #0
 800201a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 800201c:	78fa      	ldrb	r2, [r7, #3]
 800201e:	6879      	ldr	r1, [r7, #4]
 8002020:	4613      	mov	r3, r2
 8002022:	011b      	lsls	r3, r3, #4
 8002024:	1a9b      	subs	r3, r3, r2
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	440b      	add	r3, r1
 800202a:	3344      	adds	r3, #68	@ 0x44
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	2b02      	cmp	r3, #2
 8002030:	d809      	bhi.n	8002046 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002032:	78fa      	ldrb	r2, [r7, #3]
 8002034:	6879      	ldr	r1, [r7, #4]
 8002036:	4613      	mov	r3, r2
 8002038:	011b      	lsls	r3, r3, #4
 800203a:	1a9b      	subs	r3, r3, r2
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	440b      	add	r3, r1
 8002040:	331c      	adds	r3, #28
 8002042:	2201      	movs	r2, #1
 8002044:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002046:	78fb      	ldrb	r3, [r7, #3]
 8002048:	015a      	lsls	r2, r3, #5
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	4413      	add	r3, r2
 800204e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	78fa      	ldrb	r2, [r7, #3]
 8002056:	0151      	lsls	r1, r2, #5
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	440a      	add	r2, r1
 800205c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002060:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002064:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8002066:	78fa      	ldrb	r2, [r7, #3]
 8002068:	6879      	ldr	r1, [r7, #4]
 800206a:	4613      	mov	r3, r2
 800206c:	011b      	lsls	r3, r3, #4
 800206e:	1a9b      	subs	r3, r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	440b      	add	r3, r1
 8002074:	334c      	adds	r3, #76	@ 0x4c
 8002076:	2204      	movs	r2, #4
 8002078:	701a      	strb	r2, [r3, #0]
 800207a:	e014      	b.n	80020a6 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800207c:	78fa      	ldrb	r2, [r7, #3]
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	4613      	mov	r3, r2
 8002082:	011b      	lsls	r3, r3, #4
 8002084:	1a9b      	subs	r3, r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	440b      	add	r3, r1
 800208a:	334c      	adds	r3, #76	@ 0x4c
 800208c:	2202      	movs	r2, #2
 800208e:	701a      	strb	r2, [r3, #0]
 8002090:	e009      	b.n	80020a6 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002092:	78fa      	ldrb	r2, [r7, #3]
 8002094:	6879      	ldr	r1, [r7, #4]
 8002096:	4613      	mov	r3, r2
 8002098:	011b      	lsls	r3, r3, #4
 800209a:	1a9b      	subs	r3, r3, r2
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	440b      	add	r3, r1
 80020a0:	334c      	adds	r3, #76	@ 0x4c
 80020a2:	2202      	movs	r2, #2
 80020a4:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80020a6:	78fa      	ldrb	r2, [r7, #3]
 80020a8:	6879      	ldr	r1, [r7, #4]
 80020aa:	4613      	mov	r3, r2
 80020ac:	011b      	lsls	r3, r3, #4
 80020ae:	1a9b      	subs	r3, r3, r2
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	440b      	add	r3, r1
 80020b4:	3326      	adds	r3, #38	@ 0x26
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d00b      	beq.n	80020d4 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80020bc:	78fa      	ldrb	r2, [r7, #3]
 80020be:	6879      	ldr	r1, [r7, #4]
 80020c0:	4613      	mov	r3, r2
 80020c2:	011b      	lsls	r3, r3, #4
 80020c4:	1a9b      	subs	r3, r3, r2
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	440b      	add	r3, r1
 80020ca:	3326      	adds	r3, #38	@ 0x26
 80020cc:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	f040 8136 	bne.w	8002340 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80020d4:	78fb      	ldrb	r3, [r7, #3]
 80020d6:	015a      	lsls	r2, r3, #5
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	4413      	add	r3, r2
 80020dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80020ea:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80020f2:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80020f4:	78fb      	ldrb	r3, [r7, #3]
 80020f6:	015a      	lsls	r2, r3, #5
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	4413      	add	r3, r2
 80020fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002100:	461a      	mov	r2, r3
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	6013      	str	r3, [r2, #0]
 8002106:	e11b      	b.n	8002340 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002108:	78fa      	ldrb	r2, [r7, #3]
 800210a:	6879      	ldr	r1, [r7, #4]
 800210c:	4613      	mov	r3, r2
 800210e:	011b      	lsls	r3, r3, #4
 8002110:	1a9b      	subs	r3, r3, r2
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	440b      	add	r3, r1
 8002116:	334d      	adds	r3, #77	@ 0x4d
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	2b03      	cmp	r3, #3
 800211c:	f040 8081 	bne.w	8002222 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002120:	78fa      	ldrb	r2, [r7, #3]
 8002122:	6879      	ldr	r1, [r7, #4]
 8002124:	4613      	mov	r3, r2
 8002126:	011b      	lsls	r3, r3, #4
 8002128:	1a9b      	subs	r3, r3, r2
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	440b      	add	r3, r1
 800212e:	334d      	adds	r3, #77	@ 0x4d
 8002130:	2202      	movs	r2, #2
 8002132:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002134:	78fa      	ldrb	r2, [r7, #3]
 8002136:	6879      	ldr	r1, [r7, #4]
 8002138:	4613      	mov	r3, r2
 800213a:	011b      	lsls	r3, r3, #4
 800213c:	1a9b      	subs	r3, r3, r2
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	440b      	add	r3, r1
 8002142:	331b      	adds	r3, #27
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	2b01      	cmp	r3, #1
 8002148:	f040 80fa 	bne.w	8002340 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800214c:	78fa      	ldrb	r2, [r7, #3]
 800214e:	6879      	ldr	r1, [r7, #4]
 8002150:	4613      	mov	r3, r2
 8002152:	011b      	lsls	r3, r3, #4
 8002154:	1a9b      	subs	r3, r3, r2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	440b      	add	r3, r1
 800215a:	334c      	adds	r3, #76	@ 0x4c
 800215c:	2202      	movs	r2, #2
 800215e:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002160:	78fb      	ldrb	r3, [r7, #3]
 8002162:	015a      	lsls	r2, r3, #5
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	4413      	add	r3, r2
 8002168:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	78fa      	ldrb	r2, [r7, #3]
 8002170:	0151      	lsls	r1, r2, #5
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	440a      	add	r2, r1
 8002176:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800217a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800217e:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002180:	78fb      	ldrb	r3, [r7, #3]
 8002182:	015a      	lsls	r2, r3, #5
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	4413      	add	r3, r2
 8002188:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800218c:	68db      	ldr	r3, [r3, #12]
 800218e:	78fa      	ldrb	r2, [r7, #3]
 8002190:	0151      	lsls	r1, r2, #5
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	440a      	add	r2, r1
 8002196:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800219a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800219e:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80021a0:	78fb      	ldrb	r3, [r7, #3]
 80021a2:	015a      	lsls	r2, r3, #5
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	4413      	add	r3, r2
 80021a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021ac:	68db      	ldr	r3, [r3, #12]
 80021ae:	78fa      	ldrb	r2, [r7, #3]
 80021b0:	0151      	lsls	r1, r2, #5
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	440a      	add	r2, r1
 80021b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80021ba:	f023 0320 	bic.w	r3, r3, #32
 80021be:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80021c0:	78fa      	ldrb	r2, [r7, #3]
 80021c2:	6879      	ldr	r1, [r7, #4]
 80021c4:	4613      	mov	r3, r2
 80021c6:	011b      	lsls	r3, r3, #4
 80021c8:	1a9b      	subs	r3, r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	440b      	add	r3, r1
 80021ce:	3326      	adds	r3, #38	@ 0x26
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d00b      	beq.n	80021ee <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80021d6:	78fa      	ldrb	r2, [r7, #3]
 80021d8:	6879      	ldr	r1, [r7, #4]
 80021da:	4613      	mov	r3, r2
 80021dc:	011b      	lsls	r3, r3, #4
 80021de:	1a9b      	subs	r3, r3, r2
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	440b      	add	r3, r1
 80021e4:	3326      	adds	r3, #38	@ 0x26
 80021e6:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	f040 80a9 	bne.w	8002340 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80021ee:	78fb      	ldrb	r3, [r7, #3]
 80021f0:	015a      	lsls	r2, r3, #5
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	4413      	add	r3, r2
 80021f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002204:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800220c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800220e:	78fb      	ldrb	r3, [r7, #3]
 8002210:	015a      	lsls	r2, r3, #5
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	4413      	add	r3, r2
 8002216:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800221a:	461a      	mov	r2, r3
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	6013      	str	r3, [r2, #0]
 8002220:	e08e      	b.n	8002340 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002222:	78fa      	ldrb	r2, [r7, #3]
 8002224:	6879      	ldr	r1, [r7, #4]
 8002226:	4613      	mov	r3, r2
 8002228:	011b      	lsls	r3, r3, #4
 800222a:	1a9b      	subs	r3, r3, r2
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	440b      	add	r3, r1
 8002230:	334d      	adds	r3, #77	@ 0x4d
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	2b04      	cmp	r3, #4
 8002236:	d143      	bne.n	80022c0 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002238:	78fa      	ldrb	r2, [r7, #3]
 800223a:	6879      	ldr	r1, [r7, #4]
 800223c:	4613      	mov	r3, r2
 800223e:	011b      	lsls	r3, r3, #4
 8002240:	1a9b      	subs	r3, r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	440b      	add	r3, r1
 8002246:	334d      	adds	r3, #77	@ 0x4d
 8002248:	2202      	movs	r2, #2
 800224a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800224c:	78fa      	ldrb	r2, [r7, #3]
 800224e:	6879      	ldr	r1, [r7, #4]
 8002250:	4613      	mov	r3, r2
 8002252:	011b      	lsls	r3, r3, #4
 8002254:	1a9b      	subs	r3, r3, r2
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	440b      	add	r3, r1
 800225a:	334c      	adds	r3, #76	@ 0x4c
 800225c:	2202      	movs	r2, #2
 800225e:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002260:	78fa      	ldrb	r2, [r7, #3]
 8002262:	6879      	ldr	r1, [r7, #4]
 8002264:	4613      	mov	r3, r2
 8002266:	011b      	lsls	r3, r3, #4
 8002268:	1a9b      	subs	r3, r3, r2
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	440b      	add	r3, r1
 800226e:	3326      	adds	r3, #38	@ 0x26
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d00a      	beq.n	800228c <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002276:	78fa      	ldrb	r2, [r7, #3]
 8002278:	6879      	ldr	r1, [r7, #4]
 800227a:	4613      	mov	r3, r2
 800227c:	011b      	lsls	r3, r3, #4
 800227e:	1a9b      	subs	r3, r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	440b      	add	r3, r1
 8002284:	3326      	adds	r3, #38	@ 0x26
 8002286:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002288:	2b02      	cmp	r3, #2
 800228a:	d159      	bne.n	8002340 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800228c:	78fb      	ldrb	r3, [r7, #3]
 800228e:	015a      	lsls	r2, r3, #5
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	4413      	add	r3, r2
 8002294:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80022a2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80022aa:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80022ac:	78fb      	ldrb	r3, [r7, #3]
 80022ae:	015a      	lsls	r2, r3, #5
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	4413      	add	r3, r2
 80022b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022b8:	461a      	mov	r2, r3
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6013      	str	r3, [r2, #0]
 80022be:	e03f      	b.n	8002340 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80022c0:	78fa      	ldrb	r2, [r7, #3]
 80022c2:	6879      	ldr	r1, [r7, #4]
 80022c4:	4613      	mov	r3, r2
 80022c6:	011b      	lsls	r3, r3, #4
 80022c8:	1a9b      	subs	r3, r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	440b      	add	r3, r1
 80022ce:	334d      	adds	r3, #77	@ 0x4d
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	2b08      	cmp	r3, #8
 80022d4:	d126      	bne.n	8002324 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80022d6:	78fa      	ldrb	r2, [r7, #3]
 80022d8:	6879      	ldr	r1, [r7, #4]
 80022da:	4613      	mov	r3, r2
 80022dc:	011b      	lsls	r3, r3, #4
 80022de:	1a9b      	subs	r3, r3, r2
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	440b      	add	r3, r1
 80022e4:	334d      	adds	r3, #77	@ 0x4d
 80022e6:	2202      	movs	r2, #2
 80022e8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80022ea:	78fa      	ldrb	r2, [r7, #3]
 80022ec:	6879      	ldr	r1, [r7, #4]
 80022ee:	4613      	mov	r3, r2
 80022f0:	011b      	lsls	r3, r3, #4
 80022f2:	1a9b      	subs	r3, r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	440b      	add	r3, r1
 80022f8:	3344      	adds	r3, #68	@ 0x44
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	1c59      	adds	r1, r3, #1
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	4613      	mov	r3, r2
 8002302:	011b      	lsls	r3, r3, #4
 8002304:	1a9b      	subs	r3, r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	4403      	add	r3, r0
 800230a:	3344      	adds	r3, #68	@ 0x44
 800230c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800230e:	78fa      	ldrb	r2, [r7, #3]
 8002310:	6879      	ldr	r1, [r7, #4]
 8002312:	4613      	mov	r3, r2
 8002314:	011b      	lsls	r3, r3, #4
 8002316:	1a9b      	subs	r3, r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	440b      	add	r3, r1
 800231c:	334c      	adds	r3, #76	@ 0x4c
 800231e:	2204      	movs	r2, #4
 8002320:	701a      	strb	r2, [r3, #0]
 8002322:	e00d      	b.n	8002340 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002324:	78fa      	ldrb	r2, [r7, #3]
 8002326:	6879      	ldr	r1, [r7, #4]
 8002328:	4613      	mov	r3, r2
 800232a:	011b      	lsls	r3, r3, #4
 800232c:	1a9b      	subs	r3, r3, r2
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	440b      	add	r3, r1
 8002332:	334d      	adds	r3, #77	@ 0x4d
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	2b02      	cmp	r3, #2
 8002338:	f000 8100 	beq.w	800253c <HCD_HC_IN_IRQHandler+0xcca>
 800233c:	e000      	b.n	8002340 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800233e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002340:	78fa      	ldrb	r2, [r7, #3]
 8002342:	6879      	ldr	r1, [r7, #4]
 8002344:	4613      	mov	r3, r2
 8002346:	011b      	lsls	r3, r3, #4
 8002348:	1a9b      	subs	r3, r3, r2
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	440b      	add	r3, r1
 800234e:	334c      	adds	r3, #76	@ 0x4c
 8002350:	781a      	ldrb	r2, [r3, #0]
 8002352:	78fb      	ldrb	r3, [r7, #3]
 8002354:	4619      	mov	r1, r3
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f00b f848 	bl	800d3ec <HAL_HCD_HC_NotifyURBChange_Callback>
 800235c:	e0ef      	b.n	800253e <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	78fa      	ldrb	r2, [r7, #3]
 8002364:	4611      	mov	r1, r2
 8002366:	4618      	mov	r0, r3
 8002368:	f004 fa33 	bl	80067d2 <USB_ReadChInterrupts>
 800236c:	4603      	mov	r3, r0
 800236e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002372:	2b40      	cmp	r3, #64	@ 0x40
 8002374:	d12f      	bne.n	80023d6 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002376:	78fb      	ldrb	r3, [r7, #3]
 8002378:	015a      	lsls	r2, r3, #5
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	4413      	add	r3, r2
 800237e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002382:	461a      	mov	r2, r3
 8002384:	2340      	movs	r3, #64	@ 0x40
 8002386:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002388:	78fa      	ldrb	r2, [r7, #3]
 800238a:	6879      	ldr	r1, [r7, #4]
 800238c:	4613      	mov	r3, r2
 800238e:	011b      	lsls	r3, r3, #4
 8002390:	1a9b      	subs	r3, r3, r2
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	440b      	add	r3, r1
 8002396:	334d      	adds	r3, #77	@ 0x4d
 8002398:	2205      	movs	r2, #5
 800239a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800239c:	78fa      	ldrb	r2, [r7, #3]
 800239e:	6879      	ldr	r1, [r7, #4]
 80023a0:	4613      	mov	r3, r2
 80023a2:	011b      	lsls	r3, r3, #4
 80023a4:	1a9b      	subs	r3, r3, r2
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	440b      	add	r3, r1
 80023aa:	331a      	adds	r3, #26
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d109      	bne.n	80023c6 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80023b2:	78fa      	ldrb	r2, [r7, #3]
 80023b4:	6879      	ldr	r1, [r7, #4]
 80023b6:	4613      	mov	r3, r2
 80023b8:	011b      	lsls	r3, r3, #4
 80023ba:	1a9b      	subs	r3, r3, r2
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	440b      	add	r3, r1
 80023c0:	3344      	adds	r3, #68	@ 0x44
 80023c2:	2200      	movs	r2, #0
 80023c4:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	78fa      	ldrb	r2, [r7, #3]
 80023cc:	4611      	mov	r1, r2
 80023ce:	4618      	mov	r0, r3
 80023d0:	f004 ffa9 	bl	8007326 <USB_HC_Halt>
 80023d4:	e0b3      	b.n	800253e <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	78fa      	ldrb	r2, [r7, #3]
 80023dc:	4611      	mov	r1, r2
 80023de:	4618      	mov	r0, r3
 80023e0:	f004 f9f7 	bl	80067d2 <USB_ReadChInterrupts>
 80023e4:	4603      	mov	r3, r0
 80023e6:	f003 0310 	and.w	r3, r3, #16
 80023ea:	2b10      	cmp	r3, #16
 80023ec:	f040 80a7 	bne.w	800253e <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80023f0:	78fa      	ldrb	r2, [r7, #3]
 80023f2:	6879      	ldr	r1, [r7, #4]
 80023f4:	4613      	mov	r3, r2
 80023f6:	011b      	lsls	r3, r3, #4
 80023f8:	1a9b      	subs	r3, r3, r2
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	440b      	add	r3, r1
 80023fe:	3326      	adds	r3, #38	@ 0x26
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	2b03      	cmp	r3, #3
 8002404:	d11b      	bne.n	800243e <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002406:	78fa      	ldrb	r2, [r7, #3]
 8002408:	6879      	ldr	r1, [r7, #4]
 800240a:	4613      	mov	r3, r2
 800240c:	011b      	lsls	r3, r3, #4
 800240e:	1a9b      	subs	r3, r3, r2
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	440b      	add	r3, r1
 8002414:	3344      	adds	r3, #68	@ 0x44
 8002416:	2200      	movs	r2, #0
 8002418:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800241a:	78fa      	ldrb	r2, [r7, #3]
 800241c:	6879      	ldr	r1, [r7, #4]
 800241e:	4613      	mov	r3, r2
 8002420:	011b      	lsls	r3, r3, #4
 8002422:	1a9b      	subs	r3, r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	440b      	add	r3, r1
 8002428:	334d      	adds	r3, #77	@ 0x4d
 800242a:	2204      	movs	r2, #4
 800242c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	78fa      	ldrb	r2, [r7, #3]
 8002434:	4611      	mov	r1, r2
 8002436:	4618      	mov	r0, r3
 8002438:	f004 ff75 	bl	8007326 <USB_HC_Halt>
 800243c:	e03f      	b.n	80024be <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800243e:	78fa      	ldrb	r2, [r7, #3]
 8002440:	6879      	ldr	r1, [r7, #4]
 8002442:	4613      	mov	r3, r2
 8002444:	011b      	lsls	r3, r3, #4
 8002446:	1a9b      	subs	r3, r3, r2
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	440b      	add	r3, r1
 800244c:	3326      	adds	r3, #38	@ 0x26
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d00a      	beq.n	800246a <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002454:	78fa      	ldrb	r2, [r7, #3]
 8002456:	6879      	ldr	r1, [r7, #4]
 8002458:	4613      	mov	r3, r2
 800245a:	011b      	lsls	r3, r3, #4
 800245c:	1a9b      	subs	r3, r3, r2
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	440b      	add	r3, r1
 8002462:	3326      	adds	r3, #38	@ 0x26
 8002464:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002466:	2b02      	cmp	r3, #2
 8002468:	d129      	bne.n	80024be <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800246a:	78fa      	ldrb	r2, [r7, #3]
 800246c:	6879      	ldr	r1, [r7, #4]
 800246e:	4613      	mov	r3, r2
 8002470:	011b      	lsls	r3, r3, #4
 8002472:	1a9b      	subs	r3, r3, r2
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	440b      	add	r3, r1
 8002478:	3344      	adds	r3, #68	@ 0x44
 800247a:	2200      	movs	r2, #0
 800247c:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	799b      	ldrb	r3, [r3, #6]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d00a      	beq.n	800249c <HCD_HC_IN_IRQHandler+0xc2a>
 8002486:	78fa      	ldrb	r2, [r7, #3]
 8002488:	6879      	ldr	r1, [r7, #4]
 800248a:	4613      	mov	r3, r2
 800248c:	011b      	lsls	r3, r3, #4
 800248e:	1a9b      	subs	r3, r3, r2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	440b      	add	r3, r1
 8002494:	331b      	adds	r3, #27
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	2b01      	cmp	r3, #1
 800249a:	d110      	bne.n	80024be <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 800249c:	78fa      	ldrb	r2, [r7, #3]
 800249e:	6879      	ldr	r1, [r7, #4]
 80024a0:	4613      	mov	r3, r2
 80024a2:	011b      	lsls	r3, r3, #4
 80024a4:	1a9b      	subs	r3, r3, r2
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	440b      	add	r3, r1
 80024aa:	334d      	adds	r3, #77	@ 0x4d
 80024ac:	2204      	movs	r2, #4
 80024ae:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	78fa      	ldrb	r2, [r7, #3]
 80024b6:	4611      	mov	r1, r2
 80024b8:	4618      	mov	r0, r3
 80024ba:	f004 ff34 	bl	8007326 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80024be:	78fa      	ldrb	r2, [r7, #3]
 80024c0:	6879      	ldr	r1, [r7, #4]
 80024c2:	4613      	mov	r3, r2
 80024c4:	011b      	lsls	r3, r3, #4
 80024c6:	1a9b      	subs	r3, r3, r2
 80024c8:	009b      	lsls	r3, r3, #2
 80024ca:	440b      	add	r3, r1
 80024cc:	331b      	adds	r3, #27
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d129      	bne.n	8002528 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80024d4:	78fa      	ldrb	r2, [r7, #3]
 80024d6:	6879      	ldr	r1, [r7, #4]
 80024d8:	4613      	mov	r3, r2
 80024da:	011b      	lsls	r3, r3, #4
 80024dc:	1a9b      	subs	r3, r3, r2
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	440b      	add	r3, r1
 80024e2:	331b      	adds	r3, #27
 80024e4:	2200      	movs	r2, #0
 80024e6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80024e8:	78fb      	ldrb	r3, [r7, #3]
 80024ea:	015a      	lsls	r2, r3, #5
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	4413      	add	r3, r2
 80024f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	78fa      	ldrb	r2, [r7, #3]
 80024f8:	0151      	lsls	r1, r2, #5
 80024fa:	693a      	ldr	r2, [r7, #16]
 80024fc:	440a      	add	r2, r1
 80024fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002502:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002506:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002508:	78fb      	ldrb	r3, [r7, #3]
 800250a:	015a      	lsls	r2, r3, #5
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	4413      	add	r3, r2
 8002510:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002514:	68db      	ldr	r3, [r3, #12]
 8002516:	78fa      	ldrb	r2, [r7, #3]
 8002518:	0151      	lsls	r1, r2, #5
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	440a      	add	r2, r1
 800251e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002522:	f043 0320 	orr.w	r3, r3, #32
 8002526:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002528:	78fb      	ldrb	r3, [r7, #3]
 800252a:	015a      	lsls	r2, r3, #5
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	4413      	add	r3, r2
 8002530:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002534:	461a      	mov	r2, r3
 8002536:	2310      	movs	r3, #16
 8002538:	6093      	str	r3, [r2, #8]
 800253a:	e000      	b.n	800253e <HCD_HC_IN_IRQHandler+0xccc>
        return;
 800253c:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 800253e:	3718      	adds	r7, #24
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	460b      	mov	r3, r1
 800254e:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	78fa      	ldrb	r2, [r7, #3]
 8002560:	4611      	mov	r1, r2
 8002562:	4618      	mov	r0, r3
 8002564:	f004 f935 	bl	80067d2 <USB_ReadChInterrupts>
 8002568:	4603      	mov	r3, r0
 800256a:	f003 0304 	and.w	r3, r3, #4
 800256e:	2b04      	cmp	r3, #4
 8002570:	d11b      	bne.n	80025aa <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002572:	78fb      	ldrb	r3, [r7, #3]
 8002574:	015a      	lsls	r2, r3, #5
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	4413      	add	r3, r2
 800257a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800257e:	461a      	mov	r2, r3
 8002580:	2304      	movs	r3, #4
 8002582:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002584:	78fa      	ldrb	r2, [r7, #3]
 8002586:	6879      	ldr	r1, [r7, #4]
 8002588:	4613      	mov	r3, r2
 800258a:	011b      	lsls	r3, r3, #4
 800258c:	1a9b      	subs	r3, r3, r2
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	440b      	add	r3, r1
 8002592:	334d      	adds	r3, #77	@ 0x4d
 8002594:	2207      	movs	r2, #7
 8002596:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	78fa      	ldrb	r2, [r7, #3]
 800259e:	4611      	mov	r1, r2
 80025a0:	4618      	mov	r0, r3
 80025a2:	f004 fec0 	bl	8007326 <USB_HC_Halt>
 80025a6:	f000 bc89 	b.w	8002ebc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	78fa      	ldrb	r2, [r7, #3]
 80025b0:	4611      	mov	r1, r2
 80025b2:	4618      	mov	r0, r3
 80025b4:	f004 f90d 	bl	80067d2 <USB_ReadChInterrupts>
 80025b8:	4603      	mov	r3, r0
 80025ba:	f003 0320 	and.w	r3, r3, #32
 80025be:	2b20      	cmp	r3, #32
 80025c0:	f040 8082 	bne.w	80026c8 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80025c4:	78fb      	ldrb	r3, [r7, #3]
 80025c6:	015a      	lsls	r2, r3, #5
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	4413      	add	r3, r2
 80025cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025d0:	461a      	mov	r2, r3
 80025d2:	2320      	movs	r3, #32
 80025d4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80025d6:	78fa      	ldrb	r2, [r7, #3]
 80025d8:	6879      	ldr	r1, [r7, #4]
 80025da:	4613      	mov	r3, r2
 80025dc:	011b      	lsls	r3, r3, #4
 80025de:	1a9b      	subs	r3, r3, r2
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	440b      	add	r3, r1
 80025e4:	3319      	adds	r3, #25
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d124      	bne.n	8002636 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80025ec:	78fa      	ldrb	r2, [r7, #3]
 80025ee:	6879      	ldr	r1, [r7, #4]
 80025f0:	4613      	mov	r3, r2
 80025f2:	011b      	lsls	r3, r3, #4
 80025f4:	1a9b      	subs	r3, r3, r2
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	440b      	add	r3, r1
 80025fa:	3319      	adds	r3, #25
 80025fc:	2200      	movs	r2, #0
 80025fe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002600:	78fa      	ldrb	r2, [r7, #3]
 8002602:	6879      	ldr	r1, [r7, #4]
 8002604:	4613      	mov	r3, r2
 8002606:	011b      	lsls	r3, r3, #4
 8002608:	1a9b      	subs	r3, r3, r2
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	440b      	add	r3, r1
 800260e:	334c      	adds	r3, #76	@ 0x4c
 8002610:	2202      	movs	r2, #2
 8002612:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002614:	78fa      	ldrb	r2, [r7, #3]
 8002616:	6879      	ldr	r1, [r7, #4]
 8002618:	4613      	mov	r3, r2
 800261a:	011b      	lsls	r3, r3, #4
 800261c:	1a9b      	subs	r3, r3, r2
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	440b      	add	r3, r1
 8002622:	334d      	adds	r3, #77	@ 0x4d
 8002624:	2203      	movs	r2, #3
 8002626:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	78fa      	ldrb	r2, [r7, #3]
 800262e:	4611      	mov	r1, r2
 8002630:	4618      	mov	r0, r3
 8002632:	f004 fe78 	bl	8007326 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002636:	78fa      	ldrb	r2, [r7, #3]
 8002638:	6879      	ldr	r1, [r7, #4]
 800263a:	4613      	mov	r3, r2
 800263c:	011b      	lsls	r3, r3, #4
 800263e:	1a9b      	subs	r3, r3, r2
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	440b      	add	r3, r1
 8002644:	331a      	adds	r3, #26
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	2b01      	cmp	r3, #1
 800264a:	f040 8437 	bne.w	8002ebc <HCD_HC_OUT_IRQHandler+0x978>
 800264e:	78fa      	ldrb	r2, [r7, #3]
 8002650:	6879      	ldr	r1, [r7, #4]
 8002652:	4613      	mov	r3, r2
 8002654:	011b      	lsls	r3, r3, #4
 8002656:	1a9b      	subs	r3, r3, r2
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	440b      	add	r3, r1
 800265c:	331b      	adds	r3, #27
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	2b00      	cmp	r3, #0
 8002662:	f040 842b 	bne.w	8002ebc <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002666:	78fa      	ldrb	r2, [r7, #3]
 8002668:	6879      	ldr	r1, [r7, #4]
 800266a:	4613      	mov	r3, r2
 800266c:	011b      	lsls	r3, r3, #4
 800266e:	1a9b      	subs	r3, r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	440b      	add	r3, r1
 8002674:	3326      	adds	r3, #38	@ 0x26
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	2b01      	cmp	r3, #1
 800267a:	d009      	beq.n	8002690 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 800267c:	78fa      	ldrb	r2, [r7, #3]
 800267e:	6879      	ldr	r1, [r7, #4]
 8002680:	4613      	mov	r3, r2
 8002682:	011b      	lsls	r3, r3, #4
 8002684:	1a9b      	subs	r3, r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	440b      	add	r3, r1
 800268a:	331b      	adds	r3, #27
 800268c:	2201      	movs	r2, #1
 800268e:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002690:	78fa      	ldrb	r2, [r7, #3]
 8002692:	6879      	ldr	r1, [r7, #4]
 8002694:	4613      	mov	r3, r2
 8002696:	011b      	lsls	r3, r3, #4
 8002698:	1a9b      	subs	r3, r3, r2
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	440b      	add	r3, r1
 800269e:	334d      	adds	r3, #77	@ 0x4d
 80026a0:	2203      	movs	r2, #3
 80026a2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	78fa      	ldrb	r2, [r7, #3]
 80026aa:	4611      	mov	r1, r2
 80026ac:	4618      	mov	r0, r3
 80026ae:	f004 fe3a 	bl	8007326 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80026b2:	78fa      	ldrb	r2, [r7, #3]
 80026b4:	6879      	ldr	r1, [r7, #4]
 80026b6:	4613      	mov	r3, r2
 80026b8:	011b      	lsls	r3, r3, #4
 80026ba:	1a9b      	subs	r3, r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	440b      	add	r3, r1
 80026c0:	3344      	adds	r3, #68	@ 0x44
 80026c2:	2200      	movs	r2, #0
 80026c4:	601a      	str	r2, [r3, #0]
 80026c6:	e3f9      	b.n	8002ebc <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	78fa      	ldrb	r2, [r7, #3]
 80026ce:	4611      	mov	r1, r2
 80026d0:	4618      	mov	r0, r3
 80026d2:	f004 f87e 	bl	80067d2 <USB_ReadChInterrupts>
 80026d6:	4603      	mov	r3, r0
 80026d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026e0:	d111      	bne.n	8002706 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80026e2:	78fb      	ldrb	r3, [r7, #3]
 80026e4:	015a      	lsls	r2, r3, #5
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	4413      	add	r3, r2
 80026ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026ee:	461a      	mov	r2, r3
 80026f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80026f4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	78fa      	ldrb	r2, [r7, #3]
 80026fc:	4611      	mov	r1, r2
 80026fe:	4618      	mov	r0, r3
 8002700:	f004 fe11 	bl	8007326 <USB_HC_Halt>
 8002704:	e3da      	b.n	8002ebc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	78fa      	ldrb	r2, [r7, #3]
 800270c:	4611      	mov	r1, r2
 800270e:	4618      	mov	r0, r3
 8002710:	f004 f85f 	bl	80067d2 <USB_ReadChInterrupts>
 8002714:	4603      	mov	r3, r0
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	2b01      	cmp	r3, #1
 800271c:	d168      	bne.n	80027f0 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800271e:	78fa      	ldrb	r2, [r7, #3]
 8002720:	6879      	ldr	r1, [r7, #4]
 8002722:	4613      	mov	r3, r2
 8002724:	011b      	lsls	r3, r3, #4
 8002726:	1a9b      	subs	r3, r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	440b      	add	r3, r1
 800272c:	3344      	adds	r3, #68	@ 0x44
 800272e:	2200      	movs	r2, #0
 8002730:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	78fa      	ldrb	r2, [r7, #3]
 8002738:	4611      	mov	r1, r2
 800273a:	4618      	mov	r0, r3
 800273c:	f004 f849 	bl	80067d2 <USB_ReadChInterrupts>
 8002740:	4603      	mov	r3, r0
 8002742:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002746:	2b40      	cmp	r3, #64	@ 0x40
 8002748:	d112      	bne.n	8002770 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800274a:	78fa      	ldrb	r2, [r7, #3]
 800274c:	6879      	ldr	r1, [r7, #4]
 800274e:	4613      	mov	r3, r2
 8002750:	011b      	lsls	r3, r3, #4
 8002752:	1a9b      	subs	r3, r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	440b      	add	r3, r1
 8002758:	3319      	adds	r3, #25
 800275a:	2201      	movs	r2, #1
 800275c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800275e:	78fb      	ldrb	r3, [r7, #3]
 8002760:	015a      	lsls	r2, r3, #5
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	4413      	add	r3, r2
 8002766:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800276a:	461a      	mov	r2, r3
 800276c:	2340      	movs	r3, #64	@ 0x40
 800276e:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002770:	78fa      	ldrb	r2, [r7, #3]
 8002772:	6879      	ldr	r1, [r7, #4]
 8002774:	4613      	mov	r3, r2
 8002776:	011b      	lsls	r3, r3, #4
 8002778:	1a9b      	subs	r3, r3, r2
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	440b      	add	r3, r1
 800277e:	331b      	adds	r3, #27
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d019      	beq.n	80027ba <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002786:	78fa      	ldrb	r2, [r7, #3]
 8002788:	6879      	ldr	r1, [r7, #4]
 800278a:	4613      	mov	r3, r2
 800278c:	011b      	lsls	r3, r3, #4
 800278e:	1a9b      	subs	r3, r3, r2
 8002790:	009b      	lsls	r3, r3, #2
 8002792:	440b      	add	r3, r1
 8002794:	331b      	adds	r3, #27
 8002796:	2200      	movs	r2, #0
 8002798:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800279a:	78fb      	ldrb	r3, [r7, #3]
 800279c:	015a      	lsls	r2, r3, #5
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	4413      	add	r3, r2
 80027a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	78fa      	ldrb	r2, [r7, #3]
 80027aa:	0151      	lsls	r1, r2, #5
 80027ac:	693a      	ldr	r2, [r7, #16]
 80027ae:	440a      	add	r2, r1
 80027b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80027b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027b8:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80027ba:	78fb      	ldrb	r3, [r7, #3]
 80027bc:	015a      	lsls	r2, r3, #5
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	4413      	add	r3, r2
 80027c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027c6:	461a      	mov	r2, r3
 80027c8:	2301      	movs	r3, #1
 80027ca:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80027cc:	78fa      	ldrb	r2, [r7, #3]
 80027ce:	6879      	ldr	r1, [r7, #4]
 80027d0:	4613      	mov	r3, r2
 80027d2:	011b      	lsls	r3, r3, #4
 80027d4:	1a9b      	subs	r3, r3, r2
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	440b      	add	r3, r1
 80027da:	334d      	adds	r3, #77	@ 0x4d
 80027dc:	2201      	movs	r2, #1
 80027de:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	78fa      	ldrb	r2, [r7, #3]
 80027e6:	4611      	mov	r1, r2
 80027e8:	4618      	mov	r0, r3
 80027ea:	f004 fd9c 	bl	8007326 <USB_HC_Halt>
 80027ee:	e365      	b.n	8002ebc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	78fa      	ldrb	r2, [r7, #3]
 80027f6:	4611      	mov	r1, r2
 80027f8:	4618      	mov	r0, r3
 80027fa:	f003 ffea 	bl	80067d2 <USB_ReadChInterrupts>
 80027fe:	4603      	mov	r3, r0
 8002800:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002804:	2b40      	cmp	r3, #64	@ 0x40
 8002806:	d139      	bne.n	800287c <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002808:	78fa      	ldrb	r2, [r7, #3]
 800280a:	6879      	ldr	r1, [r7, #4]
 800280c:	4613      	mov	r3, r2
 800280e:	011b      	lsls	r3, r3, #4
 8002810:	1a9b      	subs	r3, r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	440b      	add	r3, r1
 8002816:	334d      	adds	r3, #77	@ 0x4d
 8002818:	2205      	movs	r2, #5
 800281a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800281c:	78fa      	ldrb	r2, [r7, #3]
 800281e:	6879      	ldr	r1, [r7, #4]
 8002820:	4613      	mov	r3, r2
 8002822:	011b      	lsls	r3, r3, #4
 8002824:	1a9b      	subs	r3, r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	440b      	add	r3, r1
 800282a:	331a      	adds	r3, #26
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d109      	bne.n	8002846 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002832:	78fa      	ldrb	r2, [r7, #3]
 8002834:	6879      	ldr	r1, [r7, #4]
 8002836:	4613      	mov	r3, r2
 8002838:	011b      	lsls	r3, r3, #4
 800283a:	1a9b      	subs	r3, r3, r2
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	440b      	add	r3, r1
 8002840:	3319      	adds	r3, #25
 8002842:	2201      	movs	r2, #1
 8002844:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002846:	78fa      	ldrb	r2, [r7, #3]
 8002848:	6879      	ldr	r1, [r7, #4]
 800284a:	4613      	mov	r3, r2
 800284c:	011b      	lsls	r3, r3, #4
 800284e:	1a9b      	subs	r3, r3, r2
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	440b      	add	r3, r1
 8002854:	3344      	adds	r3, #68	@ 0x44
 8002856:	2200      	movs	r2, #0
 8002858:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	78fa      	ldrb	r2, [r7, #3]
 8002860:	4611      	mov	r1, r2
 8002862:	4618      	mov	r0, r3
 8002864:	f004 fd5f 	bl	8007326 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002868:	78fb      	ldrb	r3, [r7, #3]
 800286a:	015a      	lsls	r2, r3, #5
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	4413      	add	r3, r2
 8002870:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002874:	461a      	mov	r2, r3
 8002876:	2340      	movs	r3, #64	@ 0x40
 8002878:	6093      	str	r3, [r2, #8]
 800287a:	e31f      	b.n	8002ebc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	78fa      	ldrb	r2, [r7, #3]
 8002882:	4611      	mov	r1, r2
 8002884:	4618      	mov	r0, r3
 8002886:	f003 ffa4 	bl	80067d2 <USB_ReadChInterrupts>
 800288a:	4603      	mov	r3, r0
 800288c:	f003 0308 	and.w	r3, r3, #8
 8002890:	2b08      	cmp	r3, #8
 8002892:	d11a      	bne.n	80028ca <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002894:	78fb      	ldrb	r3, [r7, #3]
 8002896:	015a      	lsls	r2, r3, #5
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	4413      	add	r3, r2
 800289c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028a0:	461a      	mov	r2, r3
 80028a2:	2308      	movs	r3, #8
 80028a4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80028a6:	78fa      	ldrb	r2, [r7, #3]
 80028a8:	6879      	ldr	r1, [r7, #4]
 80028aa:	4613      	mov	r3, r2
 80028ac:	011b      	lsls	r3, r3, #4
 80028ae:	1a9b      	subs	r3, r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	440b      	add	r3, r1
 80028b4:	334d      	adds	r3, #77	@ 0x4d
 80028b6:	2206      	movs	r2, #6
 80028b8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	78fa      	ldrb	r2, [r7, #3]
 80028c0:	4611      	mov	r1, r2
 80028c2:	4618      	mov	r0, r3
 80028c4:	f004 fd2f 	bl	8007326 <USB_HC_Halt>
 80028c8:	e2f8      	b.n	8002ebc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	78fa      	ldrb	r2, [r7, #3]
 80028d0:	4611      	mov	r1, r2
 80028d2:	4618      	mov	r0, r3
 80028d4:	f003 ff7d 	bl	80067d2 <USB_ReadChInterrupts>
 80028d8:	4603      	mov	r3, r0
 80028da:	f003 0310 	and.w	r3, r3, #16
 80028de:	2b10      	cmp	r3, #16
 80028e0:	d144      	bne.n	800296c <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80028e2:	78fa      	ldrb	r2, [r7, #3]
 80028e4:	6879      	ldr	r1, [r7, #4]
 80028e6:	4613      	mov	r3, r2
 80028e8:	011b      	lsls	r3, r3, #4
 80028ea:	1a9b      	subs	r3, r3, r2
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	440b      	add	r3, r1
 80028f0:	3344      	adds	r3, #68	@ 0x44
 80028f2:	2200      	movs	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80028f6:	78fa      	ldrb	r2, [r7, #3]
 80028f8:	6879      	ldr	r1, [r7, #4]
 80028fa:	4613      	mov	r3, r2
 80028fc:	011b      	lsls	r3, r3, #4
 80028fe:	1a9b      	subs	r3, r3, r2
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	440b      	add	r3, r1
 8002904:	334d      	adds	r3, #77	@ 0x4d
 8002906:	2204      	movs	r2, #4
 8002908:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800290a:	78fa      	ldrb	r2, [r7, #3]
 800290c:	6879      	ldr	r1, [r7, #4]
 800290e:	4613      	mov	r3, r2
 8002910:	011b      	lsls	r3, r3, #4
 8002912:	1a9b      	subs	r3, r3, r2
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	440b      	add	r3, r1
 8002918:	3319      	adds	r3, #25
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d114      	bne.n	800294a <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8002920:	78fa      	ldrb	r2, [r7, #3]
 8002922:	6879      	ldr	r1, [r7, #4]
 8002924:	4613      	mov	r3, r2
 8002926:	011b      	lsls	r3, r3, #4
 8002928:	1a9b      	subs	r3, r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	440b      	add	r3, r1
 800292e:	3318      	adds	r3, #24
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d109      	bne.n	800294a <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8002936:	78fa      	ldrb	r2, [r7, #3]
 8002938:	6879      	ldr	r1, [r7, #4]
 800293a:	4613      	mov	r3, r2
 800293c:	011b      	lsls	r3, r3, #4
 800293e:	1a9b      	subs	r3, r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	440b      	add	r3, r1
 8002944:	3319      	adds	r3, #25
 8002946:	2201      	movs	r2, #1
 8002948:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	78fa      	ldrb	r2, [r7, #3]
 8002950:	4611      	mov	r1, r2
 8002952:	4618      	mov	r0, r3
 8002954:	f004 fce7 	bl	8007326 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002958:	78fb      	ldrb	r3, [r7, #3]
 800295a:	015a      	lsls	r2, r3, #5
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	4413      	add	r3, r2
 8002960:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002964:	461a      	mov	r2, r3
 8002966:	2310      	movs	r3, #16
 8002968:	6093      	str	r3, [r2, #8]
 800296a:	e2a7      	b.n	8002ebc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	78fa      	ldrb	r2, [r7, #3]
 8002972:	4611      	mov	r1, r2
 8002974:	4618      	mov	r0, r3
 8002976:	f003 ff2c 	bl	80067d2 <USB_ReadChInterrupts>
 800297a:	4603      	mov	r3, r0
 800297c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002980:	2b80      	cmp	r3, #128	@ 0x80
 8002982:	f040 8083 	bne.w	8002a8c <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	799b      	ldrb	r3, [r3, #6]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d111      	bne.n	80029b2 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800298e:	78fa      	ldrb	r2, [r7, #3]
 8002990:	6879      	ldr	r1, [r7, #4]
 8002992:	4613      	mov	r3, r2
 8002994:	011b      	lsls	r3, r3, #4
 8002996:	1a9b      	subs	r3, r3, r2
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	440b      	add	r3, r1
 800299c:	334d      	adds	r3, #77	@ 0x4d
 800299e:	2207      	movs	r2, #7
 80029a0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	78fa      	ldrb	r2, [r7, #3]
 80029a8:	4611      	mov	r1, r2
 80029aa:	4618      	mov	r0, r3
 80029ac:	f004 fcbb 	bl	8007326 <USB_HC_Halt>
 80029b0:	e062      	b.n	8002a78 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80029b2:	78fa      	ldrb	r2, [r7, #3]
 80029b4:	6879      	ldr	r1, [r7, #4]
 80029b6:	4613      	mov	r3, r2
 80029b8:	011b      	lsls	r3, r3, #4
 80029ba:	1a9b      	subs	r3, r3, r2
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	440b      	add	r3, r1
 80029c0:	3344      	adds	r3, #68	@ 0x44
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	1c59      	adds	r1, r3, #1
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	4613      	mov	r3, r2
 80029ca:	011b      	lsls	r3, r3, #4
 80029cc:	1a9b      	subs	r3, r3, r2
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	4403      	add	r3, r0
 80029d2:	3344      	adds	r3, #68	@ 0x44
 80029d4:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80029d6:	78fa      	ldrb	r2, [r7, #3]
 80029d8:	6879      	ldr	r1, [r7, #4]
 80029da:	4613      	mov	r3, r2
 80029dc:	011b      	lsls	r3, r3, #4
 80029de:	1a9b      	subs	r3, r3, r2
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	440b      	add	r3, r1
 80029e4:	3344      	adds	r3, #68	@ 0x44
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d922      	bls.n	8002a32 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80029ec:	78fa      	ldrb	r2, [r7, #3]
 80029ee:	6879      	ldr	r1, [r7, #4]
 80029f0:	4613      	mov	r3, r2
 80029f2:	011b      	lsls	r3, r3, #4
 80029f4:	1a9b      	subs	r3, r3, r2
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	440b      	add	r3, r1
 80029fa:	3344      	adds	r3, #68	@ 0x44
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002a00:	78fa      	ldrb	r2, [r7, #3]
 8002a02:	6879      	ldr	r1, [r7, #4]
 8002a04:	4613      	mov	r3, r2
 8002a06:	011b      	lsls	r3, r3, #4
 8002a08:	1a9b      	subs	r3, r3, r2
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	440b      	add	r3, r1
 8002a0e:	334c      	adds	r3, #76	@ 0x4c
 8002a10:	2204      	movs	r2, #4
 8002a12:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002a14:	78fa      	ldrb	r2, [r7, #3]
 8002a16:	6879      	ldr	r1, [r7, #4]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	011b      	lsls	r3, r3, #4
 8002a1c:	1a9b      	subs	r3, r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	440b      	add	r3, r1
 8002a22:	334c      	adds	r3, #76	@ 0x4c
 8002a24:	781a      	ldrb	r2, [r3, #0]
 8002a26:	78fb      	ldrb	r3, [r7, #3]
 8002a28:	4619      	mov	r1, r3
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f00a fcde 	bl	800d3ec <HAL_HCD_HC_NotifyURBChange_Callback>
 8002a30:	e022      	b.n	8002a78 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002a32:	78fa      	ldrb	r2, [r7, #3]
 8002a34:	6879      	ldr	r1, [r7, #4]
 8002a36:	4613      	mov	r3, r2
 8002a38:	011b      	lsls	r3, r3, #4
 8002a3a:	1a9b      	subs	r3, r3, r2
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	440b      	add	r3, r1
 8002a40:	334c      	adds	r3, #76	@ 0x4c
 8002a42:	2202      	movs	r2, #2
 8002a44:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002a46:	78fb      	ldrb	r3, [r7, #3]
 8002a48:	015a      	lsls	r2, r3, #5
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002a5c:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002a64:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002a66:	78fb      	ldrb	r3, [r7, #3]
 8002a68:	015a      	lsls	r2, r3, #5
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	4413      	add	r3, r2
 8002a6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a72:	461a      	mov	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002a78:	78fb      	ldrb	r3, [r7, #3]
 8002a7a:	015a      	lsls	r2, r3, #5
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	4413      	add	r3, r2
 8002a80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a84:	461a      	mov	r2, r3
 8002a86:	2380      	movs	r3, #128	@ 0x80
 8002a88:	6093      	str	r3, [r2, #8]
 8002a8a:	e217      	b.n	8002ebc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	78fa      	ldrb	r2, [r7, #3]
 8002a92:	4611      	mov	r1, r2
 8002a94:	4618      	mov	r0, r3
 8002a96:	f003 fe9c 	bl	80067d2 <USB_ReadChInterrupts>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aa0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002aa4:	d11b      	bne.n	8002ade <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002aa6:	78fa      	ldrb	r2, [r7, #3]
 8002aa8:	6879      	ldr	r1, [r7, #4]
 8002aaa:	4613      	mov	r3, r2
 8002aac:	011b      	lsls	r3, r3, #4
 8002aae:	1a9b      	subs	r3, r3, r2
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	440b      	add	r3, r1
 8002ab4:	334d      	adds	r3, #77	@ 0x4d
 8002ab6:	2209      	movs	r2, #9
 8002ab8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	78fa      	ldrb	r2, [r7, #3]
 8002ac0:	4611      	mov	r1, r2
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f004 fc2f 	bl	8007326 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002ac8:	78fb      	ldrb	r3, [r7, #3]
 8002aca:	015a      	lsls	r2, r3, #5
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	4413      	add	r3, r2
 8002ad0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ada:	6093      	str	r3, [r2, #8]
 8002adc:	e1ee      	b.n	8002ebc <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	78fa      	ldrb	r2, [r7, #3]
 8002ae4:	4611      	mov	r1, r2
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f003 fe73 	bl	80067d2 <USB_ReadChInterrupts>
 8002aec:	4603      	mov	r3, r0
 8002aee:	f003 0302 	and.w	r3, r3, #2
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	f040 81df 	bne.w	8002eb6 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002af8:	78fb      	ldrb	r3, [r7, #3]
 8002afa:	015a      	lsls	r2, r3, #5
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	4413      	add	r3, r2
 8002b00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b04:	461a      	mov	r2, r3
 8002b06:	2302      	movs	r3, #2
 8002b08:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002b0a:	78fa      	ldrb	r2, [r7, #3]
 8002b0c:	6879      	ldr	r1, [r7, #4]
 8002b0e:	4613      	mov	r3, r2
 8002b10:	011b      	lsls	r3, r3, #4
 8002b12:	1a9b      	subs	r3, r3, r2
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	440b      	add	r3, r1
 8002b18:	334d      	adds	r3, #77	@ 0x4d
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	f040 8093 	bne.w	8002c48 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002b22:	78fa      	ldrb	r2, [r7, #3]
 8002b24:	6879      	ldr	r1, [r7, #4]
 8002b26:	4613      	mov	r3, r2
 8002b28:	011b      	lsls	r3, r3, #4
 8002b2a:	1a9b      	subs	r3, r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	440b      	add	r3, r1
 8002b30:	334d      	adds	r3, #77	@ 0x4d
 8002b32:	2202      	movs	r2, #2
 8002b34:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002b36:	78fa      	ldrb	r2, [r7, #3]
 8002b38:	6879      	ldr	r1, [r7, #4]
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	011b      	lsls	r3, r3, #4
 8002b3e:	1a9b      	subs	r3, r3, r2
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	440b      	add	r3, r1
 8002b44:	334c      	adds	r3, #76	@ 0x4c
 8002b46:	2201      	movs	r2, #1
 8002b48:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002b4a:	78fa      	ldrb	r2, [r7, #3]
 8002b4c:	6879      	ldr	r1, [r7, #4]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	011b      	lsls	r3, r3, #4
 8002b52:	1a9b      	subs	r3, r3, r2
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	440b      	add	r3, r1
 8002b58:	3326      	adds	r3, #38	@ 0x26
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d00b      	beq.n	8002b78 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8002b60:	78fa      	ldrb	r2, [r7, #3]
 8002b62:	6879      	ldr	r1, [r7, #4]
 8002b64:	4613      	mov	r3, r2
 8002b66:	011b      	lsls	r3, r3, #4
 8002b68:	1a9b      	subs	r3, r3, r2
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	440b      	add	r3, r1
 8002b6e:	3326      	adds	r3, #38	@ 0x26
 8002b70:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002b72:	2b03      	cmp	r3, #3
 8002b74:	f040 8190 	bne.w	8002e98 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	799b      	ldrb	r3, [r3, #6]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d115      	bne.n	8002bac <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8002b80:	78fa      	ldrb	r2, [r7, #3]
 8002b82:	6879      	ldr	r1, [r7, #4]
 8002b84:	4613      	mov	r3, r2
 8002b86:	011b      	lsls	r3, r3, #4
 8002b88:	1a9b      	subs	r3, r3, r2
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	440b      	add	r3, r1
 8002b8e:	333d      	adds	r3, #61	@ 0x3d
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	78fa      	ldrb	r2, [r7, #3]
 8002b94:	f083 0301 	eor.w	r3, r3, #1
 8002b98:	b2d8      	uxtb	r0, r3
 8002b9a:	6879      	ldr	r1, [r7, #4]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	011b      	lsls	r3, r3, #4
 8002ba0:	1a9b      	subs	r3, r3, r2
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	440b      	add	r3, r1
 8002ba6:	333d      	adds	r3, #61	@ 0x3d
 8002ba8:	4602      	mov	r2, r0
 8002baa:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	799b      	ldrb	r3, [r3, #6]
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	f040 8171 	bne.w	8002e98 <HCD_HC_OUT_IRQHandler+0x954>
 8002bb6:	78fa      	ldrb	r2, [r7, #3]
 8002bb8:	6879      	ldr	r1, [r7, #4]
 8002bba:	4613      	mov	r3, r2
 8002bbc:	011b      	lsls	r3, r3, #4
 8002bbe:	1a9b      	subs	r3, r3, r2
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	440b      	add	r3, r1
 8002bc4:	3334      	adds	r3, #52	@ 0x34
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	f000 8165 	beq.w	8002e98 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8002bce:	78fa      	ldrb	r2, [r7, #3]
 8002bd0:	6879      	ldr	r1, [r7, #4]
 8002bd2:	4613      	mov	r3, r2
 8002bd4:	011b      	lsls	r3, r3, #4
 8002bd6:	1a9b      	subs	r3, r3, r2
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	440b      	add	r3, r1
 8002bdc:	3334      	adds	r3, #52	@ 0x34
 8002bde:	6819      	ldr	r1, [r3, #0]
 8002be0:	78fa      	ldrb	r2, [r7, #3]
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	4613      	mov	r3, r2
 8002be6:	011b      	lsls	r3, r3, #4
 8002be8:	1a9b      	subs	r3, r3, r2
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	4403      	add	r3, r0
 8002bee:	3328      	adds	r3, #40	@ 0x28
 8002bf0:	881b      	ldrh	r3, [r3, #0]
 8002bf2:	440b      	add	r3, r1
 8002bf4:	1e59      	subs	r1, r3, #1
 8002bf6:	78fa      	ldrb	r2, [r7, #3]
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	011b      	lsls	r3, r3, #4
 8002bfe:	1a9b      	subs	r3, r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	4403      	add	r3, r0
 8002c04:	3328      	adds	r3, #40	@ 0x28
 8002c06:	881b      	ldrh	r3, [r3, #0]
 8002c08:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c0c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	f003 0301 	and.w	r3, r3, #1
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	f000 813f 	beq.w	8002e98 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8002c1a:	78fa      	ldrb	r2, [r7, #3]
 8002c1c:	6879      	ldr	r1, [r7, #4]
 8002c1e:	4613      	mov	r3, r2
 8002c20:	011b      	lsls	r3, r3, #4
 8002c22:	1a9b      	subs	r3, r3, r2
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	440b      	add	r3, r1
 8002c28:	333d      	adds	r3, #61	@ 0x3d
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	78fa      	ldrb	r2, [r7, #3]
 8002c2e:	f083 0301 	eor.w	r3, r3, #1
 8002c32:	b2d8      	uxtb	r0, r3
 8002c34:	6879      	ldr	r1, [r7, #4]
 8002c36:	4613      	mov	r3, r2
 8002c38:	011b      	lsls	r3, r3, #4
 8002c3a:	1a9b      	subs	r3, r3, r2
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	440b      	add	r3, r1
 8002c40:	333d      	adds	r3, #61	@ 0x3d
 8002c42:	4602      	mov	r2, r0
 8002c44:	701a      	strb	r2, [r3, #0]
 8002c46:	e127      	b.n	8002e98 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002c48:	78fa      	ldrb	r2, [r7, #3]
 8002c4a:	6879      	ldr	r1, [r7, #4]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	011b      	lsls	r3, r3, #4
 8002c50:	1a9b      	subs	r3, r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	440b      	add	r3, r1
 8002c56:	334d      	adds	r3, #77	@ 0x4d
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	2b03      	cmp	r3, #3
 8002c5c:	d120      	bne.n	8002ca0 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002c5e:	78fa      	ldrb	r2, [r7, #3]
 8002c60:	6879      	ldr	r1, [r7, #4]
 8002c62:	4613      	mov	r3, r2
 8002c64:	011b      	lsls	r3, r3, #4
 8002c66:	1a9b      	subs	r3, r3, r2
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	440b      	add	r3, r1
 8002c6c:	334d      	adds	r3, #77	@ 0x4d
 8002c6e:	2202      	movs	r2, #2
 8002c70:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002c72:	78fa      	ldrb	r2, [r7, #3]
 8002c74:	6879      	ldr	r1, [r7, #4]
 8002c76:	4613      	mov	r3, r2
 8002c78:	011b      	lsls	r3, r3, #4
 8002c7a:	1a9b      	subs	r3, r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	440b      	add	r3, r1
 8002c80:	331b      	adds	r3, #27
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	f040 8107 	bne.w	8002e98 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002c8a:	78fa      	ldrb	r2, [r7, #3]
 8002c8c:	6879      	ldr	r1, [r7, #4]
 8002c8e:	4613      	mov	r3, r2
 8002c90:	011b      	lsls	r3, r3, #4
 8002c92:	1a9b      	subs	r3, r3, r2
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	440b      	add	r3, r1
 8002c98:	334c      	adds	r3, #76	@ 0x4c
 8002c9a:	2202      	movs	r2, #2
 8002c9c:	701a      	strb	r2, [r3, #0]
 8002c9e:	e0fb      	b.n	8002e98 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002ca0:	78fa      	ldrb	r2, [r7, #3]
 8002ca2:	6879      	ldr	r1, [r7, #4]
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	011b      	lsls	r3, r3, #4
 8002ca8:	1a9b      	subs	r3, r3, r2
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	440b      	add	r3, r1
 8002cae:	334d      	adds	r3, #77	@ 0x4d
 8002cb0:	781b      	ldrb	r3, [r3, #0]
 8002cb2:	2b04      	cmp	r3, #4
 8002cb4:	d13a      	bne.n	8002d2c <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002cb6:	78fa      	ldrb	r2, [r7, #3]
 8002cb8:	6879      	ldr	r1, [r7, #4]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	011b      	lsls	r3, r3, #4
 8002cbe:	1a9b      	subs	r3, r3, r2
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	440b      	add	r3, r1
 8002cc4:	334d      	adds	r3, #77	@ 0x4d
 8002cc6:	2202      	movs	r2, #2
 8002cc8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002cca:	78fa      	ldrb	r2, [r7, #3]
 8002ccc:	6879      	ldr	r1, [r7, #4]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	011b      	lsls	r3, r3, #4
 8002cd2:	1a9b      	subs	r3, r3, r2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	440b      	add	r3, r1
 8002cd8:	334c      	adds	r3, #76	@ 0x4c
 8002cda:	2202      	movs	r2, #2
 8002cdc:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002cde:	78fa      	ldrb	r2, [r7, #3]
 8002ce0:	6879      	ldr	r1, [r7, #4]
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	011b      	lsls	r3, r3, #4
 8002ce6:	1a9b      	subs	r3, r3, r2
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	440b      	add	r3, r1
 8002cec:	331b      	adds	r3, #27
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	f040 80d1 	bne.w	8002e98 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8002cf6:	78fa      	ldrb	r2, [r7, #3]
 8002cf8:	6879      	ldr	r1, [r7, #4]
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	011b      	lsls	r3, r3, #4
 8002cfe:	1a9b      	subs	r3, r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	440b      	add	r3, r1
 8002d04:	331b      	adds	r3, #27
 8002d06:	2200      	movs	r2, #0
 8002d08:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002d0a:	78fb      	ldrb	r3, [r7, #3]
 8002d0c:	015a      	lsls	r2, r3, #5
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	4413      	add	r3, r2
 8002d12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	78fa      	ldrb	r2, [r7, #3]
 8002d1a:	0151      	lsls	r1, r2, #5
 8002d1c:	693a      	ldr	r2, [r7, #16]
 8002d1e:	440a      	add	r2, r1
 8002d20:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002d24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d28:	6053      	str	r3, [r2, #4]
 8002d2a:	e0b5      	b.n	8002e98 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002d2c:	78fa      	ldrb	r2, [r7, #3]
 8002d2e:	6879      	ldr	r1, [r7, #4]
 8002d30:	4613      	mov	r3, r2
 8002d32:	011b      	lsls	r3, r3, #4
 8002d34:	1a9b      	subs	r3, r3, r2
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	440b      	add	r3, r1
 8002d3a:	334d      	adds	r3, #77	@ 0x4d
 8002d3c:	781b      	ldrb	r3, [r3, #0]
 8002d3e:	2b05      	cmp	r3, #5
 8002d40:	d114      	bne.n	8002d6c <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002d42:	78fa      	ldrb	r2, [r7, #3]
 8002d44:	6879      	ldr	r1, [r7, #4]
 8002d46:	4613      	mov	r3, r2
 8002d48:	011b      	lsls	r3, r3, #4
 8002d4a:	1a9b      	subs	r3, r3, r2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	440b      	add	r3, r1
 8002d50:	334d      	adds	r3, #77	@ 0x4d
 8002d52:	2202      	movs	r2, #2
 8002d54:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8002d56:	78fa      	ldrb	r2, [r7, #3]
 8002d58:	6879      	ldr	r1, [r7, #4]
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	011b      	lsls	r3, r3, #4
 8002d5e:	1a9b      	subs	r3, r3, r2
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	440b      	add	r3, r1
 8002d64:	334c      	adds	r3, #76	@ 0x4c
 8002d66:	2202      	movs	r2, #2
 8002d68:	701a      	strb	r2, [r3, #0]
 8002d6a:	e095      	b.n	8002e98 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002d6c:	78fa      	ldrb	r2, [r7, #3]
 8002d6e:	6879      	ldr	r1, [r7, #4]
 8002d70:	4613      	mov	r3, r2
 8002d72:	011b      	lsls	r3, r3, #4
 8002d74:	1a9b      	subs	r3, r3, r2
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	440b      	add	r3, r1
 8002d7a:	334d      	adds	r3, #77	@ 0x4d
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	2b06      	cmp	r3, #6
 8002d80:	d114      	bne.n	8002dac <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002d82:	78fa      	ldrb	r2, [r7, #3]
 8002d84:	6879      	ldr	r1, [r7, #4]
 8002d86:	4613      	mov	r3, r2
 8002d88:	011b      	lsls	r3, r3, #4
 8002d8a:	1a9b      	subs	r3, r3, r2
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	440b      	add	r3, r1
 8002d90:	334d      	adds	r3, #77	@ 0x4d
 8002d92:	2202      	movs	r2, #2
 8002d94:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8002d96:	78fa      	ldrb	r2, [r7, #3]
 8002d98:	6879      	ldr	r1, [r7, #4]
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	011b      	lsls	r3, r3, #4
 8002d9e:	1a9b      	subs	r3, r3, r2
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	440b      	add	r3, r1
 8002da4:	334c      	adds	r3, #76	@ 0x4c
 8002da6:	2205      	movs	r2, #5
 8002da8:	701a      	strb	r2, [r3, #0]
 8002daa:	e075      	b.n	8002e98 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002dac:	78fa      	ldrb	r2, [r7, #3]
 8002dae:	6879      	ldr	r1, [r7, #4]
 8002db0:	4613      	mov	r3, r2
 8002db2:	011b      	lsls	r3, r3, #4
 8002db4:	1a9b      	subs	r3, r3, r2
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	440b      	add	r3, r1
 8002dba:	334d      	adds	r3, #77	@ 0x4d
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	2b07      	cmp	r3, #7
 8002dc0:	d00a      	beq.n	8002dd8 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002dc2:	78fa      	ldrb	r2, [r7, #3]
 8002dc4:	6879      	ldr	r1, [r7, #4]
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	011b      	lsls	r3, r3, #4
 8002dca:	1a9b      	subs	r3, r3, r2
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	440b      	add	r3, r1
 8002dd0:	334d      	adds	r3, #77	@ 0x4d
 8002dd2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002dd4:	2b09      	cmp	r3, #9
 8002dd6:	d170      	bne.n	8002eba <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002dd8:	78fa      	ldrb	r2, [r7, #3]
 8002dda:	6879      	ldr	r1, [r7, #4]
 8002ddc:	4613      	mov	r3, r2
 8002dde:	011b      	lsls	r3, r3, #4
 8002de0:	1a9b      	subs	r3, r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	440b      	add	r3, r1
 8002de6:	334d      	adds	r3, #77	@ 0x4d
 8002de8:	2202      	movs	r2, #2
 8002dea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002dec:	78fa      	ldrb	r2, [r7, #3]
 8002dee:	6879      	ldr	r1, [r7, #4]
 8002df0:	4613      	mov	r3, r2
 8002df2:	011b      	lsls	r3, r3, #4
 8002df4:	1a9b      	subs	r3, r3, r2
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	440b      	add	r3, r1
 8002dfa:	3344      	adds	r3, #68	@ 0x44
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	1c59      	adds	r1, r3, #1
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	4613      	mov	r3, r2
 8002e04:	011b      	lsls	r3, r3, #4
 8002e06:	1a9b      	subs	r3, r3, r2
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	4403      	add	r3, r0
 8002e0c:	3344      	adds	r3, #68	@ 0x44
 8002e0e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002e10:	78fa      	ldrb	r2, [r7, #3]
 8002e12:	6879      	ldr	r1, [r7, #4]
 8002e14:	4613      	mov	r3, r2
 8002e16:	011b      	lsls	r3, r3, #4
 8002e18:	1a9b      	subs	r3, r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	440b      	add	r3, r1
 8002e1e:	3344      	adds	r3, #68	@ 0x44
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	d914      	bls.n	8002e50 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002e26:	78fa      	ldrb	r2, [r7, #3]
 8002e28:	6879      	ldr	r1, [r7, #4]
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	011b      	lsls	r3, r3, #4
 8002e2e:	1a9b      	subs	r3, r3, r2
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	440b      	add	r3, r1
 8002e34:	3344      	adds	r3, #68	@ 0x44
 8002e36:	2200      	movs	r2, #0
 8002e38:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002e3a:	78fa      	ldrb	r2, [r7, #3]
 8002e3c:	6879      	ldr	r1, [r7, #4]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	011b      	lsls	r3, r3, #4
 8002e42:	1a9b      	subs	r3, r3, r2
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	440b      	add	r3, r1
 8002e48:	334c      	adds	r3, #76	@ 0x4c
 8002e4a:	2204      	movs	r2, #4
 8002e4c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002e4e:	e022      	b.n	8002e96 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002e50:	78fa      	ldrb	r2, [r7, #3]
 8002e52:	6879      	ldr	r1, [r7, #4]
 8002e54:	4613      	mov	r3, r2
 8002e56:	011b      	lsls	r3, r3, #4
 8002e58:	1a9b      	subs	r3, r3, r2
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	440b      	add	r3, r1
 8002e5e:	334c      	adds	r3, #76	@ 0x4c
 8002e60:	2202      	movs	r2, #2
 8002e62:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002e64:	78fb      	ldrb	r3, [r7, #3]
 8002e66:	015a      	lsls	r2, r3, #5
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	4413      	add	r3, r2
 8002e6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002e7a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002e82:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002e84:	78fb      	ldrb	r3, [r7, #3]
 8002e86:	015a      	lsls	r2, r3, #5
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	4413      	add	r3, r2
 8002e8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e90:	461a      	mov	r2, r3
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002e96:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002e98:	78fa      	ldrb	r2, [r7, #3]
 8002e9a:	6879      	ldr	r1, [r7, #4]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	011b      	lsls	r3, r3, #4
 8002ea0:	1a9b      	subs	r3, r3, r2
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	440b      	add	r3, r1
 8002ea6:	334c      	adds	r3, #76	@ 0x4c
 8002ea8:	781a      	ldrb	r2, [r3, #0]
 8002eaa:	78fb      	ldrb	r3, [r7, #3]
 8002eac:	4619      	mov	r1, r3
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f00a fa9c 	bl	800d3ec <HAL_HCD_HC_NotifyURBChange_Callback>
 8002eb4:	e002      	b.n	8002ebc <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8002eb6:	bf00      	nop
 8002eb8:	e000      	b.n	8002ebc <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8002eba:	bf00      	nop
  }
}
 8002ebc:	3718      	adds	r7, #24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002ec2:	b580      	push	{r7, lr}
 8002ec4:	b08a      	sub	sp, #40	@ 0x28
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed2:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	6a1b      	ldr	r3, [r3, #32]
 8002eda:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	f003 030f 	and.w	r3, r3, #15
 8002ee2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	0c5b      	lsrs	r3, r3, #17
 8002ee8:	f003 030f 	and.w	r3, r3, #15
 8002eec:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	091b      	lsrs	r3, r3, #4
 8002ef2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ef6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	2b02      	cmp	r3, #2
 8002efc:	d004      	beq.n	8002f08 <HCD_RXQLVL_IRQHandler+0x46>
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	2b05      	cmp	r3, #5
 8002f02:	f000 80b6 	beq.w	8003072 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002f06:	e0b7      	b.n	8003078 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	f000 80b3 	beq.w	8003076 <HCD_RXQLVL_IRQHandler+0x1b4>
 8002f10:	6879      	ldr	r1, [r7, #4]
 8002f12:	69ba      	ldr	r2, [r7, #24]
 8002f14:	4613      	mov	r3, r2
 8002f16:	011b      	lsls	r3, r3, #4
 8002f18:	1a9b      	subs	r3, r3, r2
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	440b      	add	r3, r1
 8002f1e:	332c      	adds	r3, #44	@ 0x2c
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	f000 80a7 	beq.w	8003076 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8002f28:	6879      	ldr	r1, [r7, #4]
 8002f2a:	69ba      	ldr	r2, [r7, #24]
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	011b      	lsls	r3, r3, #4
 8002f30:	1a9b      	subs	r3, r3, r2
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	440b      	add	r3, r1
 8002f36:	3338      	adds	r3, #56	@ 0x38
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	18d1      	adds	r1, r2, r3
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	69ba      	ldr	r2, [r7, #24]
 8002f42:	4613      	mov	r3, r2
 8002f44:	011b      	lsls	r3, r3, #4
 8002f46:	1a9b      	subs	r3, r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	4403      	add	r3, r0
 8002f4c:	3334      	adds	r3, #52	@ 0x34
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4299      	cmp	r1, r3
 8002f52:	f200 8083 	bhi.w	800305c <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6818      	ldr	r0, [r3, #0]
 8002f5a:	6879      	ldr	r1, [r7, #4]
 8002f5c:	69ba      	ldr	r2, [r7, #24]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	011b      	lsls	r3, r3, #4
 8002f62:	1a9b      	subs	r3, r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	440b      	add	r3, r1
 8002f68:	332c      	adds	r3, #44	@ 0x2c
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	693a      	ldr	r2, [r7, #16]
 8002f6e:	b292      	uxth	r2, r2
 8002f70:	4619      	mov	r1, r3
 8002f72:	f003 fbc3 	bl	80066fc <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8002f76:	6879      	ldr	r1, [r7, #4]
 8002f78:	69ba      	ldr	r2, [r7, #24]
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	011b      	lsls	r3, r3, #4
 8002f7e:	1a9b      	subs	r3, r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	440b      	add	r3, r1
 8002f84:	332c      	adds	r3, #44	@ 0x2c
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	18d1      	adds	r1, r2, r3
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	69ba      	ldr	r2, [r7, #24]
 8002f90:	4613      	mov	r3, r2
 8002f92:	011b      	lsls	r3, r3, #4
 8002f94:	1a9b      	subs	r3, r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	4403      	add	r3, r0
 8002f9a:	332c      	adds	r3, #44	@ 0x2c
 8002f9c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8002f9e:	6879      	ldr	r1, [r7, #4]
 8002fa0:	69ba      	ldr	r2, [r7, #24]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	011b      	lsls	r3, r3, #4
 8002fa6:	1a9b      	subs	r3, r3, r2
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	440b      	add	r3, r1
 8002fac:	3338      	adds	r3, #56	@ 0x38
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	18d1      	adds	r1, r2, r3
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	69ba      	ldr	r2, [r7, #24]
 8002fb8:	4613      	mov	r3, r2
 8002fba:	011b      	lsls	r3, r3, #4
 8002fbc:	1a9b      	subs	r3, r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	4403      	add	r3, r0
 8002fc2:	3338      	adds	r3, #56	@ 0x38
 8002fc4:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	015a      	lsls	r2, r3, #5
 8002fca:	6a3b      	ldr	r3, [r7, #32]
 8002fcc:	4413      	add	r3, r2
 8002fce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	0cdb      	lsrs	r3, r3, #19
 8002fd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002fda:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002fdc:	6879      	ldr	r1, [r7, #4]
 8002fde:	69ba      	ldr	r2, [r7, #24]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	011b      	lsls	r3, r3, #4
 8002fe4:	1a9b      	subs	r3, r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	440b      	add	r3, r1
 8002fea:	3328      	adds	r3, #40	@ 0x28
 8002fec:	881b      	ldrh	r3, [r3, #0]
 8002fee:	461a      	mov	r2, r3
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d13f      	bne.n	8003076 <HCD_RXQLVL_IRQHandler+0x1b4>
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d03c      	beq.n	8003076 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	015a      	lsls	r2, r3, #5
 8003000:	6a3b      	ldr	r3, [r7, #32]
 8003002:	4413      	add	r3, r2
 8003004:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003012:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800301a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	015a      	lsls	r2, r3, #5
 8003020:	6a3b      	ldr	r3, [r7, #32]
 8003022:	4413      	add	r3, r2
 8003024:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003028:	461a      	mov	r2, r3
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800302e:	6879      	ldr	r1, [r7, #4]
 8003030:	69ba      	ldr	r2, [r7, #24]
 8003032:	4613      	mov	r3, r2
 8003034:	011b      	lsls	r3, r3, #4
 8003036:	1a9b      	subs	r3, r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	440b      	add	r3, r1
 800303c:	333c      	adds	r3, #60	@ 0x3c
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	f083 0301 	eor.w	r3, r3, #1
 8003044:	b2d8      	uxtb	r0, r3
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	69ba      	ldr	r2, [r7, #24]
 800304a:	4613      	mov	r3, r2
 800304c:	011b      	lsls	r3, r3, #4
 800304e:	1a9b      	subs	r3, r3, r2
 8003050:	009b      	lsls	r3, r3, #2
 8003052:	440b      	add	r3, r1
 8003054:	333c      	adds	r3, #60	@ 0x3c
 8003056:	4602      	mov	r2, r0
 8003058:	701a      	strb	r2, [r3, #0]
      break;
 800305a:	e00c      	b.n	8003076 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 800305c:	6879      	ldr	r1, [r7, #4]
 800305e:	69ba      	ldr	r2, [r7, #24]
 8003060:	4613      	mov	r3, r2
 8003062:	011b      	lsls	r3, r3, #4
 8003064:	1a9b      	subs	r3, r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	440b      	add	r3, r1
 800306a:	334c      	adds	r3, #76	@ 0x4c
 800306c:	2204      	movs	r2, #4
 800306e:	701a      	strb	r2, [r3, #0]
      break;
 8003070:	e001      	b.n	8003076 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003072:	bf00      	nop
 8003074:	e000      	b.n	8003078 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8003076:	bf00      	nop
  }
}
 8003078:	bf00      	nop
 800307a:	3728      	adds	r7, #40	@ 0x28
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b086      	sub	sp, #24
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80030ac:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	f003 0302 	and.w	r3, r3, #2
 80030b4:	2b02      	cmp	r3, #2
 80030b6:	d10b      	bne.n	80030d0 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	f003 0301 	and.w	r3, r3, #1
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d102      	bne.n	80030c8 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f00a f976 	bl	800d3b4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	f043 0302 	orr.w	r3, r3, #2
 80030ce:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f003 0308 	and.w	r3, r3, #8
 80030d6:	2b08      	cmp	r3, #8
 80030d8:	d132      	bne.n	8003140 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	f043 0308 	orr.w	r3, r3, #8
 80030e0:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f003 0304 	and.w	r3, r3, #4
 80030e8:	2b04      	cmp	r3, #4
 80030ea:	d126      	bne.n	800313a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	7a5b      	ldrb	r3, [r3, #9]
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d113      	bne.n	800311c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80030fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80030fe:	d106      	bne.n	800310e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2102      	movs	r1, #2
 8003106:	4618      	mov	r0, r3
 8003108:	f003 fc8e 	bl	8006a28 <USB_InitFSLSPClkSel>
 800310c:	e011      	b.n	8003132 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	2101      	movs	r1, #1
 8003114:	4618      	mov	r0, r3
 8003116:	f003 fc87 	bl	8006a28 <USB_InitFSLSPClkSel>
 800311a:	e00a      	b.n	8003132 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	79db      	ldrb	r3, [r3, #7]
 8003120:	2b01      	cmp	r3, #1
 8003122:	d106      	bne.n	8003132 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800312a:	461a      	mov	r2, r3
 800312c:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003130:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f00a f96c 	bl	800d410 <HAL_HCD_PortEnabled_Callback>
 8003138:	e002      	b.n	8003140 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f00a f976 	bl	800d42c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f003 0320 	and.w	r3, r3, #32
 8003146:	2b20      	cmp	r3, #32
 8003148:	d103      	bne.n	8003152 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	f043 0320 	orr.w	r3, r3, #32
 8003150:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003158:	461a      	mov	r2, r3
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	6013      	str	r3, [r2, #0]
}
 800315e:	bf00      	nop
 8003160:	3718      	adds	r7, #24
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
	...

08003168 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d101      	bne.n	800317a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e12b      	b.n	80033d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003180:	b2db      	uxtb	r3, r3
 8003182:	2b00      	cmp	r3, #0
 8003184:	d106      	bne.n	8003194 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f009 fada 	bl	800c748 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2224      	movs	r2, #36	@ 0x24
 8003198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f022 0201 	bic.w	r2, r2, #1
 80031aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80031cc:	f001 f90c 	bl	80043e8 <HAL_RCC_GetPCLK1Freq>
 80031d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	4a81      	ldr	r2, [pc, #516]	@ (80033dc <HAL_I2C_Init+0x274>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d807      	bhi.n	80031ec <HAL_I2C_Init+0x84>
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	4a80      	ldr	r2, [pc, #512]	@ (80033e0 <HAL_I2C_Init+0x278>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	bf94      	ite	ls
 80031e4:	2301      	movls	r3, #1
 80031e6:	2300      	movhi	r3, #0
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	e006      	b.n	80031fa <HAL_I2C_Init+0x92>
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	4a7d      	ldr	r2, [pc, #500]	@ (80033e4 <HAL_I2C_Init+0x27c>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	bf94      	ite	ls
 80031f4:	2301      	movls	r3, #1
 80031f6:	2300      	movhi	r3, #0
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e0e7      	b.n	80033d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	4a78      	ldr	r2, [pc, #480]	@ (80033e8 <HAL_I2C_Init+0x280>)
 8003206:	fba2 2303 	umull	r2, r3, r2, r3
 800320a:	0c9b      	lsrs	r3, r3, #18
 800320c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	68ba      	ldr	r2, [r7, #8]
 800321e:	430a      	orrs	r2, r1
 8003220:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	6a1b      	ldr	r3, [r3, #32]
 8003228:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	4a6a      	ldr	r2, [pc, #424]	@ (80033dc <HAL_I2C_Init+0x274>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d802      	bhi.n	800323c <HAL_I2C_Init+0xd4>
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	3301      	adds	r3, #1
 800323a:	e009      	b.n	8003250 <HAL_I2C_Init+0xe8>
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003242:	fb02 f303 	mul.w	r3, r2, r3
 8003246:	4a69      	ldr	r2, [pc, #420]	@ (80033ec <HAL_I2C_Init+0x284>)
 8003248:	fba2 2303 	umull	r2, r3, r2, r3
 800324c:	099b      	lsrs	r3, r3, #6
 800324e:	3301      	adds	r3, #1
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6812      	ldr	r2, [r2, #0]
 8003254:	430b      	orrs	r3, r1
 8003256:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	69db      	ldr	r3, [r3, #28]
 800325e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003262:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	495c      	ldr	r1, [pc, #368]	@ (80033dc <HAL_I2C_Init+0x274>)
 800326c:	428b      	cmp	r3, r1
 800326e:	d819      	bhi.n	80032a4 <HAL_I2C_Init+0x13c>
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	1e59      	subs	r1, r3, #1
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	005b      	lsls	r3, r3, #1
 800327a:	fbb1 f3f3 	udiv	r3, r1, r3
 800327e:	1c59      	adds	r1, r3, #1
 8003280:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003284:	400b      	ands	r3, r1
 8003286:	2b00      	cmp	r3, #0
 8003288:	d00a      	beq.n	80032a0 <HAL_I2C_Init+0x138>
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	1e59      	subs	r1, r3, #1
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	fbb1 f3f3 	udiv	r3, r1, r3
 8003298:	3301      	adds	r3, #1
 800329a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800329e:	e051      	b.n	8003344 <HAL_I2C_Init+0x1dc>
 80032a0:	2304      	movs	r3, #4
 80032a2:	e04f      	b.n	8003344 <HAL_I2C_Init+0x1dc>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d111      	bne.n	80032d0 <HAL_I2C_Init+0x168>
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	1e58      	subs	r0, r3, #1
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6859      	ldr	r1, [r3, #4]
 80032b4:	460b      	mov	r3, r1
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	440b      	add	r3, r1
 80032ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80032be:	3301      	adds	r3, #1
 80032c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	bf0c      	ite	eq
 80032c8:	2301      	moveq	r3, #1
 80032ca:	2300      	movne	r3, #0
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	e012      	b.n	80032f6 <HAL_I2C_Init+0x18e>
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	1e58      	subs	r0, r3, #1
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6859      	ldr	r1, [r3, #4]
 80032d8:	460b      	mov	r3, r1
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	440b      	add	r3, r1
 80032de:	0099      	lsls	r1, r3, #2
 80032e0:	440b      	add	r3, r1
 80032e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80032e6:	3301      	adds	r3, #1
 80032e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	bf0c      	ite	eq
 80032f0:	2301      	moveq	r3, #1
 80032f2:	2300      	movne	r3, #0
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <HAL_I2C_Init+0x196>
 80032fa:	2301      	movs	r3, #1
 80032fc:	e022      	b.n	8003344 <HAL_I2C_Init+0x1dc>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d10e      	bne.n	8003324 <HAL_I2C_Init+0x1bc>
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	1e58      	subs	r0, r3, #1
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6859      	ldr	r1, [r3, #4]
 800330e:	460b      	mov	r3, r1
 8003310:	005b      	lsls	r3, r3, #1
 8003312:	440b      	add	r3, r1
 8003314:	fbb0 f3f3 	udiv	r3, r0, r3
 8003318:	3301      	adds	r3, #1
 800331a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800331e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003322:	e00f      	b.n	8003344 <HAL_I2C_Init+0x1dc>
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	1e58      	subs	r0, r3, #1
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6859      	ldr	r1, [r3, #4]
 800332c:	460b      	mov	r3, r1
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	0099      	lsls	r1, r3, #2
 8003334:	440b      	add	r3, r1
 8003336:	fbb0 f3f3 	udiv	r3, r0, r3
 800333a:	3301      	adds	r3, #1
 800333c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003340:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003344:	6879      	ldr	r1, [r7, #4]
 8003346:	6809      	ldr	r1, [r1, #0]
 8003348:	4313      	orrs	r3, r2
 800334a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	69da      	ldr	r2, [r3, #28]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a1b      	ldr	r3, [r3, #32]
 800335e:	431a      	orrs	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	430a      	orrs	r2, r1
 8003366:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003372:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	6911      	ldr	r1, [r2, #16]
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	68d2      	ldr	r2, [r2, #12]
 800337e:	4311      	orrs	r1, r2
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	6812      	ldr	r2, [r2, #0]
 8003384:	430b      	orrs	r3, r1
 8003386:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	695a      	ldr	r2, [r3, #20]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	699b      	ldr	r3, [r3, #24]
 800339a:	431a      	orrs	r2, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	430a      	orrs	r2, r1
 80033a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f042 0201 	orr.w	r2, r2, #1
 80033b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2220      	movs	r2, #32
 80033be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3710      	adds	r7, #16
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	000186a0 	.word	0x000186a0
 80033e0:	001e847f 	.word	0x001e847f
 80033e4:	003d08ff 	.word	0x003d08ff
 80033e8:	431bde83 	.word	0x431bde83
 80033ec:	10624dd3 	.word	0x10624dd3

080033f0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2b20      	cmp	r3, #32
 8003404:	d129      	bne.n	800345a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2224      	movs	r2, #36	@ 0x24
 800340a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f022 0201 	bic.w	r2, r2, #1
 800341c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f022 0210 	bic.w	r2, r2, #16
 800342c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	683a      	ldr	r2, [r7, #0]
 800343a:	430a      	orrs	r2, r1
 800343c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f042 0201 	orr.w	r2, r2, #1
 800344c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2220      	movs	r2, #32
 8003452:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8003456:	2300      	movs	r3, #0
 8003458:	e000      	b.n	800345c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800345a:	2302      	movs	r3, #2
  }
}
 800345c:	4618      	mov	r0, r3
 800345e:	370c      	adds	r7, #12
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003468:	b480      	push	{r7}
 800346a:	b085      	sub	sp, #20
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003472:	2300      	movs	r3, #0
 8003474:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b20      	cmp	r3, #32
 8003480:	d12a      	bne.n	80034d8 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2224      	movs	r2, #36	@ 0x24
 8003486:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f022 0201 	bic.w	r2, r2, #1
 8003498:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a0:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80034a2:	89fb      	ldrh	r3, [r7, #14]
 80034a4:	f023 030f 	bic.w	r3, r3, #15
 80034a8:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	b29a      	uxth	r2, r3
 80034ae:	89fb      	ldrh	r3, [r7, #14]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	89fa      	ldrh	r2, [r7, #14]
 80034ba:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f042 0201 	orr.w	r2, r2, #1
 80034ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2220      	movs	r2, #32
 80034d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80034d4:	2300      	movs	r3, #0
 80034d6:	e000      	b.n	80034da <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80034d8:	2302      	movs	r3, #2
  }
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3714      	adds	r7, #20
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr

080034e6 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80034e6:	b580      	push	{r7, lr}
 80034e8:	b084      	sub	sp, #16
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d101      	bne.n	80034f8 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e08f      	b.n	8003618 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80034fe:	b2db      	uxtb	r3, r3
 8003500:	2b00      	cmp	r3, #0
 8003502:	d106      	bne.n	8003512 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f009 fa05 	bl	800c91c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2202      	movs	r2, #2
 8003516:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	699a      	ldr	r2, [r3, #24]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8003528:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	6999      	ldr	r1, [r3, #24]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	685a      	ldr	r2, [r3, #4]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800353e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	691b      	ldr	r3, [r3, #16]
 8003544:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	430a      	orrs	r2, r1
 800354c:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	695b      	ldr	r3, [r3, #20]
 8003552:	041b      	lsls	r3, r3, #16
 8003554:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6999      	ldr	r1, [r3, #24]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	68fa      	ldr	r2, [r7, #12]
 8003560:	430a      	orrs	r2, r1
 8003562:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	69db      	ldr	r3, [r3, #28]
 8003568:	041b      	lsls	r3, r3, #16
 800356a:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6a19      	ldr	r1, [r3, #32]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	68fa      	ldr	r2, [r7, #12]
 8003576:	430a      	orrs	r2, r1
 8003578:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800357e:	041b      	lsls	r3, r3, #16
 8003580:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	68fa      	ldr	r2, [r7, #12]
 800358c:	430a      	orrs	r2, r1
 800358e:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003594:	041b      	lsls	r3, r3, #16
 8003596:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68fa      	ldr	r2, [r7, #12]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035ac:	021b      	lsls	r3, r3, #8
 80035ae:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80035b6:	041b      	lsls	r3, r3, #16
 80035b8:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80035c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80035d0:	68ba      	ldr	r2, [r7, #8]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80035dc:	431a      	orrs	r2, r3
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	430a      	orrs	r2, r1
 80035e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f042 0206 	orr.w	r2, r2, #6
 80035f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	699a      	ldr	r2, [r3, #24]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f042 0201 	orr.w	r2, r2, #1
 8003604:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2201      	movs	r2, #1
 8003612:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8003616:	2300      	movs	r3, #0
}
 8003618:	4618      	mov	r0, r3
 800361a:	3710      	adds	r7, #16
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800362e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003636:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f003 0304 	and.w	r3, r3, #4
 800363e:	2b00      	cmp	r3, #0
 8003640:	d023      	beq.n	800368a <HAL_LTDC_IRQHandler+0x6a>
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	f003 0304 	and.w	r3, r3, #4
 8003648:	2b00      	cmp	r3, #0
 800364a:	d01e      	beq.n	800368a <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f022 0204 	bic.w	r2, r2, #4
 800365a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2204      	movs	r2, #4
 8003662:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800366a:	f043 0201 	orr.w	r2, r3, #1
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2204      	movs	r2, #4
 8003678:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f000 f86f 	bl	8003768 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f003 0302 	and.w	r3, r3, #2
 8003690:	2b00      	cmp	r3, #0
 8003692:	d023      	beq.n	80036dc <HAL_LTDC_IRQHandler+0xbc>
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d01e      	beq.n	80036dc <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f022 0202 	bic.w	r2, r2, #2
 80036ac:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2202      	movs	r2, #2
 80036b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80036bc:	f043 0202 	orr.w	r2, r3, #2
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2204      	movs	r2, #4
 80036ca:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f000 f846 	bl	8003768 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d01b      	beq.n	800371e <HAL_LTDC_IRQHandler+0xfe>
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	f003 0301 	and.w	r3, r3, #1
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d016      	beq.n	800371e <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f022 0201 	bic.w	r2, r2, #1
 80036fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2201      	movs	r2, #1
 8003706:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f000 f82f 	bl	800377c <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f003 0308 	and.w	r3, r3, #8
 8003724:	2b00      	cmp	r3, #0
 8003726:	d01b      	beq.n	8003760 <HAL_LTDC_IRQHandler+0x140>
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	f003 0308 	and.w	r3, r3, #8
 800372e:	2b00      	cmp	r3, #0
 8003730:	d016      	beq.n	8003760 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f022 0208 	bic.w	r2, r2, #8
 8003740:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2208      	movs	r2, #8
 8003748:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2201      	movs	r2, #1
 800374e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 f818 	bl	8003790 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8003760:	bf00      	nop
 8003762:	3710      	adds	r7, #16
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8003784:	bf00      	nop
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80037a4:	b5b0      	push	{r4, r5, r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d101      	bne.n	80037be <HAL_LTDC_ConfigLayer+0x1a>
 80037ba:	2302      	movs	r3, #2
 80037bc:	e02c      	b.n	8003818 <HAL_LTDC_ConfigLayer+0x74>
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2201      	movs	r2, #1
 80037c2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2202      	movs	r2, #2
 80037ca:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2134      	movs	r1, #52	@ 0x34
 80037d4:	fb01 f303 	mul.w	r3, r1, r3
 80037d8:	4413      	add	r3, r2
 80037da:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	4614      	mov	r4, r2
 80037e2:	461d      	mov	r5, r3
 80037e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037f0:	682b      	ldr	r3, [r5, #0]
 80037f2:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	68b9      	ldr	r1, [r7, #8]
 80037f8:	68f8      	ldr	r0, [r7, #12]
 80037fa:	f000 f811 	bl	8003820 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2201      	movs	r2, #1
 8003804:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2201      	movs	r2, #1
 800380a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2200      	movs	r2, #0
 8003812:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8003816:	2300      	movs	r3, #0
}
 8003818:	4618      	mov	r0, r3
 800381a:	3710      	adds	r7, #16
 800381c:	46bd      	mov	sp, r7
 800381e:	bdb0      	pop	{r4, r5, r7, pc}

08003820 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003820:	b480      	push	{r7}
 8003822:	b089      	sub	sp, #36	@ 0x24
 8003824:	af00      	add	r7, sp, #0
 8003826:	60f8      	str	r0, [r7, #12]
 8003828:	60b9      	str	r1, [r7, #8]
 800382a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	685a      	ldr	r2, [r3, #4]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	0c1b      	lsrs	r3, r3, #16
 8003838:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800383c:	4413      	add	r3, r2
 800383e:	041b      	lsls	r3, r3, #16
 8003840:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	461a      	mov	r2, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	01db      	lsls	r3, r3, #7
 800384c:	4413      	add	r3, r2
 800384e:	3384      	adds	r3, #132	@ 0x84
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	6812      	ldr	r2, [r2, #0]
 8003856:	4611      	mov	r1, r2
 8003858:	687a      	ldr	r2, [r7, #4]
 800385a:	01d2      	lsls	r2, r2, #7
 800385c:	440a      	add	r2, r1
 800385e:	3284      	adds	r2, #132	@ 0x84
 8003860:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8003864:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	0c1b      	lsrs	r3, r3, #16
 8003872:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003876:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003878:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4619      	mov	r1, r3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	01db      	lsls	r3, r3, #7
 8003884:	440b      	add	r3, r1
 8003886:	3384      	adds	r3, #132	@ 0x84
 8003888:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800388e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	68da      	ldr	r2, [r3, #12]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800389e:	4413      	add	r3, r2
 80038a0:	041b      	lsls	r3, r3, #16
 80038a2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	461a      	mov	r2, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	01db      	lsls	r3, r3, #7
 80038ae:	4413      	add	r3, r2
 80038b0:	3384      	adds	r3, #132	@ 0x84
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	6812      	ldr	r2, [r2, #0]
 80038b8:	4611      	mov	r1, r2
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	01d2      	lsls	r2, r2, #7
 80038be:	440a      	add	r2, r1
 80038c0:	3284      	adds	r2, #132	@ 0x84
 80038c2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80038c6:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	689a      	ldr	r2, [r3, #8]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80038d6:	4413      	add	r3, r2
 80038d8:	1c5a      	adds	r2, r3, #1
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4619      	mov	r1, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	01db      	lsls	r3, r3, #7
 80038e4:	440b      	add	r3, r1
 80038e6:	3384      	adds	r3, #132	@ 0x84
 80038e8:	4619      	mov	r1, r3
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	461a      	mov	r2, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	01db      	lsls	r3, r3, #7
 80038fa:	4413      	add	r3, r2
 80038fc:	3384      	adds	r3, #132	@ 0x84
 80038fe:	691b      	ldr	r3, [r3, #16]
 8003900:	68fa      	ldr	r2, [r7, #12]
 8003902:	6812      	ldr	r2, [r2, #0]
 8003904:	4611      	mov	r1, r2
 8003906:	687a      	ldr	r2, [r7, #4]
 8003908:	01d2      	lsls	r2, r2, #7
 800390a:	440a      	add	r2, r1
 800390c:	3284      	adds	r2, #132	@ 0x84
 800390e:	f023 0307 	bic.w	r3, r3, #7
 8003912:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	461a      	mov	r2, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	01db      	lsls	r3, r3, #7
 800391e:	4413      	add	r3, r2
 8003920:	3384      	adds	r3, #132	@ 0x84
 8003922:	461a      	mov	r2, r3
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	691b      	ldr	r3, [r3, #16]
 8003928:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8003930:	021b      	lsls	r3, r3, #8
 8003932:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800393a:	041b      	lsls	r3, r3, #16
 800393c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	061b      	lsls	r3, r3, #24
 8003944:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800394c:	461a      	mov	r2, r3
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	431a      	orrs	r2, r3
 8003952:	69bb      	ldr	r3, [r7, #24]
 8003954:	431a      	orrs	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4619      	mov	r1, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	01db      	lsls	r3, r3, #7
 8003960:	440b      	add	r3, r1
 8003962:	3384      	adds	r3, #132	@ 0x84
 8003964:	4619      	mov	r1, r3
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	4313      	orrs	r3, r2
 800396a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	461a      	mov	r2, r3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	01db      	lsls	r3, r3, #7
 8003976:	4413      	add	r3, r2
 8003978:	3384      	adds	r3, #132	@ 0x84
 800397a:	695b      	ldr	r3, [r3, #20]
 800397c:	68fa      	ldr	r2, [r7, #12]
 800397e:	6812      	ldr	r2, [r2, #0]
 8003980:	4611      	mov	r1, r2
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	01d2      	lsls	r2, r2, #7
 8003986:	440a      	add	r2, r1
 8003988:	3284      	adds	r2, #132	@ 0x84
 800398a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800398e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	461a      	mov	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	01db      	lsls	r3, r3, #7
 800399a:	4413      	add	r3, r2
 800399c:	3384      	adds	r3, #132	@ 0x84
 800399e:	461a      	mov	r2, r3
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	695b      	ldr	r3, [r3, #20]
 80039a4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	461a      	mov	r2, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	01db      	lsls	r3, r3, #7
 80039b0:	4413      	add	r3, r2
 80039b2:	3384      	adds	r3, #132	@ 0x84
 80039b4:	69db      	ldr	r3, [r3, #28]
 80039b6:	68fa      	ldr	r2, [r7, #12]
 80039b8:	6812      	ldr	r2, [r2, #0]
 80039ba:	4611      	mov	r1, r2
 80039bc:	687a      	ldr	r2, [r7, #4]
 80039be:	01d2      	lsls	r2, r2, #7
 80039c0:	440a      	add	r2, r1
 80039c2:	3284      	adds	r2, #132	@ 0x84
 80039c4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80039c8:	f023 0307 	bic.w	r3, r3, #7
 80039cc:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	69da      	ldr	r2, [r3, #28]
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	6a1b      	ldr	r3, [r3, #32]
 80039d6:	68f9      	ldr	r1, [r7, #12]
 80039d8:	6809      	ldr	r1, [r1, #0]
 80039da:	4608      	mov	r0, r1
 80039dc:	6879      	ldr	r1, [r7, #4]
 80039de:	01c9      	lsls	r1, r1, #7
 80039e0:	4401      	add	r1, r0
 80039e2:	3184      	adds	r1, #132	@ 0x84
 80039e4:	4313      	orrs	r3, r2
 80039e6:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	461a      	mov	r2, r3
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	01db      	lsls	r3, r3, #7
 80039f2:	4413      	add	r3, r2
 80039f4:	3384      	adds	r3, #132	@ 0x84
 80039f6:	461a      	mov	r2, r3
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fc:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	691b      	ldr	r3, [r3, #16]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d102      	bne.n	8003a0c <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 8003a06:	2304      	movs	r3, #4
 8003a08:	61fb      	str	r3, [r7, #28]
 8003a0a:	e01b      	b.n	8003a44 <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d102      	bne.n	8003a1a <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 8003a14:	2303      	movs	r3, #3
 8003a16:	61fb      	str	r3, [r7, #28]
 8003a18:	e014      	b.n	8003a44 <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	691b      	ldr	r3, [r3, #16]
 8003a1e:	2b04      	cmp	r3, #4
 8003a20:	d00b      	beq.n	8003a3a <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d007      	beq.n	8003a3a <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003a2e:	2b03      	cmp	r3, #3
 8003a30:	d003      	beq.n	8003a3a <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003a36:	2b07      	cmp	r3, #7
 8003a38:	d102      	bne.n	8003a40 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 8003a3a:	2302      	movs	r3, #2
 8003a3c:	61fb      	str	r3, [r7, #28]
 8003a3e:	e001      	b.n	8003a44 <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 8003a40:	2301      	movs	r3, #1
 8003a42:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	461a      	mov	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	01db      	lsls	r3, r3, #7
 8003a4e:	4413      	add	r3, r2
 8003a50:	3384      	adds	r3, #132	@ 0x84
 8003a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a54:	68fa      	ldr	r2, [r7, #12]
 8003a56:	6812      	ldr	r2, [r2, #0]
 8003a58:	4611      	mov	r1, r2
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	01d2      	lsls	r2, r2, #7
 8003a5e:	440a      	add	r2, r1
 8003a60:	3284      	adds	r2, #132	@ 0x84
 8003a62:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8003a66:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a6c:	69fa      	ldr	r2, [r7, #28]
 8003a6e:	fb02 f303 	mul.w	r3, r2, r3
 8003a72:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	6859      	ldr	r1, [r3, #4]
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	1acb      	subs	r3, r1, r3
 8003a7e:	69f9      	ldr	r1, [r7, #28]
 8003a80:	fb01 f303 	mul.w	r3, r1, r3
 8003a84:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003a86:	68f9      	ldr	r1, [r7, #12]
 8003a88:	6809      	ldr	r1, [r1, #0]
 8003a8a:	4608      	mov	r0, r1
 8003a8c:	6879      	ldr	r1, [r7, #4]
 8003a8e:	01c9      	lsls	r1, r1, #7
 8003a90:	4401      	add	r1, r0
 8003a92:	3184      	adds	r1, #132	@ 0x84
 8003a94:	4313      	orrs	r3, r2
 8003a96:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	01db      	lsls	r3, r3, #7
 8003aa2:	4413      	add	r3, r2
 8003aa4:	3384      	adds	r3, #132	@ 0x84
 8003aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aa8:	68fa      	ldr	r2, [r7, #12]
 8003aaa:	6812      	ldr	r2, [r2, #0]
 8003aac:	4611      	mov	r1, r2
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	01d2      	lsls	r2, r2, #7
 8003ab2:	440a      	add	r2, r1
 8003ab4:	3284      	adds	r2, #132	@ 0x84
 8003ab6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003aba:	f023 0307 	bic.w	r3, r3, #7
 8003abe:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	01db      	lsls	r3, r3, #7
 8003aca:	4413      	add	r3, r2
 8003acc:	3384      	adds	r3, #132	@ 0x84
 8003ace:	461a      	mov	r2, r3
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	461a      	mov	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	01db      	lsls	r3, r3, #7
 8003ae0:	4413      	add	r3, r2
 8003ae2:	3384      	adds	r3, #132	@ 0x84
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	68fa      	ldr	r2, [r7, #12]
 8003ae8:	6812      	ldr	r2, [r2, #0]
 8003aea:	4611      	mov	r1, r2
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	01d2      	lsls	r2, r2, #7
 8003af0:	440a      	add	r2, r1
 8003af2:	3284      	adds	r2, #132	@ 0x84
 8003af4:	f043 0301 	orr.w	r3, r3, #1
 8003af8:	6013      	str	r3, [r2, #0]
}
 8003afa:	bf00      	nop
 8003afc:	3724      	adds	r7, #36	@ 0x24
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr
	...

08003b08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b086      	sub	sp, #24
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d101      	bne.n	8003b1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e267      	b.n	8003fea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d075      	beq.n	8003c12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b26:	4b88      	ldr	r3, [pc, #544]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	f003 030c 	and.w	r3, r3, #12
 8003b2e:	2b04      	cmp	r3, #4
 8003b30:	d00c      	beq.n	8003b4c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b32:	4b85      	ldr	r3, [pc, #532]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b3a:	2b08      	cmp	r3, #8
 8003b3c:	d112      	bne.n	8003b64 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b3e:	4b82      	ldr	r3, [pc, #520]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b4a:	d10b      	bne.n	8003b64 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b4c:	4b7e      	ldr	r3, [pc, #504]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d05b      	beq.n	8003c10 <HAL_RCC_OscConfig+0x108>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d157      	bne.n	8003c10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e242      	b.n	8003fea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b6c:	d106      	bne.n	8003b7c <HAL_RCC_OscConfig+0x74>
 8003b6e:	4b76      	ldr	r3, [pc, #472]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a75      	ldr	r2, [pc, #468]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003b74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b78:	6013      	str	r3, [r2, #0]
 8003b7a:	e01d      	b.n	8003bb8 <HAL_RCC_OscConfig+0xb0>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b84:	d10c      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x98>
 8003b86:	4b70      	ldr	r3, [pc, #448]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a6f      	ldr	r2, [pc, #444]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003b8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b90:	6013      	str	r3, [r2, #0]
 8003b92:	4b6d      	ldr	r3, [pc, #436]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a6c      	ldr	r2, [pc, #432]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003b98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b9c:	6013      	str	r3, [r2, #0]
 8003b9e:	e00b      	b.n	8003bb8 <HAL_RCC_OscConfig+0xb0>
 8003ba0:	4b69      	ldr	r3, [pc, #420]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a68      	ldr	r2, [pc, #416]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003ba6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003baa:	6013      	str	r3, [r2, #0]
 8003bac:	4b66      	ldr	r3, [pc, #408]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a65      	ldr	r2, [pc, #404]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003bb2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d013      	beq.n	8003be8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc0:	f7fc fce2 	bl	8000588 <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bc8:	f7fc fcde 	bl	8000588 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b64      	cmp	r3, #100	@ 0x64
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e207      	b.n	8003fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bda:	4b5b      	ldr	r3, [pc, #364]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d0f0      	beq.n	8003bc8 <HAL_RCC_OscConfig+0xc0>
 8003be6:	e014      	b.n	8003c12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003be8:	f7fc fcce 	bl	8000588 <HAL_GetTick>
 8003bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bee:	e008      	b.n	8003c02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bf0:	f7fc fcca 	bl	8000588 <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	2b64      	cmp	r3, #100	@ 0x64
 8003bfc:	d901      	bls.n	8003c02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e1f3      	b.n	8003fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c02:	4b51      	ldr	r3, [pc, #324]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d1f0      	bne.n	8003bf0 <HAL_RCC_OscConfig+0xe8>
 8003c0e:	e000      	b.n	8003c12 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0302 	and.w	r3, r3, #2
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d063      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c1e:	4b4a      	ldr	r3, [pc, #296]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f003 030c 	and.w	r3, r3, #12
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00b      	beq.n	8003c42 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c2a:	4b47      	ldr	r3, [pc, #284]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c32:	2b08      	cmp	r3, #8
 8003c34:	d11c      	bne.n	8003c70 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c36:	4b44      	ldr	r3, [pc, #272]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d116      	bne.n	8003c70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c42:	4b41      	ldr	r3, [pc, #260]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d005      	beq.n	8003c5a <HAL_RCC_OscConfig+0x152>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d001      	beq.n	8003c5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e1c7      	b.n	8003fea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c5a:	4b3b      	ldr	r3, [pc, #236]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	00db      	lsls	r3, r3, #3
 8003c68:	4937      	ldr	r1, [pc, #220]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c6e:	e03a      	b.n	8003ce6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d020      	beq.n	8003cba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c78:	4b34      	ldr	r3, [pc, #208]	@ (8003d4c <HAL_RCC_OscConfig+0x244>)
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c7e:	f7fc fc83 	bl	8000588 <HAL_GetTick>
 8003c82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c84:	e008      	b.n	8003c98 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c86:	f7fc fc7f 	bl	8000588 <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d901      	bls.n	8003c98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e1a8      	b.n	8003fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c98:	4b2b      	ldr	r3, [pc, #172]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0302 	and.w	r3, r3, #2
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d0f0      	beq.n	8003c86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ca4:	4b28      	ldr	r3, [pc, #160]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	691b      	ldr	r3, [r3, #16]
 8003cb0:	00db      	lsls	r3, r3, #3
 8003cb2:	4925      	ldr	r1, [pc, #148]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	600b      	str	r3, [r1, #0]
 8003cb8:	e015      	b.n	8003ce6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cba:	4b24      	ldr	r3, [pc, #144]	@ (8003d4c <HAL_RCC_OscConfig+0x244>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc0:	f7fc fc62 	bl	8000588 <HAL_GetTick>
 8003cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cc6:	e008      	b.n	8003cda <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cc8:	f7fc fc5e 	bl	8000588 <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e187      	b.n	8003fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cda:	4b1b      	ldr	r3, [pc, #108]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0302 	and.w	r3, r3, #2
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d1f0      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0308 	and.w	r3, r3, #8
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d036      	beq.n	8003d60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	695b      	ldr	r3, [r3, #20]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d016      	beq.n	8003d28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cfa:	4b15      	ldr	r3, [pc, #84]	@ (8003d50 <HAL_RCC_OscConfig+0x248>)
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d00:	f7fc fc42 	bl	8000588 <HAL_GetTick>
 8003d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d06:	e008      	b.n	8003d1a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d08:	f7fc fc3e 	bl	8000588 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d901      	bls.n	8003d1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e167      	b.n	8003fea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8003d48 <HAL_RCC_OscConfig+0x240>)
 8003d1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d1e:	f003 0302 	and.w	r3, r3, #2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d0f0      	beq.n	8003d08 <HAL_RCC_OscConfig+0x200>
 8003d26:	e01b      	b.n	8003d60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d28:	4b09      	ldr	r3, [pc, #36]	@ (8003d50 <HAL_RCC_OscConfig+0x248>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d2e:	f7fc fc2b 	bl	8000588 <HAL_GetTick>
 8003d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d34:	e00e      	b.n	8003d54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d36:	f7fc fc27 	bl	8000588 <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d907      	bls.n	8003d54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	e150      	b.n	8003fea <HAL_RCC_OscConfig+0x4e2>
 8003d48:	40023800 	.word	0x40023800
 8003d4c:	42470000 	.word	0x42470000
 8003d50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d54:	4b88      	ldr	r3, [pc, #544]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003d56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d58:	f003 0302 	and.w	r3, r3, #2
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d1ea      	bne.n	8003d36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0304 	and.w	r3, r3, #4
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f000 8097 	beq.w	8003e9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d72:	4b81      	ldr	r3, [pc, #516]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d10f      	bne.n	8003d9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d7e:	2300      	movs	r3, #0
 8003d80:	60bb      	str	r3, [r7, #8]
 8003d82:	4b7d      	ldr	r3, [pc, #500]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d86:	4a7c      	ldr	r2, [pc, #496]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003d88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d8e:	4b7a      	ldr	r3, [pc, #488]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d96:	60bb      	str	r3, [r7, #8]
 8003d98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d9e:	4b77      	ldr	r3, [pc, #476]	@ (8003f7c <HAL_RCC_OscConfig+0x474>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d118      	bne.n	8003ddc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003daa:	4b74      	ldr	r3, [pc, #464]	@ (8003f7c <HAL_RCC_OscConfig+0x474>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a73      	ldr	r2, [pc, #460]	@ (8003f7c <HAL_RCC_OscConfig+0x474>)
 8003db0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003db4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003db6:	f7fc fbe7 	bl	8000588 <HAL_GetTick>
 8003dba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dbc:	e008      	b.n	8003dd0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dbe:	f7fc fbe3 	bl	8000588 <HAL_GetTick>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	d901      	bls.n	8003dd0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	e10c      	b.n	8003fea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dd0:	4b6a      	ldr	r3, [pc, #424]	@ (8003f7c <HAL_RCC_OscConfig+0x474>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d0f0      	beq.n	8003dbe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d106      	bne.n	8003df2 <HAL_RCC_OscConfig+0x2ea>
 8003de4:	4b64      	ldr	r3, [pc, #400]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003de6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003de8:	4a63      	ldr	r2, [pc, #396]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003dea:	f043 0301 	orr.w	r3, r3, #1
 8003dee:	6713      	str	r3, [r2, #112]	@ 0x70
 8003df0:	e01c      	b.n	8003e2c <HAL_RCC_OscConfig+0x324>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	2b05      	cmp	r3, #5
 8003df8:	d10c      	bne.n	8003e14 <HAL_RCC_OscConfig+0x30c>
 8003dfa:	4b5f      	ldr	r3, [pc, #380]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003dfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dfe:	4a5e      	ldr	r2, [pc, #376]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003e00:	f043 0304 	orr.w	r3, r3, #4
 8003e04:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e06:	4b5c      	ldr	r3, [pc, #368]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e0a:	4a5b      	ldr	r2, [pc, #364]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003e0c:	f043 0301 	orr.w	r3, r3, #1
 8003e10:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e12:	e00b      	b.n	8003e2c <HAL_RCC_OscConfig+0x324>
 8003e14:	4b58      	ldr	r3, [pc, #352]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003e16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e18:	4a57      	ldr	r2, [pc, #348]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003e1a:	f023 0301 	bic.w	r3, r3, #1
 8003e1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e20:	4b55      	ldr	r3, [pc, #340]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003e22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e24:	4a54      	ldr	r2, [pc, #336]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003e26:	f023 0304 	bic.w	r3, r3, #4
 8003e2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d015      	beq.n	8003e60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e34:	f7fc fba8 	bl	8000588 <HAL_GetTick>
 8003e38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e3a:	e00a      	b.n	8003e52 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e3c:	f7fc fba4 	bl	8000588 <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d901      	bls.n	8003e52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e0cb      	b.n	8003fea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e52:	4b49      	ldr	r3, [pc, #292]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003e54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e56:	f003 0302 	and.w	r3, r3, #2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d0ee      	beq.n	8003e3c <HAL_RCC_OscConfig+0x334>
 8003e5e:	e014      	b.n	8003e8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e60:	f7fc fb92 	bl	8000588 <HAL_GetTick>
 8003e64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e66:	e00a      	b.n	8003e7e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e68:	f7fc fb8e 	bl	8000588 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e0b5      	b.n	8003fea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e7e:	4b3e      	ldr	r3, [pc, #248]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003e80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e82:	f003 0302 	and.w	r3, r3, #2
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d1ee      	bne.n	8003e68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e8a:	7dfb      	ldrb	r3, [r7, #23]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d105      	bne.n	8003e9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e90:	4b39      	ldr	r3, [pc, #228]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e94:	4a38      	ldr	r2, [pc, #224]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003e96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	699b      	ldr	r3, [r3, #24]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	f000 80a1 	beq.w	8003fe8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ea6:	4b34      	ldr	r3, [pc, #208]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	f003 030c 	and.w	r3, r3, #12
 8003eae:	2b08      	cmp	r3, #8
 8003eb0:	d05c      	beq.n	8003f6c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	699b      	ldr	r3, [r3, #24]
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d141      	bne.n	8003f3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eba:	4b31      	ldr	r3, [pc, #196]	@ (8003f80 <HAL_RCC_OscConfig+0x478>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec0:	f7fc fb62 	bl	8000588 <HAL_GetTick>
 8003ec4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ec6:	e008      	b.n	8003eda <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ec8:	f7fc fb5e 	bl	8000588 <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d901      	bls.n	8003eda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e087      	b.n	8003fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eda:	4b27      	ldr	r3, [pc, #156]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d1f0      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	69da      	ldr	r2, [r3, #28]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a1b      	ldr	r3, [r3, #32]
 8003eee:	431a      	orrs	r2, r3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef4:	019b      	lsls	r3, r3, #6
 8003ef6:	431a      	orrs	r2, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003efc:	085b      	lsrs	r3, r3, #1
 8003efe:	3b01      	subs	r3, #1
 8003f00:	041b      	lsls	r3, r3, #16
 8003f02:	431a      	orrs	r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f08:	061b      	lsls	r3, r3, #24
 8003f0a:	491b      	ldr	r1, [pc, #108]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f10:	4b1b      	ldr	r3, [pc, #108]	@ (8003f80 <HAL_RCC_OscConfig+0x478>)
 8003f12:	2201      	movs	r2, #1
 8003f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f16:	f7fc fb37 	bl	8000588 <HAL_GetTick>
 8003f1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f1c:	e008      	b.n	8003f30 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f1e:	f7fc fb33 	bl	8000588 <HAL_GetTick>
 8003f22:	4602      	mov	r2, r0
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	2b02      	cmp	r3, #2
 8003f2a:	d901      	bls.n	8003f30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	e05c      	b.n	8003fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f30:	4b11      	ldr	r3, [pc, #68]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d0f0      	beq.n	8003f1e <HAL_RCC_OscConfig+0x416>
 8003f3c:	e054      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f3e:	4b10      	ldr	r3, [pc, #64]	@ (8003f80 <HAL_RCC_OscConfig+0x478>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f44:	f7fc fb20 	bl	8000588 <HAL_GetTick>
 8003f48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f4a:	e008      	b.n	8003f5e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f4c:	f7fc fb1c 	bl	8000588 <HAL_GetTick>
 8003f50:	4602      	mov	r2, r0
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	2b02      	cmp	r3, #2
 8003f58:	d901      	bls.n	8003f5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	e045      	b.n	8003fea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f5e:	4b06      	ldr	r3, [pc, #24]	@ (8003f78 <HAL_RCC_OscConfig+0x470>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d1f0      	bne.n	8003f4c <HAL_RCC_OscConfig+0x444>
 8003f6a:	e03d      	b.n	8003fe8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	699b      	ldr	r3, [r3, #24]
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d107      	bne.n	8003f84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e038      	b.n	8003fea <HAL_RCC_OscConfig+0x4e2>
 8003f78:	40023800 	.word	0x40023800
 8003f7c:	40007000 	.word	0x40007000
 8003f80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f84:	4b1b      	ldr	r3, [pc, #108]	@ (8003ff4 <HAL_RCC_OscConfig+0x4ec>)
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	699b      	ldr	r3, [r3, #24]
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d028      	beq.n	8003fe4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d121      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d11a      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003fba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d111      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fca:	085b      	lsrs	r3, r3, #1
 8003fcc:	3b01      	subs	r3, #1
 8003fce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fd0:	429a      	cmp	r2, r3
 8003fd2:	d107      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d001      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e000      	b.n	8003fea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3718      	adds	r7, #24
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	bf00      	nop
 8003ff4:	40023800 	.word	0x40023800

08003ff8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b084      	sub	sp, #16
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d101      	bne.n	800400c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e0cc      	b.n	80041a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800400c:	4b68      	ldr	r3, [pc, #416]	@ (80041b0 <HAL_RCC_ClockConfig+0x1b8>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 030f 	and.w	r3, r3, #15
 8004014:	683a      	ldr	r2, [r7, #0]
 8004016:	429a      	cmp	r2, r3
 8004018:	d90c      	bls.n	8004034 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800401a:	4b65      	ldr	r3, [pc, #404]	@ (80041b0 <HAL_RCC_ClockConfig+0x1b8>)
 800401c:	683a      	ldr	r2, [r7, #0]
 800401e:	b2d2      	uxtb	r2, r2
 8004020:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004022:	4b63      	ldr	r3, [pc, #396]	@ (80041b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 030f 	and.w	r3, r3, #15
 800402a:	683a      	ldr	r2, [r7, #0]
 800402c:	429a      	cmp	r2, r3
 800402e:	d001      	beq.n	8004034 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e0b8      	b.n	80041a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0302 	and.w	r3, r3, #2
 800403c:	2b00      	cmp	r3, #0
 800403e:	d020      	beq.n	8004082 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0304 	and.w	r3, r3, #4
 8004048:	2b00      	cmp	r3, #0
 800404a:	d005      	beq.n	8004058 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800404c:	4b59      	ldr	r3, [pc, #356]	@ (80041b4 <HAL_RCC_ClockConfig+0x1bc>)
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	4a58      	ldr	r2, [pc, #352]	@ (80041b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004052:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004056:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0308 	and.w	r3, r3, #8
 8004060:	2b00      	cmp	r3, #0
 8004062:	d005      	beq.n	8004070 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004064:	4b53      	ldr	r3, [pc, #332]	@ (80041b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	4a52      	ldr	r2, [pc, #328]	@ (80041b4 <HAL_RCC_ClockConfig+0x1bc>)
 800406a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800406e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004070:	4b50      	ldr	r3, [pc, #320]	@ (80041b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	494d      	ldr	r1, [pc, #308]	@ (80041b4 <HAL_RCC_ClockConfig+0x1bc>)
 800407e:	4313      	orrs	r3, r2
 8004080:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0301 	and.w	r3, r3, #1
 800408a:	2b00      	cmp	r3, #0
 800408c:	d044      	beq.n	8004118 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	2b01      	cmp	r3, #1
 8004094:	d107      	bne.n	80040a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004096:	4b47      	ldr	r3, [pc, #284]	@ (80041b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d119      	bne.n	80040d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e07f      	b.n	80041a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d003      	beq.n	80040b6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040b2:	2b03      	cmp	r3, #3
 80040b4:	d107      	bne.n	80040c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040b6:	4b3f      	ldr	r3, [pc, #252]	@ (80041b4 <HAL_RCC_ClockConfig+0x1bc>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d109      	bne.n	80040d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e06f      	b.n	80041a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c6:	4b3b      	ldr	r3, [pc, #236]	@ (80041b4 <HAL_RCC_ClockConfig+0x1bc>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0302 	and.w	r3, r3, #2
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d101      	bne.n	80040d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e067      	b.n	80041a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040d6:	4b37      	ldr	r3, [pc, #220]	@ (80041b4 <HAL_RCC_ClockConfig+0x1bc>)
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	f023 0203 	bic.w	r2, r3, #3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	4934      	ldr	r1, [pc, #208]	@ (80041b4 <HAL_RCC_ClockConfig+0x1bc>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040e8:	f7fc fa4e 	bl	8000588 <HAL_GetTick>
 80040ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ee:	e00a      	b.n	8004106 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040f0:	f7fc fa4a 	bl	8000588 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040fe:	4293      	cmp	r3, r2
 8004100:	d901      	bls.n	8004106 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e04f      	b.n	80041a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004106:	4b2b      	ldr	r3, [pc, #172]	@ (80041b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	f003 020c 	and.w	r2, r3, #12
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	429a      	cmp	r2, r3
 8004116:	d1eb      	bne.n	80040f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004118:	4b25      	ldr	r3, [pc, #148]	@ (80041b0 <HAL_RCC_ClockConfig+0x1b8>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 030f 	and.w	r3, r3, #15
 8004120:	683a      	ldr	r2, [r7, #0]
 8004122:	429a      	cmp	r2, r3
 8004124:	d20c      	bcs.n	8004140 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004126:	4b22      	ldr	r3, [pc, #136]	@ (80041b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004128:	683a      	ldr	r2, [r7, #0]
 800412a:	b2d2      	uxtb	r2, r2
 800412c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800412e:	4b20      	ldr	r3, [pc, #128]	@ (80041b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 030f 	and.w	r3, r3, #15
 8004136:	683a      	ldr	r2, [r7, #0]
 8004138:	429a      	cmp	r2, r3
 800413a:	d001      	beq.n	8004140 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e032      	b.n	80041a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0304 	and.w	r3, r3, #4
 8004148:	2b00      	cmp	r3, #0
 800414a:	d008      	beq.n	800415e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800414c:	4b19      	ldr	r3, [pc, #100]	@ (80041b4 <HAL_RCC_ClockConfig+0x1bc>)
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	4916      	ldr	r1, [pc, #88]	@ (80041b4 <HAL_RCC_ClockConfig+0x1bc>)
 800415a:	4313      	orrs	r3, r2
 800415c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 0308 	and.w	r3, r3, #8
 8004166:	2b00      	cmp	r3, #0
 8004168:	d009      	beq.n	800417e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800416a:	4b12      	ldr	r3, [pc, #72]	@ (80041b4 <HAL_RCC_ClockConfig+0x1bc>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	00db      	lsls	r3, r3, #3
 8004178:	490e      	ldr	r1, [pc, #56]	@ (80041b4 <HAL_RCC_ClockConfig+0x1bc>)
 800417a:	4313      	orrs	r3, r2
 800417c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800417e:	f000 f821 	bl	80041c4 <HAL_RCC_GetSysClockFreq>
 8004182:	4602      	mov	r2, r0
 8004184:	4b0b      	ldr	r3, [pc, #44]	@ (80041b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	091b      	lsrs	r3, r3, #4
 800418a:	f003 030f 	and.w	r3, r3, #15
 800418e:	490a      	ldr	r1, [pc, #40]	@ (80041b8 <HAL_RCC_ClockConfig+0x1c0>)
 8004190:	5ccb      	ldrb	r3, [r1, r3]
 8004192:	fa22 f303 	lsr.w	r3, r2, r3
 8004196:	4a09      	ldr	r2, [pc, #36]	@ (80041bc <HAL_RCC_ClockConfig+0x1c4>)
 8004198:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800419a:	4b09      	ldr	r3, [pc, #36]	@ (80041c0 <HAL_RCC_ClockConfig+0x1c8>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4618      	mov	r0, r3
 80041a0:	f008 fe5c 	bl	800ce5c <HAL_InitTick>

  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3710      	adds	r7, #16
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	40023c00 	.word	0x40023c00
 80041b4:	40023800 	.word	0x40023800
 80041b8:	0800dbb0 	.word	0x0800dbb0
 80041bc:	2000002c 	.word	0x2000002c
 80041c0:	20000000 	.word	0x20000000

080041c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041c8:	b094      	sub	sp, #80	@ 0x50
 80041ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80041cc:	2300      	movs	r3, #0
 80041ce:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80041d0:	2300      	movs	r3, #0
 80041d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80041d4:	2300      	movs	r3, #0
 80041d6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80041d8:	2300      	movs	r3, #0
 80041da:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041dc:	4b79      	ldr	r3, [pc, #484]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	f003 030c 	and.w	r3, r3, #12
 80041e4:	2b08      	cmp	r3, #8
 80041e6:	d00d      	beq.n	8004204 <HAL_RCC_GetSysClockFreq+0x40>
 80041e8:	2b08      	cmp	r3, #8
 80041ea:	f200 80e1 	bhi.w	80043b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d002      	beq.n	80041f8 <HAL_RCC_GetSysClockFreq+0x34>
 80041f2:	2b04      	cmp	r3, #4
 80041f4:	d003      	beq.n	80041fe <HAL_RCC_GetSysClockFreq+0x3a>
 80041f6:	e0db      	b.n	80043b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041f8:	4b73      	ldr	r3, [pc, #460]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80041fa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041fc:	e0db      	b.n	80043b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041fe:	4b73      	ldr	r3, [pc, #460]	@ (80043cc <HAL_RCC_GetSysClockFreq+0x208>)
 8004200:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004202:	e0d8      	b.n	80043b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004204:	4b6f      	ldr	r3, [pc, #444]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800420c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800420e:	4b6d      	ldr	r3, [pc, #436]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d063      	beq.n	80042e2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800421a:	4b6a      	ldr	r3, [pc, #424]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0x200>)
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	099b      	lsrs	r3, r3, #6
 8004220:	2200      	movs	r2, #0
 8004222:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004224:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004228:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800422c:	633b      	str	r3, [r7, #48]	@ 0x30
 800422e:	2300      	movs	r3, #0
 8004230:	637b      	str	r3, [r7, #52]	@ 0x34
 8004232:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004236:	4622      	mov	r2, r4
 8004238:	462b      	mov	r3, r5
 800423a:	f04f 0000 	mov.w	r0, #0
 800423e:	f04f 0100 	mov.w	r1, #0
 8004242:	0159      	lsls	r1, r3, #5
 8004244:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004248:	0150      	lsls	r0, r2, #5
 800424a:	4602      	mov	r2, r0
 800424c:	460b      	mov	r3, r1
 800424e:	4621      	mov	r1, r4
 8004250:	1a51      	subs	r1, r2, r1
 8004252:	6139      	str	r1, [r7, #16]
 8004254:	4629      	mov	r1, r5
 8004256:	eb63 0301 	sbc.w	r3, r3, r1
 800425a:	617b      	str	r3, [r7, #20]
 800425c:	f04f 0200 	mov.w	r2, #0
 8004260:	f04f 0300 	mov.w	r3, #0
 8004264:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004268:	4659      	mov	r1, fp
 800426a:	018b      	lsls	r3, r1, #6
 800426c:	4651      	mov	r1, sl
 800426e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004272:	4651      	mov	r1, sl
 8004274:	018a      	lsls	r2, r1, #6
 8004276:	4651      	mov	r1, sl
 8004278:	ebb2 0801 	subs.w	r8, r2, r1
 800427c:	4659      	mov	r1, fp
 800427e:	eb63 0901 	sbc.w	r9, r3, r1
 8004282:	f04f 0200 	mov.w	r2, #0
 8004286:	f04f 0300 	mov.w	r3, #0
 800428a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800428e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004292:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004296:	4690      	mov	r8, r2
 8004298:	4699      	mov	r9, r3
 800429a:	4623      	mov	r3, r4
 800429c:	eb18 0303 	adds.w	r3, r8, r3
 80042a0:	60bb      	str	r3, [r7, #8]
 80042a2:	462b      	mov	r3, r5
 80042a4:	eb49 0303 	adc.w	r3, r9, r3
 80042a8:	60fb      	str	r3, [r7, #12]
 80042aa:	f04f 0200 	mov.w	r2, #0
 80042ae:	f04f 0300 	mov.w	r3, #0
 80042b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80042b6:	4629      	mov	r1, r5
 80042b8:	024b      	lsls	r3, r1, #9
 80042ba:	4621      	mov	r1, r4
 80042bc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80042c0:	4621      	mov	r1, r4
 80042c2:	024a      	lsls	r2, r1, #9
 80042c4:	4610      	mov	r0, r2
 80042c6:	4619      	mov	r1, r3
 80042c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042ca:	2200      	movs	r2, #0
 80042cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80042d4:	f7fb ff8c 	bl	80001f0 <__aeabi_uldivmod>
 80042d8:	4602      	mov	r2, r0
 80042da:	460b      	mov	r3, r1
 80042dc:	4613      	mov	r3, r2
 80042de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042e0:	e058      	b.n	8004394 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042e2:	4b38      	ldr	r3, [pc, #224]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	099b      	lsrs	r3, r3, #6
 80042e8:	2200      	movs	r2, #0
 80042ea:	4618      	mov	r0, r3
 80042ec:	4611      	mov	r1, r2
 80042ee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80042f2:	623b      	str	r3, [r7, #32]
 80042f4:	2300      	movs	r3, #0
 80042f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80042f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80042fc:	4642      	mov	r2, r8
 80042fe:	464b      	mov	r3, r9
 8004300:	f04f 0000 	mov.w	r0, #0
 8004304:	f04f 0100 	mov.w	r1, #0
 8004308:	0159      	lsls	r1, r3, #5
 800430a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800430e:	0150      	lsls	r0, r2, #5
 8004310:	4602      	mov	r2, r0
 8004312:	460b      	mov	r3, r1
 8004314:	4641      	mov	r1, r8
 8004316:	ebb2 0a01 	subs.w	sl, r2, r1
 800431a:	4649      	mov	r1, r9
 800431c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004320:	f04f 0200 	mov.w	r2, #0
 8004324:	f04f 0300 	mov.w	r3, #0
 8004328:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800432c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004330:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004334:	ebb2 040a 	subs.w	r4, r2, sl
 8004338:	eb63 050b 	sbc.w	r5, r3, fp
 800433c:	f04f 0200 	mov.w	r2, #0
 8004340:	f04f 0300 	mov.w	r3, #0
 8004344:	00eb      	lsls	r3, r5, #3
 8004346:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800434a:	00e2      	lsls	r2, r4, #3
 800434c:	4614      	mov	r4, r2
 800434e:	461d      	mov	r5, r3
 8004350:	4643      	mov	r3, r8
 8004352:	18e3      	adds	r3, r4, r3
 8004354:	603b      	str	r3, [r7, #0]
 8004356:	464b      	mov	r3, r9
 8004358:	eb45 0303 	adc.w	r3, r5, r3
 800435c:	607b      	str	r3, [r7, #4]
 800435e:	f04f 0200 	mov.w	r2, #0
 8004362:	f04f 0300 	mov.w	r3, #0
 8004366:	e9d7 4500 	ldrd	r4, r5, [r7]
 800436a:	4629      	mov	r1, r5
 800436c:	028b      	lsls	r3, r1, #10
 800436e:	4621      	mov	r1, r4
 8004370:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004374:	4621      	mov	r1, r4
 8004376:	028a      	lsls	r2, r1, #10
 8004378:	4610      	mov	r0, r2
 800437a:	4619      	mov	r1, r3
 800437c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800437e:	2200      	movs	r2, #0
 8004380:	61bb      	str	r3, [r7, #24]
 8004382:	61fa      	str	r2, [r7, #28]
 8004384:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004388:	f7fb ff32 	bl	80001f0 <__aeabi_uldivmod>
 800438c:	4602      	mov	r2, r0
 800438e:	460b      	mov	r3, r1
 8004390:	4613      	mov	r3, r2
 8004392:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004394:	4b0b      	ldr	r3, [pc, #44]	@ (80043c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	0c1b      	lsrs	r3, r3, #16
 800439a:	f003 0303 	and.w	r3, r3, #3
 800439e:	3301      	adds	r3, #1
 80043a0:	005b      	lsls	r3, r3, #1
 80043a2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80043a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80043a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043ae:	e002      	b.n	80043b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043b0:	4b05      	ldr	r3, [pc, #20]	@ (80043c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80043b2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3750      	adds	r7, #80	@ 0x50
 80043bc:	46bd      	mov	sp, r7
 80043be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043c2:	bf00      	nop
 80043c4:	40023800 	.word	0x40023800
 80043c8:	00f42400 	.word	0x00f42400
 80043cc:	007a1200 	.word	0x007a1200

080043d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043d0:	b480      	push	{r7}
 80043d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043d4:	4b03      	ldr	r3, [pc, #12]	@ (80043e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80043d6:	681b      	ldr	r3, [r3, #0]
}
 80043d8:	4618      	mov	r0, r3
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	2000002c 	.word	0x2000002c

080043e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80043ec:	f7ff fff0 	bl	80043d0 <HAL_RCC_GetHCLKFreq>
 80043f0:	4602      	mov	r2, r0
 80043f2:	4b05      	ldr	r3, [pc, #20]	@ (8004408 <HAL_RCC_GetPCLK1Freq+0x20>)
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	0a9b      	lsrs	r3, r3, #10
 80043f8:	f003 0307 	and.w	r3, r3, #7
 80043fc:	4903      	ldr	r1, [pc, #12]	@ (800440c <HAL_RCC_GetPCLK1Freq+0x24>)
 80043fe:	5ccb      	ldrb	r3, [r1, r3]
 8004400:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004404:	4618      	mov	r0, r3
 8004406:	bd80      	pop	{r7, pc}
 8004408:	40023800 	.word	0x40023800
 800440c:	0800dbc0 	.word	0x0800dbc0

08004410 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004414:	f7ff ffdc 	bl	80043d0 <HAL_RCC_GetHCLKFreq>
 8004418:	4602      	mov	r2, r0
 800441a:	4b05      	ldr	r3, [pc, #20]	@ (8004430 <HAL_RCC_GetPCLK2Freq+0x20>)
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	0b5b      	lsrs	r3, r3, #13
 8004420:	f003 0307 	and.w	r3, r3, #7
 8004424:	4903      	ldr	r1, [pc, #12]	@ (8004434 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004426:	5ccb      	ldrb	r3, [r1, r3]
 8004428:	fa22 f303 	lsr.w	r3, r2, r3
}
 800442c:	4618      	mov	r0, r3
 800442e:	bd80      	pop	{r7, pc}
 8004430:	40023800 	.word	0x40023800
 8004434:	0800dbc0 	.word	0x0800dbc0

08004438 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	220f      	movs	r2, #15
 8004446:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004448:	4b12      	ldr	r3, [pc, #72]	@ (8004494 <HAL_RCC_GetClockConfig+0x5c>)
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	f003 0203 	and.w	r2, r3, #3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004454:	4b0f      	ldr	r3, [pc, #60]	@ (8004494 <HAL_RCC_GetClockConfig+0x5c>)
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004460:	4b0c      	ldr	r3, [pc, #48]	@ (8004494 <HAL_RCC_GetClockConfig+0x5c>)
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800446c:	4b09      	ldr	r3, [pc, #36]	@ (8004494 <HAL_RCC_GetClockConfig+0x5c>)
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	08db      	lsrs	r3, r3, #3
 8004472:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800447a:	4b07      	ldr	r3, [pc, #28]	@ (8004498 <HAL_RCC_GetClockConfig+0x60>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 020f 	and.w	r2, r3, #15
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	601a      	str	r2, [r3, #0]
}
 8004486:	bf00      	nop
 8004488:	370c      	adds	r7, #12
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
 8004492:	bf00      	nop
 8004494:	40023800 	.word	0x40023800
 8004498:	40023c00 	.word	0x40023c00

0800449c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b086      	sub	sp, #24
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80044a4:	2300      	movs	r3, #0
 80044a6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80044a8:	2300      	movs	r3, #0
 80044aa:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 0301 	and.w	r3, r3, #1
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d10b      	bne.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d105      	bne.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d075      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80044d0:	4b91      	ldr	r3, [pc, #580]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80044d2:	2200      	movs	r2, #0
 80044d4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80044d6:	f7fc f857 	bl	8000588 <HAL_GetTick>
 80044da:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80044dc:	e008      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80044de:	f7fc f853 	bl	8000588 <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d901      	bls.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80044ec:	2303      	movs	r3, #3
 80044ee:	e189      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80044f0:	4b8a      	ldr	r3, [pc, #552]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d1f0      	bne.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f003 0301 	and.w	r3, r3, #1
 8004504:	2b00      	cmp	r3, #0
 8004506:	d009      	beq.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	019a      	lsls	r2, r3, #6
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	071b      	lsls	r3, r3, #28
 8004514:	4981      	ldr	r1, [pc, #516]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004516:	4313      	orrs	r3, r2
 8004518:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0302 	and.w	r3, r3, #2
 8004524:	2b00      	cmp	r3, #0
 8004526:	d01f      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004528:	4b7c      	ldr	r3, [pc, #496]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800452a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800452e:	0f1b      	lsrs	r3, r3, #28
 8004530:	f003 0307 	and.w	r3, r3, #7
 8004534:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	019a      	lsls	r2, r3, #6
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	68db      	ldr	r3, [r3, #12]
 8004540:	061b      	lsls	r3, r3, #24
 8004542:	431a      	orrs	r2, r3
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	071b      	lsls	r3, r3, #28
 8004548:	4974      	ldr	r1, [pc, #464]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800454a:	4313      	orrs	r3, r2
 800454c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004550:	4b72      	ldr	r3, [pc, #456]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004552:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004556:	f023 021f 	bic.w	r2, r3, #31
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	69db      	ldr	r3, [r3, #28]
 800455e:	3b01      	subs	r3, #1
 8004560:	496e      	ldr	r1, [pc, #440]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004562:	4313      	orrs	r3, r2
 8004564:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00d      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	019a      	lsls	r2, r3, #6
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	68db      	ldr	r3, [r3, #12]
 800457e:	061b      	lsls	r3, r3, #24
 8004580:	431a      	orrs	r2, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	071b      	lsls	r3, r3, #28
 8004588:	4964      	ldr	r1, [pc, #400]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800458a:	4313      	orrs	r3, r2
 800458c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004590:	4b61      	ldr	r3, [pc, #388]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004592:	2201      	movs	r2, #1
 8004594:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004596:	f7fb fff7 	bl	8000588 <HAL_GetTick>
 800459a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800459c:	e008      	b.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800459e:	f7fb fff3 	bl	8000588 <HAL_GetTick>
 80045a2:	4602      	mov	r2, r0
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d901      	bls.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80045ac:	2303      	movs	r3, #3
 80045ae:	e129      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80045b0:	4b5a      	ldr	r3, [pc, #360]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d0f0      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0304 	and.w	r3, r3, #4
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d105      	bne.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d079      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80045d4:	4b52      	ldr	r3, [pc, #328]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80045d6:	2200      	movs	r2, #0
 80045d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80045da:	f7fb ffd5 	bl	8000588 <HAL_GetTick>
 80045de:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80045e0:	e008      	b.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80045e2:	f7fb ffd1 	bl	8000588 <HAL_GetTick>
 80045e6:	4602      	mov	r2, r0
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d901      	bls.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	e107      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80045f4:	4b49      	ldr	r3, [pc, #292]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80045fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004600:	d0ef      	beq.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0304 	and.w	r3, r3, #4
 800460a:	2b00      	cmp	r3, #0
 800460c:	d020      	beq.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800460e:	4b43      	ldr	r3, [pc, #268]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004614:	0f1b      	lsrs	r3, r3, #28
 8004616:	f003 0307 	and.w	r3, r3, #7
 800461a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	691b      	ldr	r3, [r3, #16]
 8004620:	019a      	lsls	r2, r3, #6
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	695b      	ldr	r3, [r3, #20]
 8004626:	061b      	lsls	r3, r3, #24
 8004628:	431a      	orrs	r2, r3
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	071b      	lsls	r3, r3, #28
 800462e:	493b      	ldr	r1, [pc, #236]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004630:	4313      	orrs	r3, r2
 8004632:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004636:	4b39      	ldr	r3, [pc, #228]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004638:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800463c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6a1b      	ldr	r3, [r3, #32]
 8004644:	3b01      	subs	r3, #1
 8004646:	021b      	lsls	r3, r3, #8
 8004648:	4934      	ldr	r1, [pc, #208]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800464a:	4313      	orrs	r3, r2
 800464c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0308 	and.w	r3, r3, #8
 8004658:	2b00      	cmp	r3, #0
 800465a:	d01e      	beq.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800465c:	4b2f      	ldr	r3, [pc, #188]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800465e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004662:	0e1b      	lsrs	r3, r3, #24
 8004664:	f003 030f 	and.w	r3, r3, #15
 8004668:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	691b      	ldr	r3, [r3, #16]
 800466e:	019a      	lsls	r2, r3, #6
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	061b      	lsls	r3, r3, #24
 8004674:	431a      	orrs	r2, r3
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	699b      	ldr	r3, [r3, #24]
 800467a:	071b      	lsls	r3, r3, #28
 800467c:	4927      	ldr	r1, [pc, #156]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800467e:	4313      	orrs	r3, r2
 8004680:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004684:	4b25      	ldr	r3, [pc, #148]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004686:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800468a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004692:	4922      	ldr	r1, [pc, #136]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004694:	4313      	orrs	r3, r2
 8004696:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800469a:	4b21      	ldr	r3, [pc, #132]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800469c:	2201      	movs	r2, #1
 800469e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80046a0:	f7fb ff72 	bl	8000588 <HAL_GetTick>
 80046a4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80046a6:	e008      	b.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80046a8:	f7fb ff6e 	bl	8000588 <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d901      	bls.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e0a4      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80046ba:	4b18      	ldr	r3, [pc, #96]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80046c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80046c6:	d1ef      	bne.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 0320 	and.w	r3, r3, #32
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	f000 808b 	beq.w	80047ec <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80046d6:	2300      	movs	r3, #0
 80046d8:	60fb      	str	r3, [r7, #12]
 80046da:	4b10      	ldr	r3, [pc, #64]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046de:	4a0f      	ldr	r2, [pc, #60]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80046e6:	4b0d      	ldr	r3, [pc, #52]	@ (800471c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ee:	60fb      	str	r3, [r7, #12]
 80046f0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80046f2:	4b0c      	ldr	r3, [pc, #48]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a0b      	ldr	r2, [pc, #44]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80046f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046fc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80046fe:	f7fb ff43 	bl	8000588 <HAL_GetTick>
 8004702:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004704:	e010      	b.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004706:	f7fb ff3f 	bl	8000588 <HAL_GetTick>
 800470a:	4602      	mov	r2, r0
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	1ad3      	subs	r3, r2, r3
 8004710:	2b02      	cmp	r3, #2
 8004712:	d909      	bls.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004714:	2303      	movs	r3, #3
 8004716:	e075      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004718:	42470068 	.word	0x42470068
 800471c:	40023800 	.word	0x40023800
 8004720:	42470070 	.word	0x42470070
 8004724:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004728:	4b38      	ldr	r3, [pc, #224]	@ (800480c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004730:	2b00      	cmp	r3, #0
 8004732:	d0e8      	beq.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004734:	4b36      	ldr	r3, [pc, #216]	@ (8004810 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004736:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004738:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800473c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d02f      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004748:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800474c:	693a      	ldr	r2, [r7, #16]
 800474e:	429a      	cmp	r2, r3
 8004750:	d028      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004752:	4b2f      	ldr	r3, [pc, #188]	@ (8004810 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004756:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800475a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800475c:	4b2d      	ldr	r3, [pc, #180]	@ (8004814 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800475e:	2201      	movs	r2, #1
 8004760:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004762:	4b2c      	ldr	r3, [pc, #176]	@ (8004814 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004764:	2200      	movs	r2, #0
 8004766:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004768:	4a29      	ldr	r2, [pc, #164]	@ (8004810 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800476e:	4b28      	ldr	r3, [pc, #160]	@ (8004810 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004770:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004772:	f003 0301 	and.w	r3, r3, #1
 8004776:	2b01      	cmp	r3, #1
 8004778:	d114      	bne.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800477a:	f7fb ff05 	bl	8000588 <HAL_GetTick>
 800477e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004780:	e00a      	b.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004782:	f7fb ff01 	bl	8000588 <HAL_GetTick>
 8004786:	4602      	mov	r2, r0
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004790:	4293      	cmp	r3, r2
 8004792:	d901      	bls.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e035      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004798:	4b1d      	ldr	r3, [pc, #116]	@ (8004810 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800479a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d0ee      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047b0:	d10d      	bne.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x332>
 80047b2:	4b17      	ldr	r3, [pc, #92]	@ (8004810 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047be:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80047c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047c6:	4912      	ldr	r1, [pc, #72]	@ (8004810 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	608b      	str	r3, [r1, #8]
 80047cc:	e005      	b.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80047ce:	4b10      	ldr	r3, [pc, #64]	@ (8004810 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	4a0f      	ldr	r2, [pc, #60]	@ (8004810 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80047d4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80047d8:	6093      	str	r3, [r2, #8]
 80047da:	4b0d      	ldr	r3, [pc, #52]	@ (8004810 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80047dc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047e6:	490a      	ldr	r1, [pc, #40]	@ (8004810 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80047e8:	4313      	orrs	r3, r2
 80047ea:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0310 	and.w	r3, r3, #16
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d004      	beq.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80047fe:	4b06      	ldr	r3, [pc, #24]	@ (8004818 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004800:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004802:	2300      	movs	r3, #0
}
 8004804:	4618      	mov	r0, r3
 8004806:	3718      	adds	r7, #24
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}
 800480c:	40007000 	.word	0x40007000
 8004810:	40023800 	.word	0x40023800
 8004814:	42470e40 	.word	0x42470e40
 8004818:	424711e0 	.word	0x424711e0

0800481c <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b082      	sub	sp, #8
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d101      	bne.n	8004830 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e025      	b.n	800487c <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004836:	b2db      	uxtb	r3, r3
 8004838:	2b00      	cmp	r3, #0
 800483a:	d106      	bne.n	800484a <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f007 fdc7 	bl	800c3d8 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2202      	movs	r2, #2
 800484e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	3304      	adds	r3, #4
 800485a:	4619      	mov	r1, r3
 800485c:	4610      	mov	r0, r2
 800485e:	f001 fd17 	bl	8006290 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6818      	ldr	r0, [r3, #0]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	461a      	mov	r2, r3
 800486c:	6839      	ldr	r1, [r7, #0]
 800486e:	f001 fd6c 	bl	800634a <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800487a:	2300      	movs	r3, #0
}
 800487c:	4618      	mov	r0, r3
 800487e:	3708      	adds	r7, #8
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}

08004884 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d101      	bne.n	8004896 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e07b      	b.n	800498e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800489a:	2b00      	cmp	r3, #0
 800489c:	d108      	bne.n	80048b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048a6:	d009      	beq.n	80048bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2200      	movs	r2, #0
 80048ac:	61da      	str	r2, [r3, #28]
 80048ae:	e005      	b.n	80048bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d106      	bne.n	80048dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f008 fa4c 	bl	800cd74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2202      	movs	r2, #2
 80048e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048f2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004904:	431a      	orrs	r2, r3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800490e:	431a      	orrs	r2, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	691b      	ldr	r3, [r3, #16]
 8004914:	f003 0302 	and.w	r3, r3, #2
 8004918:	431a      	orrs	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	695b      	ldr	r3, [r3, #20]
 800491e:	f003 0301 	and.w	r3, r3, #1
 8004922:	431a      	orrs	r2, r3
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800492c:	431a      	orrs	r2, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	69db      	ldr	r3, [r3, #28]
 8004932:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004936:	431a      	orrs	r2, r3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6a1b      	ldr	r3, [r3, #32]
 800493c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004940:	ea42 0103 	orr.w	r1, r2, r3
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004948:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	430a      	orrs	r2, r1
 8004952:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	0c1b      	lsrs	r3, r3, #16
 800495a:	f003 0104 	and.w	r1, r3, #4
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004962:	f003 0210 	and.w	r2, r3, #16
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	430a      	orrs	r2, r1
 800496c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	69da      	ldr	r2, [r3, #28]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800497c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800498c:	2300      	movs	r3, #0
}
 800498e:	4618      	mov	r0, r3
 8004990:	3708      	adds	r7, #8
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}

08004996 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004996:	b580      	push	{r7, lr}
 8004998:	b088      	sub	sp, #32
 800499a:	af00      	add	r7, sp, #0
 800499c:	60f8      	str	r0, [r7, #12]
 800499e:	60b9      	str	r1, [r7, #8]
 80049a0:	603b      	str	r3, [r7, #0]
 80049a2:	4613      	mov	r3, r2
 80049a4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80049a6:	f7fb fdef 	bl	8000588 <HAL_GetTick>
 80049aa:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80049ac:	88fb      	ldrh	r3, [r7, #6]
 80049ae:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d001      	beq.n	80049c0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80049bc:	2302      	movs	r3, #2
 80049be:	e12a      	b.n	8004c16 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d002      	beq.n	80049cc <HAL_SPI_Transmit+0x36>
 80049c6:	88fb      	ldrh	r3, [r7, #6]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d101      	bne.n	80049d0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e122      	b.n	8004c16 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80049d6:	2b01      	cmp	r3, #1
 80049d8:	d101      	bne.n	80049de <HAL_SPI_Transmit+0x48>
 80049da:	2302      	movs	r3, #2
 80049dc:	e11b      	b.n	8004c16 <HAL_SPI_Transmit+0x280>
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2201      	movs	r2, #1
 80049e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2203      	movs	r2, #3
 80049ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2200      	movs	r2, #0
 80049f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	68ba      	ldr	r2, [r7, #8]
 80049f8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	88fa      	ldrh	r2, [r7, #6]
 80049fe:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	88fa      	ldrh	r2, [r7, #6]
 8004a04:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2200      	movs	r2, #0
 8004a22:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	689b      	ldr	r3, [r3, #8]
 8004a28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a2c:	d10f      	bne.n	8004a4e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a3c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a4c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a58:	2b40      	cmp	r3, #64	@ 0x40
 8004a5a:	d007      	beq.n	8004a6c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a6a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a74:	d152      	bne.n	8004b1c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d002      	beq.n	8004a84 <HAL_SPI_Transmit+0xee>
 8004a7e:	8b7b      	ldrh	r3, [r7, #26]
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d145      	bne.n	8004b10 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a88:	881a      	ldrh	r2, [r3, #0]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a94:	1c9a      	adds	r2, r3, #2
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	3b01      	subs	r3, #1
 8004aa2:	b29a      	uxth	r2, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004aa8:	e032      	b.n	8004b10 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f003 0302 	and.w	r3, r3, #2
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d112      	bne.n	8004ade <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004abc:	881a      	ldrh	r2, [r3, #0]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ac8:	1c9a      	adds	r2, r3, #2
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	3b01      	subs	r3, #1
 8004ad6:	b29a      	uxth	r2, r3
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004adc:	e018      	b.n	8004b10 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ade:	f7fb fd53 	bl	8000588 <HAL_GetTick>
 8004ae2:	4602      	mov	r2, r0
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	683a      	ldr	r2, [r7, #0]
 8004aea:	429a      	cmp	r2, r3
 8004aec:	d803      	bhi.n	8004af6 <HAL_SPI_Transmit+0x160>
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af4:	d102      	bne.n	8004afc <HAL_SPI_Transmit+0x166>
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d109      	bne.n	8004b10 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004b0c:	2303      	movs	r3, #3
 8004b0e:	e082      	b.n	8004c16 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d1c7      	bne.n	8004aaa <HAL_SPI_Transmit+0x114>
 8004b1a:	e053      	b.n	8004bc4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d002      	beq.n	8004b2a <HAL_SPI_Transmit+0x194>
 8004b24:	8b7b      	ldrh	r3, [r7, #26]
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d147      	bne.n	8004bba <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	330c      	adds	r3, #12
 8004b34:	7812      	ldrb	r2, [r2, #0]
 8004b36:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b3c:	1c5a      	adds	r2, r3, #1
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	3b01      	subs	r3, #1
 8004b4a:	b29a      	uxth	r2, r3
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004b50:	e033      	b.n	8004bba <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	f003 0302 	and.w	r3, r3, #2
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d113      	bne.n	8004b88 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	330c      	adds	r3, #12
 8004b6a:	7812      	ldrb	r2, [r2, #0]
 8004b6c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b72:	1c5a      	adds	r2, r3, #1
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b7c:	b29b      	uxth	r3, r3
 8004b7e:	3b01      	subs	r3, #1
 8004b80:	b29a      	uxth	r2, r3
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004b86:	e018      	b.n	8004bba <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b88:	f7fb fcfe 	bl	8000588 <HAL_GetTick>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	683a      	ldr	r2, [r7, #0]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d803      	bhi.n	8004ba0 <HAL_SPI_Transmit+0x20a>
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b9e:	d102      	bne.n	8004ba6 <HAL_SPI_Transmit+0x210>
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d109      	bne.n	8004bba <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e02d      	b.n	8004c16 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d1c6      	bne.n	8004b52 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004bc4:	69fa      	ldr	r2, [r7, #28]
 8004bc6:	6839      	ldr	r1, [r7, #0]
 8004bc8:	68f8      	ldr	r0, [r7, #12]
 8004bca:	f000 fbd9 	bl	8005380 <SPI_EndRxTxTransaction>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d002      	beq.n	8004bda <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2220      	movs	r2, #32
 8004bd8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d10a      	bne.n	8004bf8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004be2:	2300      	movs	r3, #0
 8004be4:	617b      	str	r3, [r7, #20]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	617b      	str	r3, [r7, #20]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	617b      	str	r3, [r7, #20]
 8004bf6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d001      	beq.n	8004c14 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	e000      	b.n	8004c16 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004c14:	2300      	movs	r3, #0
  }
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	3720      	adds	r7, #32
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	bd80      	pop	{r7, pc}

08004c1e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c1e:	b580      	push	{r7, lr}
 8004c20:	b088      	sub	sp, #32
 8004c22:	af02      	add	r7, sp, #8
 8004c24:	60f8      	str	r0, [r7, #12]
 8004c26:	60b9      	str	r1, [r7, #8]
 8004c28:	603b      	str	r3, [r7, #0]
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d001      	beq.n	8004c3e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004c3a:	2302      	movs	r3, #2
 8004c3c:	e104      	b.n	8004e48 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d002      	beq.n	8004c4a <HAL_SPI_Receive+0x2c>
 8004c44:	88fb      	ldrh	r3, [r7, #6]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d101      	bne.n	8004c4e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e0fc      	b.n	8004e48 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c56:	d112      	bne.n	8004c7e <HAL_SPI_Receive+0x60>
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d10e      	bne.n	8004c7e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2204      	movs	r2, #4
 8004c64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004c68:	88fa      	ldrh	r2, [r7, #6]
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	9300      	str	r3, [sp, #0]
 8004c6e:	4613      	mov	r3, r2
 8004c70:	68ba      	ldr	r2, [r7, #8]
 8004c72:	68b9      	ldr	r1, [r7, #8]
 8004c74:	68f8      	ldr	r0, [r7, #12]
 8004c76:	f000 f8eb 	bl	8004e50 <HAL_SPI_TransmitReceive>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	e0e4      	b.n	8004e48 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c7e:	f7fb fc83 	bl	8000588 <HAL_GetTick>
 8004c82:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d101      	bne.n	8004c92 <HAL_SPI_Receive+0x74>
 8004c8e:	2302      	movs	r3, #2
 8004c90:	e0da      	b.n	8004e48 <HAL_SPI_Receive+0x22a>
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2201      	movs	r2, #1
 8004c96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2204      	movs	r2, #4
 8004c9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	68ba      	ldr	r2, [r7, #8]
 8004cac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	88fa      	ldrh	r2, [r7, #6]
 8004cb2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	88fa      	ldrh	r2, [r7, #6]
 8004cb8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ce0:	d10f      	bne.n	8004d02 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cf0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004d00:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d0c:	2b40      	cmp	r3, #64	@ 0x40
 8004d0e:	d007      	beq.n	8004d20 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d1e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d170      	bne.n	8004e0a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004d28:	e035      	b.n	8004d96 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	f003 0301 	and.w	r3, r3, #1
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d115      	bne.n	8004d64 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f103 020c 	add.w	r2, r3, #12
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d44:	7812      	ldrb	r2, [r2, #0]
 8004d46:	b2d2      	uxtb	r2, r2
 8004d48:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d4e:	1c5a      	adds	r2, r3, #1
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	b29a      	uxth	r2, r3
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004d62:	e018      	b.n	8004d96 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d64:	f7fb fc10 	bl	8000588 <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	683a      	ldr	r2, [r7, #0]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d803      	bhi.n	8004d7c <HAL_SPI_Receive+0x15e>
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d7a:	d102      	bne.n	8004d82 <HAL_SPI_Receive+0x164>
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d109      	bne.n	8004d96 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2201      	movs	r2, #1
 8004d86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e058      	b.n	8004e48 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d1c4      	bne.n	8004d2a <HAL_SPI_Receive+0x10c>
 8004da0:	e038      	b.n	8004e14 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f003 0301 	and.w	r3, r3, #1
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d113      	bne.n	8004dd8 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68da      	ldr	r2, [r3, #12]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dba:	b292      	uxth	r2, r2
 8004dbc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc2:	1c9a      	adds	r2, r3, #2
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	b29a      	uxth	r2, r3
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004dd6:	e018      	b.n	8004e0a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dd8:	f7fb fbd6 	bl	8000588 <HAL_GetTick>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	1ad3      	subs	r3, r2, r3
 8004de2:	683a      	ldr	r2, [r7, #0]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d803      	bhi.n	8004df0 <HAL_SPI_Receive+0x1d2>
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dee:	d102      	bne.n	8004df6 <HAL_SPI_Receive+0x1d8>
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d109      	bne.n	8004e0a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	e01e      	b.n	8004e48 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d1c6      	bne.n	8004da2 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e14:	697a      	ldr	r2, [r7, #20]
 8004e16:	6839      	ldr	r1, [r7, #0]
 8004e18:	68f8      	ldr	r0, [r7, #12]
 8004e1a:	f000 fa4b 	bl	80052b4 <SPI_EndRxTransaction>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d002      	beq.n	8004e2a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2220      	movs	r2, #32
 8004e28:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2200      	movs	r2, #0
 8004e36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d001      	beq.n	8004e46 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e000      	b.n	8004e48 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004e46:	2300      	movs	r3, #0
  }
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3718      	adds	r7, #24
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}

08004e50 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b08a      	sub	sp, #40	@ 0x28
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	60f8      	str	r0, [r7, #12]
 8004e58:	60b9      	str	r1, [r7, #8]
 8004e5a:	607a      	str	r2, [r7, #4]
 8004e5c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e62:	f7fb fb91 	bl	8000588 <HAL_GetTick>
 8004e66:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004e6e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004e76:	887b      	ldrh	r3, [r7, #2]
 8004e78:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004e7a:	7ffb      	ldrb	r3, [r7, #31]
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d00c      	beq.n	8004e9a <HAL_SPI_TransmitReceive+0x4a>
 8004e80:	69bb      	ldr	r3, [r7, #24]
 8004e82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e86:	d106      	bne.n	8004e96 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d102      	bne.n	8004e96 <HAL_SPI_TransmitReceive+0x46>
 8004e90:	7ffb      	ldrb	r3, [r7, #31]
 8004e92:	2b04      	cmp	r3, #4
 8004e94:	d001      	beq.n	8004e9a <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004e96:	2302      	movs	r3, #2
 8004e98:	e17f      	b.n	800519a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d005      	beq.n	8004eac <HAL_SPI_TransmitReceive+0x5c>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d002      	beq.n	8004eac <HAL_SPI_TransmitReceive+0x5c>
 8004ea6:	887b      	ldrh	r3, [r7, #2]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d101      	bne.n	8004eb0 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004eac:	2301      	movs	r3, #1
 8004eae:	e174      	b.n	800519a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d101      	bne.n	8004ebe <HAL_SPI_TransmitReceive+0x6e>
 8004eba:	2302      	movs	r3, #2
 8004ebc:	e16d      	b.n	800519a <HAL_SPI_TransmitReceive+0x34a>
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	2b04      	cmp	r3, #4
 8004ed0:	d003      	beq.n	8004eda <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2205      	movs	r2, #5
 8004ed6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2200      	movs	r2, #0
 8004ede:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	887a      	ldrh	r2, [r7, #2]
 8004eea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	887a      	ldrh	r2, [r7, #2]
 8004ef0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	68ba      	ldr	r2, [r7, #8]
 8004ef6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	887a      	ldrh	r2, [r7, #2]
 8004efc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	887a      	ldrh	r2, [r7, #2]
 8004f02:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2200      	movs	r2, #0
 8004f08:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f1a:	2b40      	cmp	r3, #64	@ 0x40
 8004f1c:	d007      	beq.n	8004f2e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f2c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	68db      	ldr	r3, [r3, #12]
 8004f32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f36:	d17e      	bne.n	8005036 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d002      	beq.n	8004f46 <HAL_SPI_TransmitReceive+0xf6>
 8004f40:	8afb      	ldrh	r3, [r7, #22]
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d16c      	bne.n	8005020 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f4a:	881a      	ldrh	r2, [r3, #0]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f56:	1c9a      	adds	r2, r3, #2
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	3b01      	subs	r3, #1
 8004f64:	b29a      	uxth	r2, r3
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f6a:	e059      	b.n	8005020 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f003 0302 	and.w	r3, r3, #2
 8004f76:	2b02      	cmp	r3, #2
 8004f78:	d11b      	bne.n	8004fb2 <HAL_SPI_TransmitReceive+0x162>
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d016      	beq.n	8004fb2 <HAL_SPI_TransmitReceive+0x162>
 8004f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d113      	bne.n	8004fb2 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f8e:	881a      	ldrh	r2, [r3, #0]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f9a:	1c9a      	adds	r2, r3, #2
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	3b01      	subs	r3, #1
 8004fa8:	b29a      	uxth	r2, r3
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	f003 0301 	and.w	r3, r3, #1
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d119      	bne.n	8004ff4 <HAL_SPI_TransmitReceive+0x1a4>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d014      	beq.n	8004ff4 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	68da      	ldr	r2, [r3, #12]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd4:	b292      	uxth	r2, r2
 8004fd6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fdc:	1c9a      	adds	r2, r3, #2
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	3b01      	subs	r3, #1
 8004fea:	b29a      	uxth	r2, r3
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004ff4:	f7fb fac8 	bl	8000588 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	6a3b      	ldr	r3, [r7, #32]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005000:	429a      	cmp	r2, r3
 8005002:	d80d      	bhi.n	8005020 <HAL_SPI_TransmitReceive+0x1d0>
 8005004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800500a:	d009      	beq.n	8005020 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2201      	movs	r2, #1
 8005010:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800501c:	2303      	movs	r3, #3
 800501e:	e0bc      	b.n	800519a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005024:	b29b      	uxth	r3, r3
 8005026:	2b00      	cmp	r3, #0
 8005028:	d1a0      	bne.n	8004f6c <HAL_SPI_TransmitReceive+0x11c>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800502e:	b29b      	uxth	r3, r3
 8005030:	2b00      	cmp	r3, #0
 8005032:	d19b      	bne.n	8004f6c <HAL_SPI_TransmitReceive+0x11c>
 8005034:	e082      	b.n	800513c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d002      	beq.n	8005044 <HAL_SPI_TransmitReceive+0x1f4>
 800503e:	8afb      	ldrh	r3, [r7, #22]
 8005040:	2b01      	cmp	r3, #1
 8005042:	d171      	bne.n	8005128 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	330c      	adds	r3, #12
 800504e:	7812      	ldrb	r2, [r2, #0]
 8005050:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005056:	1c5a      	adds	r2, r3, #1
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005060:	b29b      	uxth	r3, r3
 8005062:	3b01      	subs	r3, #1
 8005064:	b29a      	uxth	r2, r3
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800506a:	e05d      	b.n	8005128 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	f003 0302 	and.w	r3, r3, #2
 8005076:	2b02      	cmp	r3, #2
 8005078:	d11c      	bne.n	80050b4 <HAL_SPI_TransmitReceive+0x264>
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800507e:	b29b      	uxth	r3, r3
 8005080:	2b00      	cmp	r3, #0
 8005082:	d017      	beq.n	80050b4 <HAL_SPI_TransmitReceive+0x264>
 8005084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005086:	2b01      	cmp	r3, #1
 8005088:	d114      	bne.n	80050b4 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	330c      	adds	r3, #12
 8005094:	7812      	ldrb	r2, [r2, #0]
 8005096:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800509c:	1c5a      	adds	r2, r3, #1
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	3b01      	subs	r3, #1
 80050aa:	b29a      	uxth	r2, r3
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80050b0:	2300      	movs	r3, #0
 80050b2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f003 0301 	and.w	r3, r3, #1
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d119      	bne.n	80050f6 <HAL_SPI_TransmitReceive+0x2a6>
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d014      	beq.n	80050f6 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	68da      	ldr	r2, [r3, #12]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d6:	b2d2      	uxtb	r2, r2
 80050d8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050de:	1c5a      	adds	r2, r3, #1
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	3b01      	subs	r3, #1
 80050ec:	b29a      	uxth	r2, r3
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050f2:	2301      	movs	r3, #1
 80050f4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80050f6:	f7fb fa47 	bl	8000588 <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	6a3b      	ldr	r3, [r7, #32]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005102:	429a      	cmp	r2, r3
 8005104:	d803      	bhi.n	800510e <HAL_SPI_TransmitReceive+0x2be>
 8005106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800510c:	d102      	bne.n	8005114 <HAL_SPI_TransmitReceive+0x2c4>
 800510e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005110:	2b00      	cmp	r3, #0
 8005112:	d109      	bne.n	8005128 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2200      	movs	r2, #0
 8005120:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005124:	2303      	movs	r3, #3
 8005126:	e038      	b.n	800519a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800512c:	b29b      	uxth	r3, r3
 800512e:	2b00      	cmp	r3, #0
 8005130:	d19c      	bne.n	800506c <HAL_SPI_TransmitReceive+0x21c>
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005136:	b29b      	uxth	r3, r3
 8005138:	2b00      	cmp	r3, #0
 800513a:	d197      	bne.n	800506c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800513c:	6a3a      	ldr	r2, [r7, #32]
 800513e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 f91d 	bl	8005380 <SPI_EndRxTxTransaction>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d008      	beq.n	800515e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2220      	movs	r2, #32
 8005150:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e01d      	b.n	800519a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d10a      	bne.n	800517c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005166:	2300      	movs	r3, #0
 8005168:	613b      	str	r3, [r7, #16]
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68db      	ldr	r3, [r3, #12]
 8005170:	613b      	str	r3, [r7, #16]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	613b      	str	r3, [r7, #16]
 800517a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2200      	movs	r2, #0
 8005188:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005190:	2b00      	cmp	r3, #0
 8005192:	d001      	beq.n	8005198 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	e000      	b.n	800519a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005198:	2300      	movs	r3, #0
  }
}
 800519a:	4618      	mov	r0, r3
 800519c:	3728      	adds	r7, #40	@ 0x28
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
	...

080051a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b088      	sub	sp, #32
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	603b      	str	r3, [r7, #0]
 80051b0:	4613      	mov	r3, r2
 80051b2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80051b4:	f7fb f9e8 	bl	8000588 <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051bc:	1a9b      	subs	r3, r3, r2
 80051be:	683a      	ldr	r2, [r7, #0]
 80051c0:	4413      	add	r3, r2
 80051c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80051c4:	f7fb f9e0 	bl	8000588 <HAL_GetTick>
 80051c8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80051ca:	4b39      	ldr	r3, [pc, #228]	@ (80052b0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	015b      	lsls	r3, r3, #5
 80051d0:	0d1b      	lsrs	r3, r3, #20
 80051d2:	69fa      	ldr	r2, [r7, #28]
 80051d4:	fb02 f303 	mul.w	r3, r2, r3
 80051d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051da:	e055      	b.n	8005288 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051e2:	d051      	beq.n	8005288 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051e4:	f7fb f9d0 	bl	8000588 <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	69bb      	ldr	r3, [r7, #24]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	69fa      	ldr	r2, [r7, #28]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d902      	bls.n	80051fa <SPI_WaitFlagStateUntilTimeout+0x56>
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d13d      	bne.n	8005276 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	685a      	ldr	r2, [r3, #4]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005208:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005212:	d111      	bne.n	8005238 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800521c:	d004      	beq.n	8005228 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005226:	d107      	bne.n	8005238 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005236:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800523c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005240:	d10f      	bne.n	8005262 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005250:	601a      	str	r2, [r3, #0]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005260:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2201      	movs	r2, #1
 8005266:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005272:	2303      	movs	r3, #3
 8005274:	e018      	b.n	80052a8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d102      	bne.n	8005282 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800527c:	2300      	movs	r3, #0
 800527e:	61fb      	str	r3, [r7, #28]
 8005280:	e002      	b.n	8005288 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	3b01      	subs	r3, #1
 8005286:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	689a      	ldr	r2, [r3, #8]
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	4013      	ands	r3, r2
 8005292:	68ba      	ldr	r2, [r7, #8]
 8005294:	429a      	cmp	r2, r3
 8005296:	bf0c      	ite	eq
 8005298:	2301      	moveq	r3, #1
 800529a:	2300      	movne	r3, #0
 800529c:	b2db      	uxtb	r3, r3
 800529e:	461a      	mov	r2, r3
 80052a0:	79fb      	ldrb	r3, [r7, #7]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d19a      	bne.n	80051dc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80052a6:	2300      	movs	r3, #0
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3720      	adds	r7, #32
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	2000002c 	.word	0x2000002c

080052b4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b086      	sub	sp, #24
 80052b8:	af02      	add	r7, sp, #8
 80052ba:	60f8      	str	r0, [r7, #12]
 80052bc:	60b9      	str	r1, [r7, #8]
 80052be:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052c8:	d111      	bne.n	80052ee <SPI_EndRxTransaction+0x3a>
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052d2:	d004      	beq.n	80052de <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052dc:	d107      	bne.n	80052ee <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052ec:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80052f6:	d12a      	bne.n	800534e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005300:	d012      	beq.n	8005328 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	9300      	str	r3, [sp, #0]
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	2200      	movs	r2, #0
 800530a:	2180      	movs	r1, #128	@ 0x80
 800530c:	68f8      	ldr	r0, [r7, #12]
 800530e:	f7ff ff49 	bl	80051a4 <SPI_WaitFlagStateUntilTimeout>
 8005312:	4603      	mov	r3, r0
 8005314:	2b00      	cmp	r3, #0
 8005316:	d02d      	beq.n	8005374 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800531c:	f043 0220 	orr.w	r2, r3, #32
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005324:	2303      	movs	r3, #3
 8005326:	e026      	b.n	8005376 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	9300      	str	r3, [sp, #0]
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	2200      	movs	r2, #0
 8005330:	2101      	movs	r1, #1
 8005332:	68f8      	ldr	r0, [r7, #12]
 8005334:	f7ff ff36 	bl	80051a4 <SPI_WaitFlagStateUntilTimeout>
 8005338:	4603      	mov	r3, r0
 800533a:	2b00      	cmp	r3, #0
 800533c:	d01a      	beq.n	8005374 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005342:	f043 0220 	orr.w	r2, r3, #32
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800534a:	2303      	movs	r3, #3
 800534c:	e013      	b.n	8005376 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	9300      	str	r3, [sp, #0]
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	2200      	movs	r2, #0
 8005356:	2101      	movs	r1, #1
 8005358:	68f8      	ldr	r0, [r7, #12]
 800535a:	f7ff ff23 	bl	80051a4 <SPI_WaitFlagStateUntilTimeout>
 800535e:	4603      	mov	r3, r0
 8005360:	2b00      	cmp	r3, #0
 8005362:	d007      	beq.n	8005374 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005368:	f043 0220 	orr.w	r2, r3, #32
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005370:	2303      	movs	r3, #3
 8005372:	e000      	b.n	8005376 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005374:	2300      	movs	r3, #0
}
 8005376:	4618      	mov	r0, r3
 8005378:	3710      	adds	r7, #16
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
	...

08005380 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b088      	sub	sp, #32
 8005384:	af02      	add	r7, sp, #8
 8005386:	60f8      	str	r0, [r7, #12]
 8005388:	60b9      	str	r1, [r7, #8]
 800538a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	9300      	str	r3, [sp, #0]
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	2201      	movs	r2, #1
 8005394:	2102      	movs	r1, #2
 8005396:	68f8      	ldr	r0, [r7, #12]
 8005398:	f7ff ff04 	bl	80051a4 <SPI_WaitFlagStateUntilTimeout>
 800539c:	4603      	mov	r3, r0
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d007      	beq.n	80053b2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a6:	f043 0220 	orr.w	r2, r3, #32
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80053ae:	2303      	movs	r3, #3
 80053b0:	e032      	b.n	8005418 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80053b2:	4b1b      	ldr	r3, [pc, #108]	@ (8005420 <SPI_EndRxTxTransaction+0xa0>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a1b      	ldr	r2, [pc, #108]	@ (8005424 <SPI_EndRxTxTransaction+0xa4>)
 80053b8:	fba2 2303 	umull	r2, r3, r2, r3
 80053bc:	0d5b      	lsrs	r3, r3, #21
 80053be:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80053c2:	fb02 f303 	mul.w	r3, r2, r3
 80053c6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053d0:	d112      	bne.n	80053f8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	9300      	str	r3, [sp, #0]
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	2200      	movs	r2, #0
 80053da:	2180      	movs	r1, #128	@ 0x80
 80053dc:	68f8      	ldr	r0, [r7, #12]
 80053de:	f7ff fee1 	bl	80051a4 <SPI_WaitFlagStateUntilTimeout>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d016      	beq.n	8005416 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ec:	f043 0220 	orr.w	r2, r3, #32
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80053f4:	2303      	movs	r3, #3
 80053f6:	e00f      	b.n	8005418 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d00a      	beq.n	8005414 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	3b01      	subs	r3, #1
 8005402:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800540e:	2b80      	cmp	r3, #128	@ 0x80
 8005410:	d0f2      	beq.n	80053f8 <SPI_EndRxTxTransaction+0x78>
 8005412:	e000      	b.n	8005416 <SPI_EndRxTxTransaction+0x96>
        break;
 8005414:	bf00      	nop
  }

  return HAL_OK;
 8005416:	2300      	movs	r3, #0
}
 8005418:	4618      	mov	r0, r3
 800541a:	3718      	adds	r7, #24
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}
 8005420:	2000002c 	.word	0x2000002c
 8005424:	165e9f81 	.word	0x165e9f81

08005428 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b082      	sub	sp, #8
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d101      	bne.n	800543a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e041      	b.n	80054be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005440:	b2db      	uxtb	r3, r3
 8005442:	2b00      	cmp	r3, #0
 8005444:	d106      	bne.n	8005454 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f007 fe5c 	bl	800d10c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2202      	movs	r2, #2
 8005458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	3304      	adds	r3, #4
 8005464:	4619      	mov	r1, r3
 8005466:	4610      	mov	r0, r2
 8005468:	f000 fa7e 	bl	8005968 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2201      	movs	r2, #1
 8005478:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2201      	movs	r2, #1
 80054a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2201      	movs	r2, #1
 80054b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2201      	movs	r2, #1
 80054b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80054bc:	2300      	movs	r3, #0
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3708      	adds	r7, #8
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}
	...

080054c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b085      	sub	sp, #20
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d001      	beq.n	80054e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80054dc:	2301      	movs	r3, #1
 80054de:	e04e      	b.n	800557e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2202      	movs	r2, #2
 80054e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	68da      	ldr	r2, [r3, #12]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f042 0201 	orr.w	r2, r2, #1
 80054f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a23      	ldr	r2, [pc, #140]	@ (800558c <HAL_TIM_Base_Start_IT+0xc4>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d022      	beq.n	8005548 <HAL_TIM_Base_Start_IT+0x80>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800550a:	d01d      	beq.n	8005548 <HAL_TIM_Base_Start_IT+0x80>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a1f      	ldr	r2, [pc, #124]	@ (8005590 <HAL_TIM_Base_Start_IT+0xc8>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d018      	beq.n	8005548 <HAL_TIM_Base_Start_IT+0x80>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a1e      	ldr	r2, [pc, #120]	@ (8005594 <HAL_TIM_Base_Start_IT+0xcc>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d013      	beq.n	8005548 <HAL_TIM_Base_Start_IT+0x80>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a1c      	ldr	r2, [pc, #112]	@ (8005598 <HAL_TIM_Base_Start_IT+0xd0>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d00e      	beq.n	8005548 <HAL_TIM_Base_Start_IT+0x80>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a1b      	ldr	r2, [pc, #108]	@ (800559c <HAL_TIM_Base_Start_IT+0xd4>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d009      	beq.n	8005548 <HAL_TIM_Base_Start_IT+0x80>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a19      	ldr	r2, [pc, #100]	@ (80055a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d004      	beq.n	8005548 <HAL_TIM_Base_Start_IT+0x80>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a18      	ldr	r2, [pc, #96]	@ (80055a4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d111      	bne.n	800556c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f003 0307 	and.w	r3, r3, #7
 8005552:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2b06      	cmp	r3, #6
 8005558:	d010      	beq.n	800557c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f042 0201 	orr.w	r2, r2, #1
 8005568:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800556a:	e007      	b.n	800557c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f042 0201 	orr.w	r2, r2, #1
 800557a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	3714      	adds	r7, #20
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr
 800558a:	bf00      	nop
 800558c:	40010000 	.word	0x40010000
 8005590:	40000400 	.word	0x40000400
 8005594:	40000800 	.word	0x40000800
 8005598:	40000c00 	.word	0x40000c00
 800559c:	40010400 	.word	0x40010400
 80055a0:	40014000 	.word	0x40014000
 80055a4:	40001800 	.word	0x40001800

080055a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	691b      	ldr	r3, [r3, #16]
 80055be:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	f003 0302 	and.w	r3, r3, #2
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d020      	beq.n	800560c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	f003 0302 	and.w	r3, r3, #2
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d01b      	beq.n	800560c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f06f 0202 	mvn.w	r2, #2
 80055dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2201      	movs	r2, #1
 80055e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	699b      	ldr	r3, [r3, #24]
 80055ea:	f003 0303 	and.w	r3, r3, #3
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d003      	beq.n	80055fa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f000 f999 	bl	800592a <HAL_TIM_IC_CaptureCallback>
 80055f8:	e005      	b.n	8005606 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f000 f98b 	bl	8005916 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f000 f99c 	bl	800593e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2200      	movs	r2, #0
 800560a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	f003 0304 	and.w	r3, r3, #4
 8005612:	2b00      	cmp	r3, #0
 8005614:	d020      	beq.n	8005658 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	f003 0304 	and.w	r3, r3, #4
 800561c:	2b00      	cmp	r3, #0
 800561e:	d01b      	beq.n	8005658 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f06f 0204 	mvn.w	r2, #4
 8005628:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2202      	movs	r2, #2
 800562e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	699b      	ldr	r3, [r3, #24]
 8005636:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800563a:	2b00      	cmp	r3, #0
 800563c:	d003      	beq.n	8005646 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f000 f973 	bl	800592a <HAL_TIM_IC_CaptureCallback>
 8005644:	e005      	b.n	8005652 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f000 f965 	bl	8005916 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f000 f976 	bl	800593e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	f003 0308 	and.w	r3, r3, #8
 800565e:	2b00      	cmp	r3, #0
 8005660:	d020      	beq.n	80056a4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f003 0308 	and.w	r3, r3, #8
 8005668:	2b00      	cmp	r3, #0
 800566a:	d01b      	beq.n	80056a4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f06f 0208 	mvn.w	r2, #8
 8005674:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2204      	movs	r2, #4
 800567a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	69db      	ldr	r3, [r3, #28]
 8005682:	f003 0303 	and.w	r3, r3, #3
 8005686:	2b00      	cmp	r3, #0
 8005688:	d003      	beq.n	8005692 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 f94d 	bl	800592a <HAL_TIM_IC_CaptureCallback>
 8005690:	e005      	b.n	800569e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f000 f93f 	bl	8005916 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f000 f950 	bl	800593e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2200      	movs	r2, #0
 80056a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	f003 0310 	and.w	r3, r3, #16
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d020      	beq.n	80056f0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f003 0310 	and.w	r3, r3, #16
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d01b      	beq.n	80056f0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f06f 0210 	mvn.w	r2, #16
 80056c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2208      	movs	r2, #8
 80056c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	69db      	ldr	r3, [r3, #28]
 80056ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d003      	beq.n	80056de <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 f927 	bl	800592a <HAL_TIM_IC_CaptureCallback>
 80056dc:	e005      	b.n	80056ea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 f919 	bl	8005916 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f000 f92a 	bl	800593e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	f003 0301 	and.w	r3, r3, #1
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00c      	beq.n	8005714 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f003 0301 	and.w	r3, r3, #1
 8005700:	2b00      	cmp	r3, #0
 8005702:	d007      	beq.n	8005714 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f06f 0201 	mvn.w	r2, #1
 800570c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f007 fae2 	bl	800ccd8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800571a:	2b00      	cmp	r3, #0
 800571c:	d00c      	beq.n	8005738 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005724:	2b00      	cmp	r3, #0
 8005726:	d007      	beq.n	8005738 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f000 fade 	bl	8005cf4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800573e:	2b00      	cmp	r3, #0
 8005740:	d00c      	beq.n	800575c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005748:	2b00      	cmp	r3, #0
 800574a:	d007      	beq.n	800575c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005754:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f000 f8fb 	bl	8005952 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	f003 0320 	and.w	r3, r3, #32
 8005762:	2b00      	cmp	r3, #0
 8005764:	d00c      	beq.n	8005780 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f003 0320 	and.w	r3, r3, #32
 800576c:	2b00      	cmp	r3, #0
 800576e:	d007      	beq.n	8005780 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f06f 0220 	mvn.w	r2, #32
 8005778:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f000 fab0 	bl	8005ce0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005780:	bf00      	nop
 8005782:	3710      	adds	r7, #16
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}

08005788 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
 8005790:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005792:	2300      	movs	r3, #0
 8005794:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800579c:	2b01      	cmp	r3, #1
 800579e:	d101      	bne.n	80057a4 <HAL_TIM_ConfigClockSource+0x1c>
 80057a0:	2302      	movs	r3, #2
 80057a2:	e0b4      	b.n	800590e <HAL_TIM_ConfigClockSource+0x186>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2202      	movs	r2, #2
 80057b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80057c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68ba      	ldr	r2, [r7, #8]
 80057d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057dc:	d03e      	beq.n	800585c <HAL_TIM_ConfigClockSource+0xd4>
 80057de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057e2:	f200 8087 	bhi.w	80058f4 <HAL_TIM_ConfigClockSource+0x16c>
 80057e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057ea:	f000 8086 	beq.w	80058fa <HAL_TIM_ConfigClockSource+0x172>
 80057ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057f2:	d87f      	bhi.n	80058f4 <HAL_TIM_ConfigClockSource+0x16c>
 80057f4:	2b70      	cmp	r3, #112	@ 0x70
 80057f6:	d01a      	beq.n	800582e <HAL_TIM_ConfigClockSource+0xa6>
 80057f8:	2b70      	cmp	r3, #112	@ 0x70
 80057fa:	d87b      	bhi.n	80058f4 <HAL_TIM_ConfigClockSource+0x16c>
 80057fc:	2b60      	cmp	r3, #96	@ 0x60
 80057fe:	d050      	beq.n	80058a2 <HAL_TIM_ConfigClockSource+0x11a>
 8005800:	2b60      	cmp	r3, #96	@ 0x60
 8005802:	d877      	bhi.n	80058f4 <HAL_TIM_ConfigClockSource+0x16c>
 8005804:	2b50      	cmp	r3, #80	@ 0x50
 8005806:	d03c      	beq.n	8005882 <HAL_TIM_ConfigClockSource+0xfa>
 8005808:	2b50      	cmp	r3, #80	@ 0x50
 800580a:	d873      	bhi.n	80058f4 <HAL_TIM_ConfigClockSource+0x16c>
 800580c:	2b40      	cmp	r3, #64	@ 0x40
 800580e:	d058      	beq.n	80058c2 <HAL_TIM_ConfigClockSource+0x13a>
 8005810:	2b40      	cmp	r3, #64	@ 0x40
 8005812:	d86f      	bhi.n	80058f4 <HAL_TIM_ConfigClockSource+0x16c>
 8005814:	2b30      	cmp	r3, #48	@ 0x30
 8005816:	d064      	beq.n	80058e2 <HAL_TIM_ConfigClockSource+0x15a>
 8005818:	2b30      	cmp	r3, #48	@ 0x30
 800581a:	d86b      	bhi.n	80058f4 <HAL_TIM_ConfigClockSource+0x16c>
 800581c:	2b20      	cmp	r3, #32
 800581e:	d060      	beq.n	80058e2 <HAL_TIM_ConfigClockSource+0x15a>
 8005820:	2b20      	cmp	r3, #32
 8005822:	d867      	bhi.n	80058f4 <HAL_TIM_ConfigClockSource+0x16c>
 8005824:	2b00      	cmp	r3, #0
 8005826:	d05c      	beq.n	80058e2 <HAL_TIM_ConfigClockSource+0x15a>
 8005828:	2b10      	cmp	r3, #16
 800582a:	d05a      	beq.n	80058e2 <HAL_TIM_ConfigClockSource+0x15a>
 800582c:	e062      	b.n	80058f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800583e:	f000 f9b3 	bl	8005ba8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005850:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68ba      	ldr	r2, [r7, #8]
 8005858:	609a      	str	r2, [r3, #8]
      break;
 800585a:	e04f      	b.n	80058fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800586c:	f000 f99c 	bl	8005ba8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	689a      	ldr	r2, [r3, #8]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800587e:	609a      	str	r2, [r3, #8]
      break;
 8005880:	e03c      	b.n	80058fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800588e:	461a      	mov	r2, r3
 8005890:	f000 f910 	bl	8005ab4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	2150      	movs	r1, #80	@ 0x50
 800589a:	4618      	mov	r0, r3
 800589c:	f000 f969 	bl	8005b72 <TIM_ITRx_SetConfig>
      break;
 80058a0:	e02c      	b.n	80058fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80058ae:	461a      	mov	r2, r3
 80058b0:	f000 f92f 	bl	8005b12 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2160      	movs	r1, #96	@ 0x60
 80058ba:	4618      	mov	r0, r3
 80058bc:	f000 f959 	bl	8005b72 <TIM_ITRx_SetConfig>
      break;
 80058c0:	e01c      	b.n	80058fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058ce:	461a      	mov	r2, r3
 80058d0:	f000 f8f0 	bl	8005ab4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2140      	movs	r1, #64	@ 0x40
 80058da:	4618      	mov	r0, r3
 80058dc:	f000 f949 	bl	8005b72 <TIM_ITRx_SetConfig>
      break;
 80058e0:	e00c      	b.n	80058fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4619      	mov	r1, r3
 80058ec:	4610      	mov	r0, r2
 80058ee:	f000 f940 	bl	8005b72 <TIM_ITRx_SetConfig>
      break;
 80058f2:	e003      	b.n	80058fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	73fb      	strb	r3, [r7, #15]
      break;
 80058f8:	e000      	b.n	80058fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80058fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2200      	movs	r2, #0
 8005908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800590c:	7bfb      	ldrb	r3, [r7, #15]
}
 800590e:	4618      	mov	r0, r3
 8005910:	3710      	adds	r7, #16
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}

08005916 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005916:	b480      	push	{r7}
 8005918:	b083      	sub	sp, #12
 800591a:	af00      	add	r7, sp, #0
 800591c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800591e:	bf00      	nop
 8005920:	370c      	adds	r7, #12
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr

0800592a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800592a:	b480      	push	{r7}
 800592c:	b083      	sub	sp, #12
 800592e:	af00      	add	r7, sp, #0
 8005930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005932:	bf00      	nop
 8005934:	370c      	adds	r7, #12
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr

0800593e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800593e:	b480      	push	{r7}
 8005940:	b083      	sub	sp, #12
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005946:	bf00      	nop
 8005948:	370c      	adds	r7, #12
 800594a:	46bd      	mov	sp, r7
 800594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005950:	4770      	bx	lr

08005952 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005952:	b480      	push	{r7}
 8005954:	b083      	sub	sp, #12
 8005956:	af00      	add	r7, sp, #0
 8005958:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800595a:	bf00      	nop
 800595c:	370c      	adds	r7, #12
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr
	...

08005968 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005968:	b480      	push	{r7}
 800596a:	b085      	sub	sp, #20
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
 8005970:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	4a43      	ldr	r2, [pc, #268]	@ (8005a88 <TIM_Base_SetConfig+0x120>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d013      	beq.n	80059a8 <TIM_Base_SetConfig+0x40>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005986:	d00f      	beq.n	80059a8 <TIM_Base_SetConfig+0x40>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	4a40      	ldr	r2, [pc, #256]	@ (8005a8c <TIM_Base_SetConfig+0x124>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d00b      	beq.n	80059a8 <TIM_Base_SetConfig+0x40>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	4a3f      	ldr	r2, [pc, #252]	@ (8005a90 <TIM_Base_SetConfig+0x128>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d007      	beq.n	80059a8 <TIM_Base_SetConfig+0x40>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	4a3e      	ldr	r2, [pc, #248]	@ (8005a94 <TIM_Base_SetConfig+0x12c>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d003      	beq.n	80059a8 <TIM_Base_SetConfig+0x40>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	4a3d      	ldr	r2, [pc, #244]	@ (8005a98 <TIM_Base_SetConfig+0x130>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d108      	bne.n	80059ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a32      	ldr	r2, [pc, #200]	@ (8005a88 <TIM_Base_SetConfig+0x120>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d02b      	beq.n	8005a1a <TIM_Base_SetConfig+0xb2>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059c8:	d027      	beq.n	8005a1a <TIM_Base_SetConfig+0xb2>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a2f      	ldr	r2, [pc, #188]	@ (8005a8c <TIM_Base_SetConfig+0x124>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d023      	beq.n	8005a1a <TIM_Base_SetConfig+0xb2>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a2e      	ldr	r2, [pc, #184]	@ (8005a90 <TIM_Base_SetConfig+0x128>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d01f      	beq.n	8005a1a <TIM_Base_SetConfig+0xb2>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a2d      	ldr	r2, [pc, #180]	@ (8005a94 <TIM_Base_SetConfig+0x12c>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d01b      	beq.n	8005a1a <TIM_Base_SetConfig+0xb2>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a2c      	ldr	r2, [pc, #176]	@ (8005a98 <TIM_Base_SetConfig+0x130>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d017      	beq.n	8005a1a <TIM_Base_SetConfig+0xb2>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4a2b      	ldr	r2, [pc, #172]	@ (8005a9c <TIM_Base_SetConfig+0x134>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d013      	beq.n	8005a1a <TIM_Base_SetConfig+0xb2>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a2a      	ldr	r2, [pc, #168]	@ (8005aa0 <TIM_Base_SetConfig+0x138>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d00f      	beq.n	8005a1a <TIM_Base_SetConfig+0xb2>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a29      	ldr	r2, [pc, #164]	@ (8005aa4 <TIM_Base_SetConfig+0x13c>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d00b      	beq.n	8005a1a <TIM_Base_SetConfig+0xb2>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a28      	ldr	r2, [pc, #160]	@ (8005aa8 <TIM_Base_SetConfig+0x140>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d007      	beq.n	8005a1a <TIM_Base_SetConfig+0xb2>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a27      	ldr	r2, [pc, #156]	@ (8005aac <TIM_Base_SetConfig+0x144>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d003      	beq.n	8005a1a <TIM_Base_SetConfig+0xb2>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a26      	ldr	r2, [pc, #152]	@ (8005ab0 <TIM_Base_SetConfig+0x148>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d108      	bne.n	8005a2c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	695b      	ldr	r3, [r3, #20]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	689a      	ldr	r2, [r3, #8]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a0e      	ldr	r2, [pc, #56]	@ (8005a88 <TIM_Base_SetConfig+0x120>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d003      	beq.n	8005a5a <TIM_Base_SetConfig+0xf2>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a10      	ldr	r2, [pc, #64]	@ (8005a98 <TIM_Base_SetConfig+0x130>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d103      	bne.n	8005a62 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	691a      	ldr	r2, [r3, #16]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f043 0204 	orr.w	r2, r3, #4
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2201      	movs	r2, #1
 8005a72:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	68fa      	ldr	r2, [r7, #12]
 8005a78:	601a      	str	r2, [r3, #0]
}
 8005a7a:	bf00      	nop
 8005a7c:	3714      	adds	r7, #20
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr
 8005a86:	bf00      	nop
 8005a88:	40010000 	.word	0x40010000
 8005a8c:	40000400 	.word	0x40000400
 8005a90:	40000800 	.word	0x40000800
 8005a94:	40000c00 	.word	0x40000c00
 8005a98:	40010400 	.word	0x40010400
 8005a9c:	40014000 	.word	0x40014000
 8005aa0:	40014400 	.word	0x40014400
 8005aa4:	40014800 	.word	0x40014800
 8005aa8:	40001800 	.word	0x40001800
 8005aac:	40001c00 	.word	0x40001c00
 8005ab0:	40002000 	.word	0x40002000

08005ab4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b087      	sub	sp, #28
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	6a1b      	ldr	r3, [r3, #32]
 8005ac4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	6a1b      	ldr	r3, [r3, #32]
 8005aca:	f023 0201 	bic.w	r2, r3, #1
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ade:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	011b      	lsls	r3, r3, #4
 8005ae4:	693a      	ldr	r2, [r7, #16]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	f023 030a 	bic.w	r3, r3, #10
 8005af0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005af2:	697a      	ldr	r2, [r7, #20]
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	693a      	ldr	r2, [r7, #16]
 8005afe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	697a      	ldr	r2, [r7, #20]
 8005b04:	621a      	str	r2, [r3, #32]
}
 8005b06:	bf00      	nop
 8005b08:	371c      	adds	r7, #28
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr

08005b12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b12:	b480      	push	{r7}
 8005b14:	b087      	sub	sp, #28
 8005b16:	af00      	add	r7, sp, #0
 8005b18:	60f8      	str	r0, [r7, #12]
 8005b1a:	60b9      	str	r1, [r7, #8]
 8005b1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	6a1b      	ldr	r3, [r3, #32]
 8005b22:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6a1b      	ldr	r3, [r3, #32]
 8005b28:	f023 0210 	bic.w	r2, r3, #16
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	699b      	ldr	r3, [r3, #24]
 8005b34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005b3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	031b      	lsls	r3, r3, #12
 8005b42:	693a      	ldr	r2, [r7, #16]
 8005b44:	4313      	orrs	r3, r2
 8005b46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005b4e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	011b      	lsls	r3, r3, #4
 8005b54:	697a      	ldr	r2, [r7, #20]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	693a      	ldr	r2, [r7, #16]
 8005b5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	697a      	ldr	r2, [r7, #20]
 8005b64:	621a      	str	r2, [r3, #32]
}
 8005b66:	bf00      	nop
 8005b68:	371c      	adds	r7, #28
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr

08005b72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b72:	b480      	push	{r7}
 8005b74:	b085      	sub	sp, #20
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	6078      	str	r0, [r7, #4]
 8005b7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b8a:	683a      	ldr	r2, [r7, #0]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	f043 0307 	orr.w	r3, r3, #7
 8005b94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	609a      	str	r2, [r3, #8]
}
 8005b9c:	bf00      	nop
 8005b9e:	3714      	adds	r7, #20
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b087      	sub	sp, #28
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	60f8      	str	r0, [r7, #12]
 8005bb0:	60b9      	str	r1, [r7, #8]
 8005bb2:	607a      	str	r2, [r7, #4]
 8005bb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005bc2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	021a      	lsls	r2, r3, #8
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	431a      	orrs	r2, r3
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	697a      	ldr	r2, [r7, #20]
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	697a      	ldr	r2, [r7, #20]
 8005bda:	609a      	str	r2, [r3, #8]
}
 8005bdc:	bf00      	nop
 8005bde:	371c      	adds	r7, #28
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b085      	sub	sp, #20
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d101      	bne.n	8005c00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005bfc:	2302      	movs	r3, #2
 8005bfe:	e05a      	b.n	8005cb6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2202      	movs	r2, #2
 8005c0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	689b      	ldr	r3, [r3, #8]
 8005c1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	68fa      	ldr	r2, [r7, #12]
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a21      	ldr	r2, [pc, #132]	@ (8005cc4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d022      	beq.n	8005c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c4c:	d01d      	beq.n	8005c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4a1d      	ldr	r2, [pc, #116]	@ (8005cc8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d018      	beq.n	8005c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a1b      	ldr	r2, [pc, #108]	@ (8005ccc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d013      	beq.n	8005c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a1a      	ldr	r2, [pc, #104]	@ (8005cd0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d00e      	beq.n	8005c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a18      	ldr	r2, [pc, #96]	@ (8005cd4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d009      	beq.n	8005c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a17      	ldr	r2, [pc, #92]	@ (8005cd8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d004      	beq.n	8005c8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a15      	ldr	r2, [pc, #84]	@ (8005cdc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d10c      	bne.n	8005ca4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	68ba      	ldr	r2, [r7, #8]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68ba      	ldr	r2, [r7, #8]
 8005ca2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3714      	adds	r7, #20
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr
 8005cc2:	bf00      	nop
 8005cc4:	40010000 	.word	0x40010000
 8005cc8:	40000400 	.word	0x40000400
 8005ccc:	40000800 	.word	0x40000800
 8005cd0:	40000c00 	.word	0x40000c00
 8005cd4:	40010400 	.word	0x40010400
 8005cd8:	40014000 	.word	0x40014000
 8005cdc:	40001800 	.word	0x40001800

08005ce0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b083      	sub	sp, #12
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ce8:	bf00      	nop
 8005cea:	370c      	adds	r7, #12
 8005cec:	46bd      	mov	sp, r7
 8005cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf2:	4770      	bx	lr

08005cf4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b083      	sub	sp, #12
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005cfc:	bf00      	nop
 8005cfe:	370c      	adds	r7, #12
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr

08005d08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b082      	sub	sp, #8
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d101      	bne.n	8005d1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e042      	b.n	8005da0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d106      	bne.n	8005d34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f007 fa38 	bl	800d1a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2224      	movs	r2, #36	@ 0x24
 8005d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68da      	ldr	r2, [r3, #12]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f000 f82b 	bl	8005da8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	691a      	ldr	r2, [r3, #16]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	695a      	ldr	r2, [r3, #20]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68da      	ldr	r2, [r3, #12]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005d80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2200      	movs	r2, #0
 8005d86:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2220      	movs	r2, #32
 8005d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2220      	movs	r2, #32
 8005d94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005d9e:	2300      	movs	r3, #0
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	3708      	adds	r7, #8
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}

08005da8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005da8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005dac:	b0c0      	sub	sp, #256	@ 0x100
 8005dae:	af00      	add	r7, sp, #0
 8005db0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	691b      	ldr	r3, [r3, #16]
 8005dbc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc4:	68d9      	ldr	r1, [r3, #12]
 8005dc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	ea40 0301 	orr.w	r3, r0, r1
 8005dd0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd6:	689a      	ldr	r2, [r3, #8]
 8005dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ddc:	691b      	ldr	r3, [r3, #16]
 8005dde:	431a      	orrs	r2, r3
 8005de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005de4:	695b      	ldr	r3, [r3, #20]
 8005de6:	431a      	orrs	r2, r3
 8005de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dec:	69db      	ldr	r3, [r3, #28]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68db      	ldr	r3, [r3, #12]
 8005dfc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005e00:	f021 010c 	bic.w	r1, r1, #12
 8005e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005e0e:	430b      	orrs	r3, r1
 8005e10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	695b      	ldr	r3, [r3, #20]
 8005e1a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005e1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e22:	6999      	ldr	r1, [r3, #24]
 8005e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	ea40 0301 	orr.w	r3, r0, r1
 8005e2e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	4b8f      	ldr	r3, [pc, #572]	@ (8006074 <UART_SetConfig+0x2cc>)
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d005      	beq.n	8005e48 <UART_SetConfig+0xa0>
 8005e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	4b8d      	ldr	r3, [pc, #564]	@ (8006078 <UART_SetConfig+0x2d0>)
 8005e44:	429a      	cmp	r2, r3
 8005e46:	d104      	bne.n	8005e52 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e48:	f7fe fae2 	bl	8004410 <HAL_RCC_GetPCLK2Freq>
 8005e4c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005e50:	e003      	b.n	8005e5a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e52:	f7fe fac9 	bl	80043e8 <HAL_RCC_GetPCLK1Freq>
 8005e56:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e5e:	69db      	ldr	r3, [r3, #28]
 8005e60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e64:	f040 810c 	bne.w	8006080 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005e72:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005e76:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005e7a:	4622      	mov	r2, r4
 8005e7c:	462b      	mov	r3, r5
 8005e7e:	1891      	adds	r1, r2, r2
 8005e80:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005e82:	415b      	adcs	r3, r3
 8005e84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e86:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005e8a:	4621      	mov	r1, r4
 8005e8c:	eb12 0801 	adds.w	r8, r2, r1
 8005e90:	4629      	mov	r1, r5
 8005e92:	eb43 0901 	adc.w	r9, r3, r1
 8005e96:	f04f 0200 	mov.w	r2, #0
 8005e9a:	f04f 0300 	mov.w	r3, #0
 8005e9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ea2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ea6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005eaa:	4690      	mov	r8, r2
 8005eac:	4699      	mov	r9, r3
 8005eae:	4623      	mov	r3, r4
 8005eb0:	eb18 0303 	adds.w	r3, r8, r3
 8005eb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005eb8:	462b      	mov	r3, r5
 8005eba:	eb49 0303 	adc.w	r3, r9, r3
 8005ebe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005ece:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005ed2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	18db      	adds	r3, r3, r3
 8005eda:	653b      	str	r3, [r7, #80]	@ 0x50
 8005edc:	4613      	mov	r3, r2
 8005ede:	eb42 0303 	adc.w	r3, r2, r3
 8005ee2:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ee4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ee8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005eec:	f7fa f980 	bl	80001f0 <__aeabi_uldivmod>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	460b      	mov	r3, r1
 8005ef4:	4b61      	ldr	r3, [pc, #388]	@ (800607c <UART_SetConfig+0x2d4>)
 8005ef6:	fba3 2302 	umull	r2, r3, r3, r2
 8005efa:	095b      	lsrs	r3, r3, #5
 8005efc:	011c      	lsls	r4, r3, #4
 8005efe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f02:	2200      	movs	r2, #0
 8005f04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f08:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005f0c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005f10:	4642      	mov	r2, r8
 8005f12:	464b      	mov	r3, r9
 8005f14:	1891      	adds	r1, r2, r2
 8005f16:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005f18:	415b      	adcs	r3, r3
 8005f1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005f20:	4641      	mov	r1, r8
 8005f22:	eb12 0a01 	adds.w	sl, r2, r1
 8005f26:	4649      	mov	r1, r9
 8005f28:	eb43 0b01 	adc.w	fp, r3, r1
 8005f2c:	f04f 0200 	mov.w	r2, #0
 8005f30:	f04f 0300 	mov.w	r3, #0
 8005f34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f40:	4692      	mov	sl, r2
 8005f42:	469b      	mov	fp, r3
 8005f44:	4643      	mov	r3, r8
 8005f46:	eb1a 0303 	adds.w	r3, sl, r3
 8005f4a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f4e:	464b      	mov	r3, r9
 8005f50:	eb4b 0303 	adc.w	r3, fp, r3
 8005f54:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f64:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005f68:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005f6c:	460b      	mov	r3, r1
 8005f6e:	18db      	adds	r3, r3, r3
 8005f70:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f72:	4613      	mov	r3, r2
 8005f74:	eb42 0303 	adc.w	r3, r2, r3
 8005f78:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005f7e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005f82:	f7fa f935 	bl	80001f0 <__aeabi_uldivmod>
 8005f86:	4602      	mov	r2, r0
 8005f88:	460b      	mov	r3, r1
 8005f8a:	4611      	mov	r1, r2
 8005f8c:	4b3b      	ldr	r3, [pc, #236]	@ (800607c <UART_SetConfig+0x2d4>)
 8005f8e:	fba3 2301 	umull	r2, r3, r3, r1
 8005f92:	095b      	lsrs	r3, r3, #5
 8005f94:	2264      	movs	r2, #100	@ 0x64
 8005f96:	fb02 f303 	mul.w	r3, r2, r3
 8005f9a:	1acb      	subs	r3, r1, r3
 8005f9c:	00db      	lsls	r3, r3, #3
 8005f9e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005fa2:	4b36      	ldr	r3, [pc, #216]	@ (800607c <UART_SetConfig+0x2d4>)
 8005fa4:	fba3 2302 	umull	r2, r3, r3, r2
 8005fa8:	095b      	lsrs	r3, r3, #5
 8005faa:	005b      	lsls	r3, r3, #1
 8005fac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005fb0:	441c      	add	r4, r3
 8005fb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005fbc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005fc0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005fc4:	4642      	mov	r2, r8
 8005fc6:	464b      	mov	r3, r9
 8005fc8:	1891      	adds	r1, r2, r2
 8005fca:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005fcc:	415b      	adcs	r3, r3
 8005fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fd0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005fd4:	4641      	mov	r1, r8
 8005fd6:	1851      	adds	r1, r2, r1
 8005fd8:	6339      	str	r1, [r7, #48]	@ 0x30
 8005fda:	4649      	mov	r1, r9
 8005fdc:	414b      	adcs	r3, r1
 8005fde:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fe0:	f04f 0200 	mov.w	r2, #0
 8005fe4:	f04f 0300 	mov.w	r3, #0
 8005fe8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005fec:	4659      	mov	r1, fp
 8005fee:	00cb      	lsls	r3, r1, #3
 8005ff0:	4651      	mov	r1, sl
 8005ff2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ff6:	4651      	mov	r1, sl
 8005ff8:	00ca      	lsls	r2, r1, #3
 8005ffa:	4610      	mov	r0, r2
 8005ffc:	4619      	mov	r1, r3
 8005ffe:	4603      	mov	r3, r0
 8006000:	4642      	mov	r2, r8
 8006002:	189b      	adds	r3, r3, r2
 8006004:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006008:	464b      	mov	r3, r9
 800600a:	460a      	mov	r2, r1
 800600c:	eb42 0303 	adc.w	r3, r2, r3
 8006010:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	2200      	movs	r2, #0
 800601c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006020:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006024:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006028:	460b      	mov	r3, r1
 800602a:	18db      	adds	r3, r3, r3
 800602c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800602e:	4613      	mov	r3, r2
 8006030:	eb42 0303 	adc.w	r3, r2, r3
 8006034:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006036:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800603a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800603e:	f7fa f8d7 	bl	80001f0 <__aeabi_uldivmod>
 8006042:	4602      	mov	r2, r0
 8006044:	460b      	mov	r3, r1
 8006046:	4b0d      	ldr	r3, [pc, #52]	@ (800607c <UART_SetConfig+0x2d4>)
 8006048:	fba3 1302 	umull	r1, r3, r3, r2
 800604c:	095b      	lsrs	r3, r3, #5
 800604e:	2164      	movs	r1, #100	@ 0x64
 8006050:	fb01 f303 	mul.w	r3, r1, r3
 8006054:	1ad3      	subs	r3, r2, r3
 8006056:	00db      	lsls	r3, r3, #3
 8006058:	3332      	adds	r3, #50	@ 0x32
 800605a:	4a08      	ldr	r2, [pc, #32]	@ (800607c <UART_SetConfig+0x2d4>)
 800605c:	fba2 2303 	umull	r2, r3, r2, r3
 8006060:	095b      	lsrs	r3, r3, #5
 8006062:	f003 0207 	and.w	r2, r3, #7
 8006066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4422      	add	r2, r4
 800606e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006070:	e106      	b.n	8006280 <UART_SetConfig+0x4d8>
 8006072:	bf00      	nop
 8006074:	40011000 	.word	0x40011000
 8006078:	40011400 	.word	0x40011400
 800607c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006080:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006084:	2200      	movs	r2, #0
 8006086:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800608a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800608e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006092:	4642      	mov	r2, r8
 8006094:	464b      	mov	r3, r9
 8006096:	1891      	adds	r1, r2, r2
 8006098:	6239      	str	r1, [r7, #32]
 800609a:	415b      	adcs	r3, r3
 800609c:	627b      	str	r3, [r7, #36]	@ 0x24
 800609e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060a2:	4641      	mov	r1, r8
 80060a4:	1854      	adds	r4, r2, r1
 80060a6:	4649      	mov	r1, r9
 80060a8:	eb43 0501 	adc.w	r5, r3, r1
 80060ac:	f04f 0200 	mov.w	r2, #0
 80060b0:	f04f 0300 	mov.w	r3, #0
 80060b4:	00eb      	lsls	r3, r5, #3
 80060b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060ba:	00e2      	lsls	r2, r4, #3
 80060bc:	4614      	mov	r4, r2
 80060be:	461d      	mov	r5, r3
 80060c0:	4643      	mov	r3, r8
 80060c2:	18e3      	adds	r3, r4, r3
 80060c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80060c8:	464b      	mov	r3, r9
 80060ca:	eb45 0303 	adc.w	r3, r5, r3
 80060ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80060d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80060de:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80060e2:	f04f 0200 	mov.w	r2, #0
 80060e6:	f04f 0300 	mov.w	r3, #0
 80060ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80060ee:	4629      	mov	r1, r5
 80060f0:	008b      	lsls	r3, r1, #2
 80060f2:	4621      	mov	r1, r4
 80060f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060f8:	4621      	mov	r1, r4
 80060fa:	008a      	lsls	r2, r1, #2
 80060fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006100:	f7fa f876 	bl	80001f0 <__aeabi_uldivmod>
 8006104:	4602      	mov	r2, r0
 8006106:	460b      	mov	r3, r1
 8006108:	4b60      	ldr	r3, [pc, #384]	@ (800628c <UART_SetConfig+0x4e4>)
 800610a:	fba3 2302 	umull	r2, r3, r3, r2
 800610e:	095b      	lsrs	r3, r3, #5
 8006110:	011c      	lsls	r4, r3, #4
 8006112:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006116:	2200      	movs	r2, #0
 8006118:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800611c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006120:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006124:	4642      	mov	r2, r8
 8006126:	464b      	mov	r3, r9
 8006128:	1891      	adds	r1, r2, r2
 800612a:	61b9      	str	r1, [r7, #24]
 800612c:	415b      	adcs	r3, r3
 800612e:	61fb      	str	r3, [r7, #28]
 8006130:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006134:	4641      	mov	r1, r8
 8006136:	1851      	adds	r1, r2, r1
 8006138:	6139      	str	r1, [r7, #16]
 800613a:	4649      	mov	r1, r9
 800613c:	414b      	adcs	r3, r1
 800613e:	617b      	str	r3, [r7, #20]
 8006140:	f04f 0200 	mov.w	r2, #0
 8006144:	f04f 0300 	mov.w	r3, #0
 8006148:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800614c:	4659      	mov	r1, fp
 800614e:	00cb      	lsls	r3, r1, #3
 8006150:	4651      	mov	r1, sl
 8006152:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006156:	4651      	mov	r1, sl
 8006158:	00ca      	lsls	r2, r1, #3
 800615a:	4610      	mov	r0, r2
 800615c:	4619      	mov	r1, r3
 800615e:	4603      	mov	r3, r0
 8006160:	4642      	mov	r2, r8
 8006162:	189b      	adds	r3, r3, r2
 8006164:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006168:	464b      	mov	r3, r9
 800616a:	460a      	mov	r2, r1
 800616c:	eb42 0303 	adc.w	r3, r2, r3
 8006170:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	2200      	movs	r2, #0
 800617c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800617e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006180:	f04f 0200 	mov.w	r2, #0
 8006184:	f04f 0300 	mov.w	r3, #0
 8006188:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800618c:	4649      	mov	r1, r9
 800618e:	008b      	lsls	r3, r1, #2
 8006190:	4641      	mov	r1, r8
 8006192:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006196:	4641      	mov	r1, r8
 8006198:	008a      	lsls	r2, r1, #2
 800619a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800619e:	f7fa f827 	bl	80001f0 <__aeabi_uldivmod>
 80061a2:	4602      	mov	r2, r0
 80061a4:	460b      	mov	r3, r1
 80061a6:	4611      	mov	r1, r2
 80061a8:	4b38      	ldr	r3, [pc, #224]	@ (800628c <UART_SetConfig+0x4e4>)
 80061aa:	fba3 2301 	umull	r2, r3, r3, r1
 80061ae:	095b      	lsrs	r3, r3, #5
 80061b0:	2264      	movs	r2, #100	@ 0x64
 80061b2:	fb02 f303 	mul.w	r3, r2, r3
 80061b6:	1acb      	subs	r3, r1, r3
 80061b8:	011b      	lsls	r3, r3, #4
 80061ba:	3332      	adds	r3, #50	@ 0x32
 80061bc:	4a33      	ldr	r2, [pc, #204]	@ (800628c <UART_SetConfig+0x4e4>)
 80061be:	fba2 2303 	umull	r2, r3, r2, r3
 80061c2:	095b      	lsrs	r3, r3, #5
 80061c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061c8:	441c      	add	r4, r3
 80061ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061ce:	2200      	movs	r2, #0
 80061d0:	673b      	str	r3, [r7, #112]	@ 0x70
 80061d2:	677a      	str	r2, [r7, #116]	@ 0x74
 80061d4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80061d8:	4642      	mov	r2, r8
 80061da:	464b      	mov	r3, r9
 80061dc:	1891      	adds	r1, r2, r2
 80061de:	60b9      	str	r1, [r7, #8]
 80061e0:	415b      	adcs	r3, r3
 80061e2:	60fb      	str	r3, [r7, #12]
 80061e4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061e8:	4641      	mov	r1, r8
 80061ea:	1851      	adds	r1, r2, r1
 80061ec:	6039      	str	r1, [r7, #0]
 80061ee:	4649      	mov	r1, r9
 80061f0:	414b      	adcs	r3, r1
 80061f2:	607b      	str	r3, [r7, #4]
 80061f4:	f04f 0200 	mov.w	r2, #0
 80061f8:	f04f 0300 	mov.w	r3, #0
 80061fc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006200:	4659      	mov	r1, fp
 8006202:	00cb      	lsls	r3, r1, #3
 8006204:	4651      	mov	r1, sl
 8006206:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800620a:	4651      	mov	r1, sl
 800620c:	00ca      	lsls	r2, r1, #3
 800620e:	4610      	mov	r0, r2
 8006210:	4619      	mov	r1, r3
 8006212:	4603      	mov	r3, r0
 8006214:	4642      	mov	r2, r8
 8006216:	189b      	adds	r3, r3, r2
 8006218:	66bb      	str	r3, [r7, #104]	@ 0x68
 800621a:	464b      	mov	r3, r9
 800621c:	460a      	mov	r2, r1
 800621e:	eb42 0303 	adc.w	r3, r2, r3
 8006222:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	2200      	movs	r2, #0
 800622c:	663b      	str	r3, [r7, #96]	@ 0x60
 800622e:	667a      	str	r2, [r7, #100]	@ 0x64
 8006230:	f04f 0200 	mov.w	r2, #0
 8006234:	f04f 0300 	mov.w	r3, #0
 8006238:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800623c:	4649      	mov	r1, r9
 800623e:	008b      	lsls	r3, r1, #2
 8006240:	4641      	mov	r1, r8
 8006242:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006246:	4641      	mov	r1, r8
 8006248:	008a      	lsls	r2, r1, #2
 800624a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800624e:	f7f9 ffcf 	bl	80001f0 <__aeabi_uldivmod>
 8006252:	4602      	mov	r2, r0
 8006254:	460b      	mov	r3, r1
 8006256:	4b0d      	ldr	r3, [pc, #52]	@ (800628c <UART_SetConfig+0x4e4>)
 8006258:	fba3 1302 	umull	r1, r3, r3, r2
 800625c:	095b      	lsrs	r3, r3, #5
 800625e:	2164      	movs	r1, #100	@ 0x64
 8006260:	fb01 f303 	mul.w	r3, r1, r3
 8006264:	1ad3      	subs	r3, r2, r3
 8006266:	011b      	lsls	r3, r3, #4
 8006268:	3332      	adds	r3, #50	@ 0x32
 800626a:	4a08      	ldr	r2, [pc, #32]	@ (800628c <UART_SetConfig+0x4e4>)
 800626c:	fba2 2303 	umull	r2, r3, r2, r3
 8006270:	095b      	lsrs	r3, r3, #5
 8006272:	f003 020f 	and.w	r2, r3, #15
 8006276:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4422      	add	r2, r4
 800627e:	609a      	str	r2, [r3, #8]
}
 8006280:	bf00      	nop
 8006282:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006286:	46bd      	mov	sp, r7
 8006288:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800628c:	51eb851f 	.word	0x51eb851f

08006290 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8006290:	b480      	push	{r7}
 8006292:	b083      	sub	sp, #12
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d123      	bne.n	80062ea <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80062aa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80062ae:	683a      	ldr	r2, [r7, #0]
 80062b0:	6851      	ldr	r1, [r2, #4]
 80062b2:	683a      	ldr	r2, [r7, #0]
 80062b4:	6892      	ldr	r2, [r2, #8]
 80062b6:	4311      	orrs	r1, r2
 80062b8:	683a      	ldr	r2, [r7, #0]
 80062ba:	68d2      	ldr	r2, [r2, #12]
 80062bc:	4311      	orrs	r1, r2
 80062be:	683a      	ldr	r2, [r7, #0]
 80062c0:	6912      	ldr	r2, [r2, #16]
 80062c2:	4311      	orrs	r1, r2
 80062c4:	683a      	ldr	r2, [r7, #0]
 80062c6:	6952      	ldr	r2, [r2, #20]
 80062c8:	4311      	orrs	r1, r2
 80062ca:	683a      	ldr	r2, [r7, #0]
 80062cc:	6992      	ldr	r2, [r2, #24]
 80062ce:	4311      	orrs	r1, r2
 80062d0:	683a      	ldr	r2, [r7, #0]
 80062d2:	69d2      	ldr	r2, [r2, #28]
 80062d4:	4311      	orrs	r1, r2
 80062d6:	683a      	ldr	r2, [r7, #0]
 80062d8:	6a12      	ldr	r2, [r2, #32]
 80062da:	4311      	orrs	r1, r2
 80062dc:	683a      	ldr	r2, [r7, #0]
 80062de:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80062e0:	430a      	orrs	r2, r1
 80062e2:	431a      	orrs	r2, r3
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	601a      	str	r2, [r3, #0]
 80062e8:	e028      	b.n	800633c <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	69d9      	ldr	r1, [r3, #28]
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	6a1b      	ldr	r3, [r3, #32]
 80062fa:	4319      	orrs	r1, r3
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006300:	430b      	orrs	r3, r1
 8006302:	431a      	orrs	r2, r3
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006310:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006314:	683a      	ldr	r2, [r7, #0]
 8006316:	6851      	ldr	r1, [r2, #4]
 8006318:	683a      	ldr	r2, [r7, #0]
 800631a:	6892      	ldr	r2, [r2, #8]
 800631c:	4311      	orrs	r1, r2
 800631e:	683a      	ldr	r2, [r7, #0]
 8006320:	68d2      	ldr	r2, [r2, #12]
 8006322:	4311      	orrs	r1, r2
 8006324:	683a      	ldr	r2, [r7, #0]
 8006326:	6912      	ldr	r2, [r2, #16]
 8006328:	4311      	orrs	r1, r2
 800632a:	683a      	ldr	r2, [r7, #0]
 800632c:	6952      	ldr	r2, [r2, #20]
 800632e:	4311      	orrs	r1, r2
 8006330:	683a      	ldr	r2, [r7, #0]
 8006332:	6992      	ldr	r2, [r2, #24]
 8006334:	430a      	orrs	r2, r1
 8006336:	431a      	orrs	r2, r3
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800633c:	2300      	movs	r3, #0
}
 800633e:	4618      	mov	r0, r3
 8006340:	370c      	adds	r7, #12
 8006342:	46bd      	mov	sp, r7
 8006344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006348:	4770      	bx	lr

0800634a <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800634a:	b480      	push	{r7}
 800634c:	b085      	sub	sp, #20
 800634e:	af00      	add	r7, sp, #0
 8006350:	60f8      	str	r0, [r7, #12]
 8006352:	60b9      	str	r1, [r7, #8]
 8006354:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d128      	bne.n	80063ae <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	1e59      	subs	r1, r3, #1
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	3b01      	subs	r3, #1
 8006370:	011b      	lsls	r3, r3, #4
 8006372:	4319      	orrs	r1, r3
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	3b01      	subs	r3, #1
 800637a:	021b      	lsls	r3, r3, #8
 800637c:	4319      	orrs	r1, r3
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	3b01      	subs	r3, #1
 8006384:	031b      	lsls	r3, r3, #12
 8006386:	4319      	orrs	r1, r3
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	691b      	ldr	r3, [r3, #16]
 800638c:	3b01      	subs	r3, #1
 800638e:	041b      	lsls	r3, r3, #16
 8006390:	4319      	orrs	r1, r3
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	695b      	ldr	r3, [r3, #20]
 8006396:	3b01      	subs	r3, #1
 8006398:	051b      	lsls	r3, r3, #20
 800639a:	4319      	orrs	r1, r3
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	699b      	ldr	r3, [r3, #24]
 80063a0:	3b01      	subs	r3, #1
 80063a2:	061b      	lsls	r3, r3, #24
 80063a4:	430b      	orrs	r3, r1
 80063a6:	431a      	orrs	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	609a      	str	r2, [r3, #8]
 80063ac:	e02f      	b.n	800640e <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80063b6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80063ba:	68ba      	ldr	r2, [r7, #8]
 80063bc:	68d2      	ldr	r2, [r2, #12]
 80063be:	3a01      	subs	r2, #1
 80063c0:	0311      	lsls	r1, r2, #12
 80063c2:	68ba      	ldr	r2, [r7, #8]
 80063c4:	6952      	ldr	r2, [r2, #20]
 80063c6:	3a01      	subs	r2, #1
 80063c8:	0512      	lsls	r2, r2, #20
 80063ca:	430a      	orrs	r2, r1
 80063cc:	431a      	orrs	r2, r3
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	68db      	ldr	r3, [r3, #12]
 80063d6:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	1e59      	subs	r1, r3, #1
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	3b01      	subs	r3, #1
 80063e6:	011b      	lsls	r3, r3, #4
 80063e8:	4319      	orrs	r1, r3
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	689b      	ldr	r3, [r3, #8]
 80063ee:	3b01      	subs	r3, #1
 80063f0:	021b      	lsls	r3, r3, #8
 80063f2:	4319      	orrs	r1, r3
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	691b      	ldr	r3, [r3, #16]
 80063f8:	3b01      	subs	r3, #1
 80063fa:	041b      	lsls	r3, r3, #16
 80063fc:	4319      	orrs	r1, r3
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	699b      	ldr	r3, [r3, #24]
 8006402:	3b01      	subs	r3, #1
 8006404:	061b      	lsls	r3, r3, #24
 8006406:	430b      	orrs	r3, r1
 8006408:	431a      	orrs	r2, r3
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800640e:	2300      	movs	r3, #0
}
 8006410:	4618      	mov	r0, r3
 8006412:	3714      	adds	r7, #20
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr

0800641c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800641c:	b084      	sub	sp, #16
 800641e:	b580      	push	{r7, lr}
 8006420:	b084      	sub	sp, #16
 8006422:	af00      	add	r7, sp, #0
 8006424:	6078      	str	r0, [r7, #4]
 8006426:	f107 001c 	add.w	r0, r7, #28
 800642a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800642e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006432:	2b01      	cmp	r3, #1
 8006434:	d123      	bne.n	800647e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800643a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	68db      	ldr	r3, [r3, #12]
 8006446:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800644a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800644e:	687a      	ldr	r2, [r7, #4]
 8006450:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800645e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006462:	2b01      	cmp	r3, #1
 8006464:	d105      	bne.n	8006472 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	68db      	ldr	r3, [r3, #12]
 800646a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006472:	6878      	ldr	r0, [r7, #4]
 8006474:	f000 f9dc 	bl	8006830 <USB_CoreReset>
 8006478:	4603      	mov	r3, r0
 800647a:	73fb      	strb	r3, [r7, #15]
 800647c:	e01b      	b.n	80064b6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f000 f9d0 	bl	8006830 <USB_CoreReset>
 8006490:	4603      	mov	r3, r0
 8006492:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006494:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006498:	2b00      	cmp	r3, #0
 800649a:	d106      	bne.n	80064aa <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064a0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	639a      	str	r2, [r3, #56]	@ 0x38
 80064a8:	e005      	b.n	80064b6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064ae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80064b6:	7fbb      	ldrb	r3, [r7, #30]
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d10b      	bne.n	80064d4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	f043 0206 	orr.w	r2, r3, #6
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	f043 0220 	orr.w	r2, r3, #32
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80064d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3710      	adds	r7, #16
 80064da:	46bd      	mov	sp, r7
 80064dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064e0:	b004      	add	sp, #16
 80064e2:	4770      	bx	lr

080064e4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b083      	sub	sp, #12
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	f043 0201 	orr.w	r2, r3, #1
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80064f8:	2300      	movs	r3, #0
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	370c      	adds	r7, #12
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr

08006506 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006506:	b480      	push	{r7}
 8006508:	b083      	sub	sp, #12
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f023 0201 	bic.w	r2, r3, #1
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800651a:	2300      	movs	r3, #0
}
 800651c:	4618      	mov	r0, r3
 800651e:	370c      	adds	r7, #12
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr

08006528 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b084      	sub	sp, #16
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	460b      	mov	r3, r1
 8006532:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006534:	2300      	movs	r3, #0
 8006536:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006544:	78fb      	ldrb	r3, [r7, #3]
 8006546:	2b01      	cmp	r3, #1
 8006548:	d115      	bne.n	8006576 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	68db      	ldr	r3, [r3, #12]
 800654e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006556:	200a      	movs	r0, #10
 8006558:	f7fa f822 	bl	80005a0 <HAL_Delay>
      ms += 10U;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	330a      	adds	r3, #10
 8006560:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 f956 	bl	8006814 <USB_GetMode>
 8006568:	4603      	mov	r3, r0
 800656a:	2b01      	cmp	r3, #1
 800656c:	d01e      	beq.n	80065ac <USB_SetCurrentMode+0x84>
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2bc7      	cmp	r3, #199	@ 0xc7
 8006572:	d9f0      	bls.n	8006556 <USB_SetCurrentMode+0x2e>
 8006574:	e01a      	b.n	80065ac <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006576:	78fb      	ldrb	r3, [r7, #3]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d115      	bne.n	80065a8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	68db      	ldr	r3, [r3, #12]
 8006580:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006588:	200a      	movs	r0, #10
 800658a:	f7fa f809 	bl	80005a0 <HAL_Delay>
      ms += 10U;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	330a      	adds	r3, #10
 8006592:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f000 f93d 	bl	8006814 <USB_GetMode>
 800659a:	4603      	mov	r3, r0
 800659c:	2b00      	cmp	r3, #0
 800659e:	d005      	beq.n	80065ac <USB_SetCurrentMode+0x84>
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2bc7      	cmp	r3, #199	@ 0xc7
 80065a4:	d9f0      	bls.n	8006588 <USB_SetCurrentMode+0x60>
 80065a6:	e001      	b.n	80065ac <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	e005      	b.n	80065b8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2bc8      	cmp	r3, #200	@ 0xc8
 80065b0:	d101      	bne.n	80065b6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e000      	b.n	80065b8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80065b6:	2300      	movs	r3, #0
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	3710      	adds	r7, #16
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}

080065c0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b085      	sub	sp, #20
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
 80065c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80065ca:	2300      	movs	r3, #0
 80065cc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	3301      	adds	r3, #1
 80065d2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065da:	d901      	bls.n	80065e0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80065dc:	2303      	movs	r3, #3
 80065de:	e01b      	b.n	8006618 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	691b      	ldr	r3, [r3, #16]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	daf2      	bge.n	80065ce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80065e8:	2300      	movs	r3, #0
 80065ea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	019b      	lsls	r3, r3, #6
 80065f0:	f043 0220 	orr.w	r2, r3, #32
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	3301      	adds	r3, #1
 80065fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006604:	d901      	bls.n	800660a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006606:	2303      	movs	r3, #3
 8006608:	e006      	b.n	8006618 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	f003 0320 	and.w	r3, r3, #32
 8006612:	2b20      	cmp	r3, #32
 8006614:	d0f0      	beq.n	80065f8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006616:	2300      	movs	r3, #0
}
 8006618:	4618      	mov	r0, r3
 800661a:	3714      	adds	r7, #20
 800661c:	46bd      	mov	sp, r7
 800661e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006622:	4770      	bx	lr

08006624 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006624:	b480      	push	{r7}
 8006626:	b085      	sub	sp, #20
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800662c:	2300      	movs	r3, #0
 800662e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	3301      	adds	r3, #1
 8006634:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800663c:	d901      	bls.n	8006642 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800663e:	2303      	movs	r3, #3
 8006640:	e018      	b.n	8006674 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	691b      	ldr	r3, [r3, #16]
 8006646:	2b00      	cmp	r3, #0
 8006648:	daf2      	bge.n	8006630 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800664a:	2300      	movs	r3, #0
 800664c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2210      	movs	r2, #16
 8006652:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	3301      	adds	r3, #1
 8006658:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006660:	d901      	bls.n	8006666 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006662:	2303      	movs	r3, #3
 8006664:	e006      	b.n	8006674 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	691b      	ldr	r3, [r3, #16]
 800666a:	f003 0310 	and.w	r3, r3, #16
 800666e:	2b10      	cmp	r3, #16
 8006670:	d0f0      	beq.n	8006654 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006672:	2300      	movs	r3, #0
}
 8006674:	4618      	mov	r0, r3
 8006676:	3714      	adds	r7, #20
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006680:	b480      	push	{r7}
 8006682:	b089      	sub	sp, #36	@ 0x24
 8006684:	af00      	add	r7, sp, #0
 8006686:	60f8      	str	r0, [r7, #12]
 8006688:	60b9      	str	r1, [r7, #8]
 800668a:	4611      	mov	r1, r2
 800668c:	461a      	mov	r2, r3
 800668e:	460b      	mov	r3, r1
 8006690:	71fb      	strb	r3, [r7, #7]
 8006692:	4613      	mov	r3, r2
 8006694:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800669e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d123      	bne.n	80066ee <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80066a6:	88bb      	ldrh	r3, [r7, #4]
 80066a8:	3303      	adds	r3, #3
 80066aa:	089b      	lsrs	r3, r3, #2
 80066ac:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80066ae:	2300      	movs	r3, #0
 80066b0:	61bb      	str	r3, [r7, #24]
 80066b2:	e018      	b.n	80066e6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80066b4:	79fb      	ldrb	r3, [r7, #7]
 80066b6:	031a      	lsls	r2, r3, #12
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	4413      	add	r3, r2
 80066bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066c0:	461a      	mov	r2, r3
 80066c2:	69fb      	ldr	r3, [r7, #28]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80066c8:	69fb      	ldr	r3, [r7, #28]
 80066ca:	3301      	adds	r3, #1
 80066cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	3301      	adds	r3, #1
 80066d2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80066d4:	69fb      	ldr	r3, [r7, #28]
 80066d6:	3301      	adds	r3, #1
 80066d8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80066da:	69fb      	ldr	r3, [r7, #28]
 80066dc:	3301      	adds	r3, #1
 80066de:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80066e0:	69bb      	ldr	r3, [r7, #24]
 80066e2:	3301      	adds	r3, #1
 80066e4:	61bb      	str	r3, [r7, #24]
 80066e6:	69ba      	ldr	r2, [r7, #24]
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d3e2      	bcc.n	80066b4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80066ee:	2300      	movs	r3, #0
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3724      	adds	r7, #36	@ 0x24
 80066f4:	46bd      	mov	sp, r7
 80066f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fa:	4770      	bx	lr

080066fc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b08b      	sub	sp, #44	@ 0x2c
 8006700:	af00      	add	r7, sp, #0
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	4613      	mov	r3, r2
 8006708:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006712:	88fb      	ldrh	r3, [r7, #6]
 8006714:	089b      	lsrs	r3, r3, #2
 8006716:	b29b      	uxth	r3, r3
 8006718:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800671a:	88fb      	ldrh	r3, [r7, #6]
 800671c:	f003 0303 	and.w	r3, r3, #3
 8006720:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006722:	2300      	movs	r3, #0
 8006724:	623b      	str	r3, [r7, #32]
 8006726:	e014      	b.n	8006752 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006728:	69bb      	ldr	r3, [r7, #24]
 800672a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006732:	601a      	str	r2, [r3, #0]
    pDest++;
 8006734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006736:	3301      	adds	r3, #1
 8006738:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800673a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800673c:	3301      	adds	r3, #1
 800673e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006742:	3301      	adds	r3, #1
 8006744:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006748:	3301      	adds	r3, #1
 800674a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800674c:	6a3b      	ldr	r3, [r7, #32]
 800674e:	3301      	adds	r3, #1
 8006750:	623b      	str	r3, [r7, #32]
 8006752:	6a3a      	ldr	r2, [r7, #32]
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	429a      	cmp	r2, r3
 8006758:	d3e6      	bcc.n	8006728 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800675a:	8bfb      	ldrh	r3, [r7, #30]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d01e      	beq.n	800679e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006760:	2300      	movs	r3, #0
 8006762:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006764:	69bb      	ldr	r3, [r7, #24]
 8006766:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800676a:	461a      	mov	r2, r3
 800676c:	f107 0310 	add.w	r3, r7, #16
 8006770:	6812      	ldr	r2, [r2, #0]
 8006772:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006774:	693a      	ldr	r2, [r7, #16]
 8006776:	6a3b      	ldr	r3, [r7, #32]
 8006778:	b2db      	uxtb	r3, r3
 800677a:	00db      	lsls	r3, r3, #3
 800677c:	fa22 f303 	lsr.w	r3, r2, r3
 8006780:	b2da      	uxtb	r2, r3
 8006782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006784:	701a      	strb	r2, [r3, #0]
      i++;
 8006786:	6a3b      	ldr	r3, [r7, #32]
 8006788:	3301      	adds	r3, #1
 800678a:	623b      	str	r3, [r7, #32]
      pDest++;
 800678c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800678e:	3301      	adds	r3, #1
 8006790:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006792:	8bfb      	ldrh	r3, [r7, #30]
 8006794:	3b01      	subs	r3, #1
 8006796:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006798:	8bfb      	ldrh	r3, [r7, #30]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d1ea      	bne.n	8006774 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800679e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	372c      	adds	r7, #44	@ 0x2c
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr

080067ac <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b085      	sub	sp, #20
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	695b      	ldr	r3, [r3, #20]
 80067b8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	699b      	ldr	r3, [r3, #24]
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	4013      	ands	r3, r2
 80067c2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80067c4:	68fb      	ldr	r3, [r7, #12]
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3714      	adds	r7, #20
 80067ca:	46bd      	mov	sp, r7
 80067cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d0:	4770      	bx	lr

080067d2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80067d2:	b480      	push	{r7}
 80067d4:	b085      	sub	sp, #20
 80067d6:	af00      	add	r7, sp, #0
 80067d8:	6078      	str	r0, [r7, #4]
 80067da:	460b      	mov	r3, r1
 80067dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80067e2:	78fb      	ldrb	r3, [r7, #3]
 80067e4:	015a      	lsls	r2, r3, #5
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	4413      	add	r3, r2
 80067ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80067f2:	78fb      	ldrb	r3, [r7, #3]
 80067f4:	015a      	lsls	r2, r3, #5
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	4413      	add	r3, r2
 80067fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067fe:	68db      	ldr	r3, [r3, #12]
 8006800:	68ba      	ldr	r2, [r7, #8]
 8006802:	4013      	ands	r3, r2
 8006804:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006806:	68bb      	ldr	r3, [r7, #8]
}
 8006808:	4618      	mov	r0, r3
 800680a:	3714      	adds	r7, #20
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr

08006814 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006814:	b480      	push	{r7}
 8006816:	b083      	sub	sp, #12
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	695b      	ldr	r3, [r3, #20]
 8006820:	f003 0301 	and.w	r3, r3, #1
}
 8006824:	4618      	mov	r0, r3
 8006826:	370c      	adds	r7, #12
 8006828:	46bd      	mov	sp, r7
 800682a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682e:	4770      	bx	lr

08006830 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006830:	b480      	push	{r7}
 8006832:	b085      	sub	sp, #20
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006838:	2300      	movs	r3, #0
 800683a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	3301      	adds	r3, #1
 8006840:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006848:	d901      	bls.n	800684e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800684a:	2303      	movs	r3, #3
 800684c:	e022      	b.n	8006894 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	691b      	ldr	r3, [r3, #16]
 8006852:	2b00      	cmp	r3, #0
 8006854:	daf2      	bge.n	800683c <USB_CoreReset+0xc>

  count = 10U;
 8006856:	230a      	movs	r3, #10
 8006858:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800685a:	e002      	b.n	8006862 <USB_CoreReset+0x32>
  {
    count--;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	3b01      	subs	r3, #1
 8006860:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d1f9      	bne.n	800685c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	691b      	ldr	r3, [r3, #16]
 800686c:	f043 0201 	orr.w	r2, r3, #1
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	3301      	adds	r3, #1
 8006878:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006880:	d901      	bls.n	8006886 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006882:	2303      	movs	r3, #3
 8006884:	e006      	b.n	8006894 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	691b      	ldr	r3, [r3, #16]
 800688a:	f003 0301 	and.w	r3, r3, #1
 800688e:	2b01      	cmp	r3, #1
 8006890:	d0f0      	beq.n	8006874 <USB_CoreReset+0x44>

  return HAL_OK;
 8006892:	2300      	movs	r3, #0
}
 8006894:	4618      	mov	r0, r3
 8006896:	3714      	adds	r7, #20
 8006898:	46bd      	mov	sp, r7
 800689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689e:	4770      	bx	lr

080068a0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80068a0:	b084      	sub	sp, #16
 80068a2:	b580      	push	{r7, lr}
 80068a4:	b086      	sub	sp, #24
 80068a6:	af00      	add	r7, sp, #0
 80068a8:	6078      	str	r0, [r7, #4]
 80068aa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80068ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80068b2:	2300      	movs	r3, #0
 80068b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80068c0:	461a      	mov	r2, r3
 80068c2:	2300      	movs	r3, #0
 80068c4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ca:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068d6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068e2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	68db      	ldr	r3, [r3, #12]
 80068ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d119      	bne.n	800692a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80068f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	d10a      	bne.n	8006914 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	68fa      	ldr	r2, [r7, #12]
 8006908:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800690c:	f043 0304 	orr.w	r3, r3, #4
 8006910:	6013      	str	r3, [r2, #0]
 8006912:	e014      	b.n	800693e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006922:	f023 0304 	bic.w	r3, r3, #4
 8006926:	6013      	str	r3, [r2, #0]
 8006928:	e009      	b.n	800693e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	68fa      	ldr	r2, [r7, #12]
 8006934:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006938:	f023 0304 	bic.w	r3, r3, #4
 800693c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800693e:	2110      	movs	r1, #16
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f7ff fe3d 	bl	80065c0 <USB_FlushTxFifo>
 8006946:	4603      	mov	r3, r0
 8006948:	2b00      	cmp	r3, #0
 800694a:	d001      	beq.n	8006950 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800694c:	2301      	movs	r3, #1
 800694e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f7ff fe67 	bl	8006624 <USB_FlushRxFifo>
 8006956:	4603      	mov	r3, r0
 8006958:	2b00      	cmp	r3, #0
 800695a:	d001      	beq.n	8006960 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800695c:	2301      	movs	r3, #1
 800695e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006960:	2300      	movs	r3, #0
 8006962:	613b      	str	r3, [r7, #16]
 8006964:	e015      	b.n	8006992 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	015a      	lsls	r2, r3, #5
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	4413      	add	r3, r2
 800696e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006972:	461a      	mov	r2, r3
 8006974:	f04f 33ff 	mov.w	r3, #4294967295
 8006978:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	015a      	lsls	r2, r3, #5
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	4413      	add	r3, r2
 8006982:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006986:	461a      	mov	r2, r3
 8006988:	2300      	movs	r3, #0
 800698a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	3301      	adds	r3, #1
 8006990:	613b      	str	r3, [r7, #16]
 8006992:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006996:	461a      	mov	r2, r3
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	4293      	cmp	r3, r2
 800699c:	d3e3      	bcc.n	8006966 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2200      	movs	r2, #0
 80069a2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f04f 32ff 	mov.w	r2, #4294967295
 80069aa:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4a18      	ldr	r2, [pc, #96]	@ (8006a10 <USB_HostInit+0x170>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d10b      	bne.n	80069cc <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80069ba:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a15      	ldr	r2, [pc, #84]	@ (8006a14 <USB_HostInit+0x174>)
 80069c0:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	4a14      	ldr	r2, [pc, #80]	@ (8006a18 <USB_HostInit+0x178>)
 80069c6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80069ca:	e009      	b.n	80069e0 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2280      	movs	r2, #128	@ 0x80
 80069d0:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	4a11      	ldr	r2, [pc, #68]	@ (8006a1c <USB_HostInit+0x17c>)
 80069d6:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	4a11      	ldr	r2, [pc, #68]	@ (8006a20 <USB_HostInit+0x180>)
 80069dc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80069e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d105      	bne.n	80069f4 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	699b      	ldr	r3, [r3, #24]
 80069ec:	f043 0210 	orr.w	r2, r3, #16
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	699a      	ldr	r2, [r3, #24]
 80069f8:	4b0a      	ldr	r3, [pc, #40]	@ (8006a24 <USB_HostInit+0x184>)
 80069fa:	4313      	orrs	r3, r2
 80069fc:	687a      	ldr	r2, [r7, #4]
 80069fe:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8006a00:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3718      	adds	r7, #24
 8006a06:	46bd      	mov	sp, r7
 8006a08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006a0c:	b004      	add	sp, #16
 8006a0e:	4770      	bx	lr
 8006a10:	40040000 	.word	0x40040000
 8006a14:	01000200 	.word	0x01000200
 8006a18:	00e00300 	.word	0x00e00300
 8006a1c:	00600080 	.word	0x00600080
 8006a20:	004000e0 	.word	0x004000e0
 8006a24:	a3200008 	.word	0xa3200008

08006a28 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b085      	sub	sp, #20
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	460b      	mov	r3, r1
 8006a32:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	68fa      	ldr	r2, [r7, #12]
 8006a42:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006a46:	f023 0303 	bic.w	r3, r3, #3
 8006a4a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006a52:	681a      	ldr	r2, [r3, #0]
 8006a54:	78fb      	ldrb	r3, [r7, #3]
 8006a56:	f003 0303 	and.w	r3, r3, #3
 8006a5a:	68f9      	ldr	r1, [r7, #12]
 8006a5c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006a60:	4313      	orrs	r3, r2
 8006a62:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8006a64:	78fb      	ldrb	r3, [r7, #3]
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	d107      	bne.n	8006a7a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006a70:	461a      	mov	r2, r3
 8006a72:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006a76:	6053      	str	r3, [r2, #4]
 8006a78:	e00c      	b.n	8006a94 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8006a7a:	78fb      	ldrb	r3, [r7, #3]
 8006a7c:	2b02      	cmp	r3, #2
 8006a7e:	d107      	bne.n	8006a90 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006a86:	461a      	mov	r2, r3
 8006a88:	f241 7370 	movw	r3, #6000	@ 0x1770
 8006a8c:	6053      	str	r3, [r2, #4]
 8006a8e:	e001      	b.n	8006a94 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8006a90:	2301      	movs	r3, #1
 8006a92:	e000      	b.n	8006a96 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8006a94:	2300      	movs	r3, #0
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3714      	adds	r7, #20
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr

08006aa2 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8006aa2:	b580      	push	{r7, lr}
 8006aa4:	b084      	sub	sp, #16
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006ac2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	68fa      	ldr	r2, [r7, #12]
 8006ac8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006acc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ad0:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8006ad2:	2064      	movs	r0, #100	@ 0x64
 8006ad4:	f7f9 fd64 	bl	80005a0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	68fa      	ldr	r2, [r7, #12]
 8006adc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006ae0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ae4:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8006ae6:	200a      	movs	r0, #10
 8006ae8:	f7f9 fd5a 	bl	80005a0 <HAL_Delay>

  return HAL_OK;
 8006aec:	2300      	movs	r3, #0
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3710      	adds	r7, #16
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}

08006af6 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8006af6:	b480      	push	{r7}
 8006af8:	b085      	sub	sp, #20
 8006afa:	af00      	add	r7, sp, #0
 8006afc:	6078      	str	r0, [r7, #4]
 8006afe:	460b      	mov	r3, r1
 8006b00:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006b06:	2300      	movs	r3, #0
 8006b08:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006b1a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d109      	bne.n	8006b3a <USB_DriveVbus+0x44>
 8006b26:	78fb      	ldrb	r3, [r7, #3]
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d106      	bne.n	8006b3a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	68fa      	ldr	r2, [r7, #12]
 8006b30:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006b34:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006b38:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006b40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b44:	d109      	bne.n	8006b5a <USB_DriveVbus+0x64>
 8006b46:	78fb      	ldrb	r3, [r7, #3]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d106      	bne.n	8006b5a <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006b54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b58:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006b5a:	2300      	movs	r3, #0
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3714      	adds	r7, #20
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr

08006b68 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006b74:	2300      	movs	r3, #0
 8006b76:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	0c5b      	lsrs	r3, r3, #17
 8006b86:	f003 0303 	and.w	r3, r3, #3
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3714      	adds	r7, #20
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b94:	4770      	bx	lr

08006b96 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8006b96:	b480      	push	{r7}
 8006b98:	b085      	sub	sp, #20
 8006b9a:	af00      	add	r7, sp, #0
 8006b9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	b29b      	uxth	r3, r3
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3714      	adds	r7, #20
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr

08006bb8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b088      	sub	sp, #32
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	4608      	mov	r0, r1
 8006bc2:	4611      	mov	r1, r2
 8006bc4:	461a      	mov	r2, r3
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	70fb      	strb	r3, [r7, #3]
 8006bca:	460b      	mov	r3, r1
 8006bcc:	70bb      	strb	r3, [r7, #2]
 8006bce:	4613      	mov	r3, r2
 8006bd0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8006bda:	78fb      	ldrb	r3, [r7, #3]
 8006bdc:	015a      	lsls	r2, r3, #5
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	4413      	add	r3, r2
 8006be2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006be6:	461a      	mov	r2, r3
 8006be8:	f04f 33ff 	mov.w	r3, #4294967295
 8006bec:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006bee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006bf2:	2b03      	cmp	r3, #3
 8006bf4:	d87c      	bhi.n	8006cf0 <USB_HC_Init+0x138>
 8006bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8006bfc <USB_HC_Init+0x44>)
 8006bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bfc:	08006c0d 	.word	0x08006c0d
 8006c00:	08006cb3 	.word	0x08006cb3
 8006c04:	08006c0d 	.word	0x08006c0d
 8006c08:	08006c75 	.word	0x08006c75
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006c0c:	78fb      	ldrb	r3, [r7, #3]
 8006c0e:	015a      	lsls	r2, r3, #5
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	4413      	add	r3, r2
 8006c14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c18:	461a      	mov	r2, r3
 8006c1a:	f240 439d 	movw	r3, #1181	@ 0x49d
 8006c1e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006c20:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	da10      	bge.n	8006c4a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006c28:	78fb      	ldrb	r3, [r7, #3]
 8006c2a:	015a      	lsls	r2, r3, #5
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	4413      	add	r3, r2
 8006c30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c34:	68db      	ldr	r3, [r3, #12]
 8006c36:	78fa      	ldrb	r2, [r7, #3]
 8006c38:	0151      	lsls	r1, r2, #5
 8006c3a:	693a      	ldr	r2, [r7, #16]
 8006c3c:	440a      	add	r2, r1
 8006c3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c46:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8006c48:	e055      	b.n	8006cf6 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	4a6f      	ldr	r2, [pc, #444]	@ (8006e0c <USB_HC_Init+0x254>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d151      	bne.n	8006cf6 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8006c52:	78fb      	ldrb	r3, [r7, #3]
 8006c54:	015a      	lsls	r2, r3, #5
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	4413      	add	r3, r2
 8006c5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c5e:	68db      	ldr	r3, [r3, #12]
 8006c60:	78fa      	ldrb	r2, [r7, #3]
 8006c62:	0151      	lsls	r1, r2, #5
 8006c64:	693a      	ldr	r2, [r7, #16]
 8006c66:	440a      	add	r2, r1
 8006c68:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c6c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006c70:	60d3      	str	r3, [r2, #12]
      break;
 8006c72:	e040      	b.n	8006cf6 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006c74:	78fb      	ldrb	r3, [r7, #3]
 8006c76:	015a      	lsls	r2, r3, #5
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	4413      	add	r3, r2
 8006c7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c80:	461a      	mov	r2, r3
 8006c82:	f240 639d 	movw	r3, #1693	@ 0x69d
 8006c86:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006c88:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	da34      	bge.n	8006cfa <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006c90:	78fb      	ldrb	r3, [r7, #3]
 8006c92:	015a      	lsls	r2, r3, #5
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	4413      	add	r3, r2
 8006c98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c9c:	68db      	ldr	r3, [r3, #12]
 8006c9e:	78fa      	ldrb	r2, [r7, #3]
 8006ca0:	0151      	lsls	r1, r2, #5
 8006ca2:	693a      	ldr	r2, [r7, #16]
 8006ca4:	440a      	add	r2, r1
 8006ca6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006caa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006cae:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006cb0:	e023      	b.n	8006cfa <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006cb2:	78fb      	ldrb	r3, [r7, #3]
 8006cb4:	015a      	lsls	r2, r3, #5
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	4413      	add	r3, r2
 8006cba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	f240 2325 	movw	r3, #549	@ 0x225
 8006cc4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006cc6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	da17      	bge.n	8006cfe <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006cce:	78fb      	ldrb	r3, [r7, #3]
 8006cd0:	015a      	lsls	r2, r3, #5
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	4413      	add	r3, r2
 8006cd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cda:	68db      	ldr	r3, [r3, #12]
 8006cdc:	78fa      	ldrb	r2, [r7, #3]
 8006cde:	0151      	lsls	r1, r2, #5
 8006ce0:	693a      	ldr	r2, [r7, #16]
 8006ce2:	440a      	add	r2, r1
 8006ce4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ce8:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8006cec:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006cee:	e006      	b.n	8006cfe <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	77fb      	strb	r3, [r7, #31]
      break;
 8006cf4:	e004      	b.n	8006d00 <USB_HC_Init+0x148>
      break;
 8006cf6:	bf00      	nop
 8006cf8:	e002      	b.n	8006d00 <USB_HC_Init+0x148>
      break;
 8006cfa:	bf00      	nop
 8006cfc:	e000      	b.n	8006d00 <USB_HC_Init+0x148>
      break;
 8006cfe:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006d00:	78fb      	ldrb	r3, [r7, #3]
 8006d02:	015a      	lsls	r2, r3, #5
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	4413      	add	r3, r2
 8006d08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d0c:	461a      	mov	r2, r3
 8006d0e:	2300      	movs	r3, #0
 8006d10:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8006d12:	78fb      	ldrb	r3, [r7, #3]
 8006d14:	015a      	lsls	r2, r3, #5
 8006d16:	693b      	ldr	r3, [r7, #16]
 8006d18:	4413      	add	r3, r2
 8006d1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d1e:	68db      	ldr	r3, [r3, #12]
 8006d20:	78fa      	ldrb	r2, [r7, #3]
 8006d22:	0151      	lsls	r1, r2, #5
 8006d24:	693a      	ldr	r2, [r7, #16]
 8006d26:	440a      	add	r2, r1
 8006d28:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d2c:	f043 0302 	orr.w	r3, r3, #2
 8006d30:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006d38:	699a      	ldr	r2, [r3, #24]
 8006d3a:	78fb      	ldrb	r3, [r7, #3]
 8006d3c:	f003 030f 	and.w	r3, r3, #15
 8006d40:	2101      	movs	r1, #1
 8006d42:	fa01 f303 	lsl.w	r3, r1, r3
 8006d46:	6939      	ldr	r1, [r7, #16]
 8006d48:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	699b      	ldr	r3, [r3, #24]
 8006d54:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006d5c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	da03      	bge.n	8006d6c <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8006d64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d68:	61bb      	str	r3, [r7, #24]
 8006d6a:	e001      	b.n	8006d70 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f7ff fef9 	bl	8006b68 <USB_GetHostSpeed>
 8006d76:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8006d78:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006d7c:	2b02      	cmp	r3, #2
 8006d7e:	d106      	bne.n	8006d8e <USB_HC_Init+0x1d6>
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2b02      	cmp	r3, #2
 8006d84:	d003      	beq.n	8006d8e <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8006d86:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006d8a:	617b      	str	r3, [r7, #20]
 8006d8c:	e001      	b.n	8006d92 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006d92:	787b      	ldrb	r3, [r7, #1]
 8006d94:	059b      	lsls	r3, r3, #22
 8006d96:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006d9a:	78bb      	ldrb	r3, [r7, #2]
 8006d9c:	02db      	lsls	r3, r3, #11
 8006d9e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006da2:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006da4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006da8:	049b      	lsls	r3, r3, #18
 8006daa:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006dae:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8006db0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006db2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006db6:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006db8:	69bb      	ldr	r3, [r7, #24]
 8006dba:	431a      	orrs	r2, r3
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006dc0:	78fa      	ldrb	r2, [r7, #3]
 8006dc2:	0151      	lsls	r1, r2, #5
 8006dc4:	693a      	ldr	r2, [r7, #16]
 8006dc6:	440a      	add	r2, r1
 8006dc8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006dcc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006dd0:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8006dd2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006dd6:	2b03      	cmp	r3, #3
 8006dd8:	d003      	beq.n	8006de2 <USB_HC_Init+0x22a>
 8006dda:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006dde:	2b01      	cmp	r3, #1
 8006de0:	d10f      	bne.n	8006e02 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006de2:	78fb      	ldrb	r3, [r7, #3]
 8006de4:	015a      	lsls	r2, r3, #5
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	4413      	add	r3, r2
 8006dea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	78fa      	ldrb	r2, [r7, #3]
 8006df2:	0151      	lsls	r1, r2, #5
 8006df4:	693a      	ldr	r2, [r7, #16]
 8006df6:	440a      	add	r2, r1
 8006df8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006dfc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006e00:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006e02:	7ffb      	ldrb	r3, [r7, #31]
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3720      	adds	r7, #32
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}
 8006e0c:	40040000 	.word	0x40040000

08006e10 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b08c      	sub	sp, #48	@ 0x30
 8006e14:	af02      	add	r7, sp, #8
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	4613      	mov	r3, r2
 8006e1c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	785b      	ldrb	r3, [r3, #1]
 8006e26:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8006e28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006e2c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	4a5d      	ldr	r2, [pc, #372]	@ (8006fa8 <USB_HC_StartXfer+0x198>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d12f      	bne.n	8006e96 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8006e36:	79fb      	ldrb	r3, [r7, #7]
 8006e38:	2b01      	cmp	r3, #1
 8006e3a:	d11c      	bne.n	8006e76 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	7c9b      	ldrb	r3, [r3, #18]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d003      	beq.n	8006e4c <USB_HC_StartXfer+0x3c>
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	7c9b      	ldrb	r3, [r3, #18]
 8006e48:	2b02      	cmp	r3, #2
 8006e4a:	d124      	bne.n	8006e96 <USB_HC_StartXfer+0x86>
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	799b      	ldrb	r3, [r3, #6]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d120      	bne.n	8006e96 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8006e54:	69fb      	ldr	r3, [r7, #28]
 8006e56:	015a      	lsls	r2, r3, #5
 8006e58:	6a3b      	ldr	r3, [r7, #32]
 8006e5a:	4413      	add	r3, r2
 8006e5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e60:	68db      	ldr	r3, [r3, #12]
 8006e62:	69fa      	ldr	r2, [r7, #28]
 8006e64:	0151      	lsls	r1, r2, #5
 8006e66:	6a3a      	ldr	r2, [r7, #32]
 8006e68:	440a      	add	r2, r1
 8006e6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e72:	60d3      	str	r3, [r2, #12]
 8006e74:	e00f      	b.n	8006e96 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	791b      	ldrb	r3, [r3, #4]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d10b      	bne.n	8006e96 <USB_HC_StartXfer+0x86>
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	795b      	ldrb	r3, [r3, #5]
 8006e82:	2b01      	cmp	r3, #1
 8006e84:	d107      	bne.n	8006e96 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	785b      	ldrb	r3, [r3, #1]
 8006e8a:	4619      	mov	r1, r3
 8006e8c:	68f8      	ldr	r0, [r7, #12]
 8006e8e:	f000 fb6b 	bl	8007568 <USB_DoPing>
        return HAL_OK;
 8006e92:	2300      	movs	r3, #0
 8006e94:	e232      	b.n	80072fc <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	799b      	ldrb	r3, [r3, #6]
 8006e9a:	2b01      	cmp	r3, #1
 8006e9c:	d158      	bne.n	8006f50 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	78db      	ldrb	r3, [r3, #3]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d007      	beq.n	8006eba <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006eaa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006eac:	68ba      	ldr	r2, [r7, #8]
 8006eae:	8a92      	ldrh	r2, [r2, #20]
 8006eb0:	fb03 f202 	mul.w	r2, r3, r2
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	61da      	str	r2, [r3, #28]
 8006eb8:	e07c      	b.n	8006fb4 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	7c9b      	ldrb	r3, [r3, #18]
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d130      	bne.n	8006f24 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	6a1b      	ldr	r3, [r3, #32]
 8006ec6:	2bbc      	cmp	r3, #188	@ 0xbc
 8006ec8:	d918      	bls.n	8006efc <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	8a9b      	ldrh	r3, [r3, #20]
 8006ece:	461a      	mov	r2, r3
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	69da      	ldr	r2, [r3, #28]
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	68db      	ldr	r3, [r3, #12]
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d003      	beq.n	8006eec <USB_HC_StartXfer+0xdc>
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	68db      	ldr	r3, [r3, #12]
 8006ee8:	2b02      	cmp	r3, #2
 8006eea:	d103      	bne.n	8006ef4 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	2202      	movs	r2, #2
 8006ef0:	60da      	str	r2, [r3, #12]
 8006ef2:	e05f      	b.n	8006fb4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	60da      	str	r2, [r3, #12]
 8006efa:	e05b      	b.n	8006fb4 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	6a1a      	ldr	r2, [r3, #32]
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	68db      	ldr	r3, [r3, #12]
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d007      	beq.n	8006f1c <USB_HC_StartXfer+0x10c>
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	2b02      	cmp	r3, #2
 8006f12:	d003      	beq.n	8006f1c <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	2204      	movs	r2, #4
 8006f18:	60da      	str	r2, [r3, #12]
 8006f1a:	e04b      	b.n	8006fb4 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	2203      	movs	r2, #3
 8006f20:	60da      	str	r2, [r3, #12]
 8006f22:	e047      	b.n	8006fb4 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8006f24:	79fb      	ldrb	r3, [r7, #7]
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d10d      	bne.n	8006f46 <USB_HC_StartXfer+0x136>
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	6a1b      	ldr	r3, [r3, #32]
 8006f2e:	68ba      	ldr	r2, [r7, #8]
 8006f30:	8a92      	ldrh	r2, [r2, #20]
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d907      	bls.n	8006f46 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006f36:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006f38:	68ba      	ldr	r2, [r7, #8]
 8006f3a:	8a92      	ldrh	r2, [r2, #20]
 8006f3c:	fb03 f202 	mul.w	r2, r3, r2
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	61da      	str	r2, [r3, #28]
 8006f44:	e036      	b.n	8006fb4 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	6a1a      	ldr	r2, [r3, #32]
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	61da      	str	r2, [r3, #28]
 8006f4e:	e031      	b.n	8006fb4 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	6a1b      	ldr	r3, [r3, #32]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d018      	beq.n	8006f8a <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	6a1b      	ldr	r3, [r3, #32]
 8006f5c:	68ba      	ldr	r2, [r7, #8]
 8006f5e:	8a92      	ldrh	r2, [r2, #20]
 8006f60:	4413      	add	r3, r2
 8006f62:	3b01      	subs	r3, #1
 8006f64:	68ba      	ldr	r2, [r7, #8]
 8006f66:	8a92      	ldrh	r2, [r2, #20]
 8006f68:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f6c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8006f6e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006f70:	8b7b      	ldrh	r3, [r7, #26]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d90b      	bls.n	8006f8e <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8006f76:	8b7b      	ldrh	r3, [r7, #26]
 8006f78:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006f7a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006f7c:	68ba      	ldr	r2, [r7, #8]
 8006f7e:	8a92      	ldrh	r2, [r2, #20]
 8006f80:	fb03 f202 	mul.w	r2, r3, r2
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	61da      	str	r2, [r3, #28]
 8006f88:	e001      	b.n	8006f8e <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	78db      	ldrb	r3, [r3, #3]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d00a      	beq.n	8006fac <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006f96:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006f98:	68ba      	ldr	r2, [r7, #8]
 8006f9a:	8a92      	ldrh	r2, [r2, #20]
 8006f9c:	fb03 f202 	mul.w	r2, r3, r2
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	61da      	str	r2, [r3, #28]
 8006fa4:	e006      	b.n	8006fb4 <USB_HC_StartXfer+0x1a4>
 8006fa6:	bf00      	nop
 8006fa8:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	6a1a      	ldr	r2, [r3, #32]
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	69db      	ldr	r3, [r3, #28]
 8006fb8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006fbc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006fbe:	04d9      	lsls	r1, r3, #19
 8006fc0:	4ba3      	ldr	r3, [pc, #652]	@ (8007250 <USB_HC_StartXfer+0x440>)
 8006fc2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006fc4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	7d9b      	ldrb	r3, [r3, #22]
 8006fca:	075b      	lsls	r3, r3, #29
 8006fcc:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006fd0:	69f9      	ldr	r1, [r7, #28]
 8006fd2:	0148      	lsls	r0, r1, #5
 8006fd4:	6a39      	ldr	r1, [r7, #32]
 8006fd6:	4401      	add	r1, r0
 8006fd8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006fdc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006fde:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006fe0:	79fb      	ldrb	r3, [r7, #7]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d009      	beq.n	8006ffa <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	6999      	ldr	r1, [r3, #24]
 8006fea:	69fb      	ldr	r3, [r7, #28]
 8006fec:	015a      	lsls	r2, r3, #5
 8006fee:	6a3b      	ldr	r3, [r7, #32]
 8006ff0:	4413      	add	r3, r2
 8006ff2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ff6:	460a      	mov	r2, r1
 8006ff8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006ffa:	6a3b      	ldr	r3, [r7, #32]
 8006ffc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007000:	689b      	ldr	r3, [r3, #8]
 8007002:	f003 0301 	and.w	r3, r3, #1
 8007006:	2b00      	cmp	r3, #0
 8007008:	bf0c      	ite	eq
 800700a:	2301      	moveq	r3, #1
 800700c:	2300      	movne	r3, #0
 800700e:	b2db      	uxtb	r3, r3
 8007010:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007012:	69fb      	ldr	r3, [r7, #28]
 8007014:	015a      	lsls	r2, r3, #5
 8007016:	6a3b      	ldr	r3, [r7, #32]
 8007018:	4413      	add	r3, r2
 800701a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	69fa      	ldr	r2, [r7, #28]
 8007022:	0151      	lsls	r1, r2, #5
 8007024:	6a3a      	ldr	r2, [r7, #32]
 8007026:	440a      	add	r2, r1
 8007028:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800702c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007030:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007032:	69fb      	ldr	r3, [r7, #28]
 8007034:	015a      	lsls	r2, r3, #5
 8007036:	6a3b      	ldr	r3, [r7, #32]
 8007038:	4413      	add	r3, r2
 800703a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	7e7b      	ldrb	r3, [r7, #25]
 8007042:	075b      	lsls	r3, r3, #29
 8007044:	69f9      	ldr	r1, [r7, #28]
 8007046:	0148      	lsls	r0, r1, #5
 8007048:	6a39      	ldr	r1, [r7, #32]
 800704a:	4401      	add	r1, r0
 800704c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007050:	4313      	orrs	r3, r2
 8007052:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	799b      	ldrb	r3, [r3, #6]
 8007058:	2b01      	cmp	r3, #1
 800705a:	f040 80c3 	bne.w	80071e4 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	7c5b      	ldrb	r3, [r3, #17]
 8007062:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007064:	68ba      	ldr	r2, [r7, #8]
 8007066:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007068:	4313      	orrs	r3, r2
 800706a:	69fa      	ldr	r2, [r7, #28]
 800706c:	0151      	lsls	r1, r2, #5
 800706e:	6a3a      	ldr	r2, [r7, #32]
 8007070:	440a      	add	r2, r1
 8007072:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007076:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800707a:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800707c:	69fb      	ldr	r3, [r7, #28]
 800707e:	015a      	lsls	r2, r3, #5
 8007080:	6a3b      	ldr	r3, [r7, #32]
 8007082:	4413      	add	r3, r2
 8007084:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	69fa      	ldr	r2, [r7, #28]
 800708c:	0151      	lsls	r1, r2, #5
 800708e:	6a3a      	ldr	r2, [r7, #32]
 8007090:	440a      	add	r2, r1
 8007092:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007096:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800709a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	79db      	ldrb	r3, [r3, #7]
 80070a0:	2b01      	cmp	r3, #1
 80070a2:	d123      	bne.n	80070ec <USB_HC_StartXfer+0x2dc>
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	78db      	ldrb	r3, [r3, #3]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d11f      	bne.n	80070ec <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	015a      	lsls	r2, r3, #5
 80070b0:	6a3b      	ldr	r3, [r7, #32]
 80070b2:	4413      	add	r3, r2
 80070b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	69fa      	ldr	r2, [r7, #28]
 80070bc:	0151      	lsls	r1, r2, #5
 80070be:	6a3a      	ldr	r2, [r7, #32]
 80070c0:	440a      	add	r2, r1
 80070c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070ca:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80070cc:	69fb      	ldr	r3, [r7, #28]
 80070ce:	015a      	lsls	r2, r3, #5
 80070d0:	6a3b      	ldr	r3, [r7, #32]
 80070d2:	4413      	add	r3, r2
 80070d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070d8:	68db      	ldr	r3, [r3, #12]
 80070da:	69fa      	ldr	r2, [r7, #28]
 80070dc:	0151      	lsls	r1, r2, #5
 80070de:	6a3a      	ldr	r2, [r7, #32]
 80070e0:	440a      	add	r2, r1
 80070e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070ea:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	7c9b      	ldrb	r3, [r3, #18]
 80070f0:	2b01      	cmp	r3, #1
 80070f2:	d003      	beq.n	80070fc <USB_HC_StartXfer+0x2ec>
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	7c9b      	ldrb	r3, [r3, #18]
 80070f8:	2b03      	cmp	r3, #3
 80070fa:	d117      	bne.n	800712c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007100:	2b01      	cmp	r3, #1
 8007102:	d113      	bne.n	800712c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	78db      	ldrb	r3, [r3, #3]
 8007108:	2b01      	cmp	r3, #1
 800710a:	d10f      	bne.n	800712c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800710c:	69fb      	ldr	r3, [r7, #28]
 800710e:	015a      	lsls	r2, r3, #5
 8007110:	6a3b      	ldr	r3, [r7, #32]
 8007112:	4413      	add	r3, r2
 8007114:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	69fa      	ldr	r2, [r7, #28]
 800711c:	0151      	lsls	r1, r2, #5
 800711e:	6a3a      	ldr	r2, [r7, #32]
 8007120:	440a      	add	r2, r1
 8007122:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007126:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800712a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	7c9b      	ldrb	r3, [r3, #18]
 8007130:	2b01      	cmp	r3, #1
 8007132:	d162      	bne.n	80071fa <USB_HC_StartXfer+0x3ea>
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	78db      	ldrb	r3, [r3, #3]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d15e      	bne.n	80071fa <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	68db      	ldr	r3, [r3, #12]
 8007140:	3b01      	subs	r3, #1
 8007142:	2b03      	cmp	r3, #3
 8007144:	d858      	bhi.n	80071f8 <USB_HC_StartXfer+0x3e8>
 8007146:	a201      	add	r2, pc, #4	@ (adr r2, 800714c <USB_HC_StartXfer+0x33c>)
 8007148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800714c:	0800715d 	.word	0x0800715d
 8007150:	0800717f 	.word	0x0800717f
 8007154:	080071a1 	.word	0x080071a1
 8007158:	080071c3 	.word	0x080071c3
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800715c:	69fb      	ldr	r3, [r7, #28]
 800715e:	015a      	lsls	r2, r3, #5
 8007160:	6a3b      	ldr	r3, [r7, #32]
 8007162:	4413      	add	r3, r2
 8007164:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	69fa      	ldr	r2, [r7, #28]
 800716c:	0151      	lsls	r1, r2, #5
 800716e:	6a3a      	ldr	r2, [r7, #32]
 8007170:	440a      	add	r2, r1
 8007172:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007176:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800717a:	6053      	str	r3, [r2, #4]
          break;
 800717c:	e03d      	b.n	80071fa <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800717e:	69fb      	ldr	r3, [r7, #28]
 8007180:	015a      	lsls	r2, r3, #5
 8007182:	6a3b      	ldr	r3, [r7, #32]
 8007184:	4413      	add	r3, r2
 8007186:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	69fa      	ldr	r2, [r7, #28]
 800718e:	0151      	lsls	r1, r2, #5
 8007190:	6a3a      	ldr	r2, [r7, #32]
 8007192:	440a      	add	r2, r1
 8007194:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007198:	f043 030e 	orr.w	r3, r3, #14
 800719c:	6053      	str	r3, [r2, #4]
          break;
 800719e:	e02c      	b.n	80071fa <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	015a      	lsls	r2, r3, #5
 80071a4:	6a3b      	ldr	r3, [r7, #32]
 80071a6:	4413      	add	r3, r2
 80071a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	69fa      	ldr	r2, [r7, #28]
 80071b0:	0151      	lsls	r1, r2, #5
 80071b2:	6a3a      	ldr	r2, [r7, #32]
 80071b4:	440a      	add	r2, r1
 80071b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80071ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80071be:	6053      	str	r3, [r2, #4]
          break;
 80071c0:	e01b      	b.n	80071fa <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	015a      	lsls	r2, r3, #5
 80071c6:	6a3b      	ldr	r3, [r7, #32]
 80071c8:	4413      	add	r3, r2
 80071ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	69fa      	ldr	r2, [r7, #28]
 80071d2:	0151      	lsls	r1, r2, #5
 80071d4:	6a3a      	ldr	r2, [r7, #32]
 80071d6:	440a      	add	r2, r1
 80071d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80071dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80071e0:	6053      	str	r3, [r2, #4]
          break;
 80071e2:	e00a      	b.n	80071fa <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80071e4:	69fb      	ldr	r3, [r7, #28]
 80071e6:	015a      	lsls	r2, r3, #5
 80071e8:	6a3b      	ldr	r3, [r7, #32]
 80071ea:	4413      	add	r3, r2
 80071ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071f0:	461a      	mov	r2, r3
 80071f2:	2300      	movs	r3, #0
 80071f4:	6053      	str	r3, [r2, #4]
 80071f6:	e000      	b.n	80071fa <USB_HC_StartXfer+0x3ea>
          break;
 80071f8:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80071fa:	69fb      	ldr	r3, [r7, #28]
 80071fc:	015a      	lsls	r2, r3, #5
 80071fe:	6a3b      	ldr	r3, [r7, #32]
 8007200:	4413      	add	r3, r2
 8007202:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800720a:	693b      	ldr	r3, [r7, #16]
 800720c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007210:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	78db      	ldrb	r3, [r3, #3]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d004      	beq.n	8007224 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007220:	613b      	str	r3, [r7, #16]
 8007222:	e003      	b.n	800722c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800722a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800722c:	693b      	ldr	r3, [r7, #16]
 800722e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007232:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007234:	69fb      	ldr	r3, [r7, #28]
 8007236:	015a      	lsls	r2, r3, #5
 8007238:	6a3b      	ldr	r3, [r7, #32]
 800723a:	4413      	add	r3, r2
 800723c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007240:	461a      	mov	r2, r3
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007246:	79fb      	ldrb	r3, [r7, #7]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d003      	beq.n	8007254 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800724c:	2300      	movs	r3, #0
 800724e:	e055      	b.n	80072fc <USB_HC_StartXfer+0x4ec>
 8007250:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	78db      	ldrb	r3, [r3, #3]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d14e      	bne.n	80072fa <USB_HC_StartXfer+0x4ea>
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	6a1b      	ldr	r3, [r3, #32]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d04a      	beq.n	80072fa <USB_HC_StartXfer+0x4ea>
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	79db      	ldrb	r3, [r3, #7]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d146      	bne.n	80072fa <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	7c9b      	ldrb	r3, [r3, #18]
 8007270:	2b03      	cmp	r3, #3
 8007272:	d831      	bhi.n	80072d8 <USB_HC_StartXfer+0x4c8>
 8007274:	a201      	add	r2, pc, #4	@ (adr r2, 800727c <USB_HC_StartXfer+0x46c>)
 8007276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800727a:	bf00      	nop
 800727c:	0800728d 	.word	0x0800728d
 8007280:	080072b1 	.word	0x080072b1
 8007284:	0800728d 	.word	0x0800728d
 8007288:	080072b1 	.word	0x080072b1
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	6a1b      	ldr	r3, [r3, #32]
 8007290:	3303      	adds	r3, #3
 8007292:	089b      	lsrs	r3, r3, #2
 8007294:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007296:	8afa      	ldrh	r2, [r7, #22]
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800729c:	b29b      	uxth	r3, r3
 800729e:	429a      	cmp	r2, r3
 80072a0:	d91c      	bls.n	80072dc <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	699b      	ldr	r3, [r3, #24]
 80072a6:	f043 0220 	orr.w	r2, r3, #32
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	619a      	str	r2, [r3, #24]
        }
        break;
 80072ae:	e015      	b.n	80072dc <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	6a1b      	ldr	r3, [r3, #32]
 80072b4:	3303      	adds	r3, #3
 80072b6:	089b      	lsrs	r3, r3, #2
 80072b8:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80072ba:	8afa      	ldrh	r2, [r7, #22]
 80072bc:	6a3b      	ldr	r3, [r7, #32]
 80072be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072c2:	691b      	ldr	r3, [r3, #16]
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	429a      	cmp	r2, r3
 80072c8:	d90a      	bls.n	80072e0 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	699b      	ldr	r3, [r3, #24]
 80072ce:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	619a      	str	r2, [r3, #24]
        }
        break;
 80072d6:	e003      	b.n	80072e0 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 80072d8:	bf00      	nop
 80072da:	e002      	b.n	80072e2 <USB_HC_StartXfer+0x4d2>
        break;
 80072dc:	bf00      	nop
 80072de:	e000      	b.n	80072e2 <USB_HC_StartXfer+0x4d2>
        break;
 80072e0:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	6999      	ldr	r1, [r3, #24]
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	785a      	ldrb	r2, [r3, #1]
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	6a1b      	ldr	r3, [r3, #32]
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	2000      	movs	r0, #0
 80072f2:	9000      	str	r0, [sp, #0]
 80072f4:	68f8      	ldr	r0, [r7, #12]
 80072f6:	f7ff f9c3 	bl	8006680 <USB_WritePacket>
  }

  return HAL_OK;
 80072fa:	2300      	movs	r3, #0
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3728      	adds	r7, #40	@ 0x28
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}

08007304 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007316:	695b      	ldr	r3, [r3, #20]
 8007318:	b29b      	uxth	r3, r3
}
 800731a:	4618      	mov	r0, r3
 800731c:	3714      	adds	r7, #20
 800731e:	46bd      	mov	sp, r7
 8007320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007324:	4770      	bx	lr

08007326 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007326:	b480      	push	{r7}
 8007328:	b089      	sub	sp, #36	@ 0x24
 800732a:	af00      	add	r7, sp, #0
 800732c:	6078      	str	r0, [r7, #4]
 800732e:	460b      	mov	r3, r1
 8007330:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007336:	78fb      	ldrb	r3, [r7, #3]
 8007338:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800733a:	2300      	movs	r3, #0
 800733c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	015a      	lsls	r2, r3, #5
 8007342:	69fb      	ldr	r3, [r7, #28]
 8007344:	4413      	add	r3, r2
 8007346:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	0c9b      	lsrs	r3, r3, #18
 800734e:	f003 0303 	and.w	r3, r3, #3
 8007352:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007354:	69bb      	ldr	r3, [r7, #24]
 8007356:	015a      	lsls	r2, r3, #5
 8007358:	69fb      	ldr	r3, [r7, #28]
 800735a:	4413      	add	r3, r2
 800735c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	0fdb      	lsrs	r3, r3, #31
 8007364:	f003 0301 	and.w	r3, r3, #1
 8007368:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800736a:	69bb      	ldr	r3, [r7, #24]
 800736c:	015a      	lsls	r2, r3, #5
 800736e:	69fb      	ldr	r3, [r7, #28]
 8007370:	4413      	add	r3, r2
 8007372:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	0fdb      	lsrs	r3, r3, #31
 800737a:	f003 0301 	and.w	r3, r3, #1
 800737e:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	f003 0320 	and.w	r3, r3, #32
 8007388:	2b20      	cmp	r3, #32
 800738a:	d10d      	bne.n	80073a8 <USB_HC_Halt+0x82>
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d10a      	bne.n	80073a8 <USB_HC_Halt+0x82>
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d005      	beq.n	80073a4 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	2b01      	cmp	r3, #1
 800739c:	d002      	beq.n	80073a4 <USB_HC_Halt+0x7e>
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	2b03      	cmp	r3, #3
 80073a2:	d101      	bne.n	80073a8 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80073a4:	2300      	movs	r3, #0
 80073a6:	e0d8      	b.n	800755a <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d002      	beq.n	80073b4 <USB_HC_Halt+0x8e>
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	2b02      	cmp	r3, #2
 80073b2:	d173      	bne.n	800749c <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80073b4:	69bb      	ldr	r3, [r7, #24]
 80073b6:	015a      	lsls	r2, r3, #5
 80073b8:	69fb      	ldr	r3, [r7, #28]
 80073ba:	4413      	add	r3, r2
 80073bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	69ba      	ldr	r2, [r7, #24]
 80073c4:	0151      	lsls	r1, r2, #5
 80073c6:	69fa      	ldr	r2, [r7, #28]
 80073c8:	440a      	add	r2, r1
 80073ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80073ce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80073d2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	689b      	ldr	r3, [r3, #8]
 80073d8:	f003 0320 	and.w	r3, r3, #32
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d14a      	bne.n	8007476 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073e4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d133      	bne.n	8007454 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80073ec:	69bb      	ldr	r3, [r7, #24]
 80073ee:	015a      	lsls	r2, r3, #5
 80073f0:	69fb      	ldr	r3, [r7, #28]
 80073f2:	4413      	add	r3, r2
 80073f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	69ba      	ldr	r2, [r7, #24]
 80073fc:	0151      	lsls	r1, r2, #5
 80073fe:	69fa      	ldr	r2, [r7, #28]
 8007400:	440a      	add	r2, r1
 8007402:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007406:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800740a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800740c:	69bb      	ldr	r3, [r7, #24]
 800740e:	015a      	lsls	r2, r3, #5
 8007410:	69fb      	ldr	r3, [r7, #28]
 8007412:	4413      	add	r3, r2
 8007414:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	69ba      	ldr	r2, [r7, #24]
 800741c:	0151      	lsls	r1, r2, #5
 800741e:	69fa      	ldr	r2, [r7, #28]
 8007420:	440a      	add	r2, r1
 8007422:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007426:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800742a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	3301      	adds	r3, #1
 8007430:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007438:	d82e      	bhi.n	8007498 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800743a:	69bb      	ldr	r3, [r7, #24]
 800743c:	015a      	lsls	r2, r3, #5
 800743e:	69fb      	ldr	r3, [r7, #28]
 8007440:	4413      	add	r3, r2
 8007442:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800744c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007450:	d0ec      	beq.n	800742c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007452:	e081      	b.n	8007558 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007454:	69bb      	ldr	r3, [r7, #24]
 8007456:	015a      	lsls	r2, r3, #5
 8007458:	69fb      	ldr	r3, [r7, #28]
 800745a:	4413      	add	r3, r2
 800745c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	69ba      	ldr	r2, [r7, #24]
 8007464:	0151      	lsls	r1, r2, #5
 8007466:	69fa      	ldr	r2, [r7, #28]
 8007468:	440a      	add	r2, r1
 800746a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800746e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007472:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007474:	e070      	b.n	8007558 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007476:	69bb      	ldr	r3, [r7, #24]
 8007478:	015a      	lsls	r2, r3, #5
 800747a:	69fb      	ldr	r3, [r7, #28]
 800747c:	4413      	add	r3, r2
 800747e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	69ba      	ldr	r2, [r7, #24]
 8007486:	0151      	lsls	r1, r2, #5
 8007488:	69fa      	ldr	r2, [r7, #28]
 800748a:	440a      	add	r2, r1
 800748c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007490:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007494:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007496:	e05f      	b.n	8007558 <USB_HC_Halt+0x232>
            break;
 8007498:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800749a:	e05d      	b.n	8007558 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800749c:	69bb      	ldr	r3, [r7, #24]
 800749e:	015a      	lsls	r2, r3, #5
 80074a0:	69fb      	ldr	r3, [r7, #28]
 80074a2:	4413      	add	r3, r2
 80074a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	69ba      	ldr	r2, [r7, #24]
 80074ac:	0151      	lsls	r1, r2, #5
 80074ae:	69fa      	ldr	r2, [r7, #28]
 80074b0:	440a      	add	r2, r1
 80074b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80074b6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80074ba:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80074bc:	69fb      	ldr	r3, [r7, #28]
 80074be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80074c2:	691b      	ldr	r3, [r3, #16]
 80074c4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d133      	bne.n	8007534 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80074cc:	69bb      	ldr	r3, [r7, #24]
 80074ce:	015a      	lsls	r2, r3, #5
 80074d0:	69fb      	ldr	r3, [r7, #28]
 80074d2:	4413      	add	r3, r2
 80074d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	69ba      	ldr	r2, [r7, #24]
 80074dc:	0151      	lsls	r1, r2, #5
 80074de:	69fa      	ldr	r2, [r7, #28]
 80074e0:	440a      	add	r2, r1
 80074e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80074e6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80074ea:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80074ec:	69bb      	ldr	r3, [r7, #24]
 80074ee:	015a      	lsls	r2, r3, #5
 80074f0:	69fb      	ldr	r3, [r7, #28]
 80074f2:	4413      	add	r3, r2
 80074f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	69ba      	ldr	r2, [r7, #24]
 80074fc:	0151      	lsls	r1, r2, #5
 80074fe:	69fa      	ldr	r2, [r7, #28]
 8007500:	440a      	add	r2, r1
 8007502:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007506:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800750a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	3301      	adds	r3, #1
 8007510:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007518:	d81d      	bhi.n	8007556 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800751a:	69bb      	ldr	r3, [r7, #24]
 800751c:	015a      	lsls	r2, r3, #5
 800751e:	69fb      	ldr	r3, [r7, #28]
 8007520:	4413      	add	r3, r2
 8007522:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800752c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007530:	d0ec      	beq.n	800750c <USB_HC_Halt+0x1e6>
 8007532:	e011      	b.n	8007558 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007534:	69bb      	ldr	r3, [r7, #24]
 8007536:	015a      	lsls	r2, r3, #5
 8007538:	69fb      	ldr	r3, [r7, #28]
 800753a:	4413      	add	r3, r2
 800753c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	69ba      	ldr	r2, [r7, #24]
 8007544:	0151      	lsls	r1, r2, #5
 8007546:	69fa      	ldr	r2, [r7, #28]
 8007548:	440a      	add	r2, r1
 800754a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800754e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007552:	6013      	str	r3, [r2, #0]
 8007554:	e000      	b.n	8007558 <USB_HC_Halt+0x232>
          break;
 8007556:	bf00      	nop
    }
  }

  return HAL_OK;
 8007558:	2300      	movs	r3, #0
}
 800755a:	4618      	mov	r0, r3
 800755c:	3724      	adds	r7, #36	@ 0x24
 800755e:	46bd      	mov	sp, r7
 8007560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007564:	4770      	bx	lr
	...

08007568 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007568:	b480      	push	{r7}
 800756a:	b087      	sub	sp, #28
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
 8007570:	460b      	mov	r3, r1
 8007572:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007578:	78fb      	ldrb	r3, [r7, #3]
 800757a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800757c:	2301      	movs	r3, #1
 800757e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	04da      	lsls	r2, r3, #19
 8007584:	4b15      	ldr	r3, [pc, #84]	@ (80075dc <USB_DoPing+0x74>)
 8007586:	4013      	ands	r3, r2
 8007588:	693a      	ldr	r2, [r7, #16]
 800758a:	0151      	lsls	r1, r2, #5
 800758c:	697a      	ldr	r2, [r7, #20]
 800758e:	440a      	add	r2, r1
 8007590:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007594:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007598:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	015a      	lsls	r2, r3, #5
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	4413      	add	r3, r2
 80075a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80075b0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80075b8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	015a      	lsls	r2, r3, #5
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	4413      	add	r3, r2
 80075c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075c6:	461a      	mov	r2, r3
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80075cc:	2300      	movs	r3, #0
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	371c      	adds	r7, #28
 80075d2:	46bd      	mov	sp, r7
 80075d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d8:	4770      	bx	lr
 80075da:	bf00      	nop
 80075dc:	1ff80000 	.word	0x1ff80000

080075e0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b088      	sub	sp, #32
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80075e8:	2300      	movs	r3, #0
 80075ea:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80075f0:	2300      	movs	r3, #0
 80075f2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f7fe ff86 	bl	8006506 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80075fa:	2110      	movs	r1, #16
 80075fc:	6878      	ldr	r0, [r7, #4]
 80075fe:	f7fe ffdf 	bl	80065c0 <USB_FlushTxFifo>
 8007602:	4603      	mov	r3, r0
 8007604:	2b00      	cmp	r3, #0
 8007606:	d001      	beq.n	800760c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007608:	2301      	movs	r3, #1
 800760a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800760c:	6878      	ldr	r0, [r7, #4]
 800760e:	f7ff f809 	bl	8006624 <USB_FlushRxFifo>
 8007612:	4603      	mov	r3, r0
 8007614:	2b00      	cmp	r3, #0
 8007616:	d001      	beq.n	800761c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007618:	2301      	movs	r3, #1
 800761a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800761c:	2300      	movs	r3, #0
 800761e:	61bb      	str	r3, [r7, #24]
 8007620:	e01f      	b.n	8007662 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007622:	69bb      	ldr	r3, [r7, #24]
 8007624:	015a      	lsls	r2, r3, #5
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	4413      	add	r3, r2
 800762a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007632:	693b      	ldr	r3, [r7, #16]
 8007634:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007638:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800763a:	693b      	ldr	r3, [r7, #16]
 800763c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007640:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007648:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800764a:	69bb      	ldr	r3, [r7, #24]
 800764c:	015a      	lsls	r2, r3, #5
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	4413      	add	r3, r2
 8007652:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007656:	461a      	mov	r2, r3
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800765c:	69bb      	ldr	r3, [r7, #24]
 800765e:	3301      	adds	r3, #1
 8007660:	61bb      	str	r3, [r7, #24]
 8007662:	69bb      	ldr	r3, [r7, #24]
 8007664:	2b0f      	cmp	r3, #15
 8007666:	d9dc      	bls.n	8007622 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007668:	2300      	movs	r3, #0
 800766a:	61bb      	str	r3, [r7, #24]
 800766c:	e034      	b.n	80076d8 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800766e:	69bb      	ldr	r3, [r7, #24]
 8007670:	015a      	lsls	r2, r3, #5
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	4413      	add	r3, r2
 8007676:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007684:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800768c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007694:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007696:	69bb      	ldr	r3, [r7, #24]
 8007698:	015a      	lsls	r2, r3, #5
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	4413      	add	r3, r2
 800769e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076a2:	461a      	mov	r2, r3
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	3301      	adds	r3, #1
 80076ac:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80076b4:	d80c      	bhi.n	80076d0 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80076b6:	69bb      	ldr	r3, [r7, #24]
 80076b8:	015a      	lsls	r2, r3, #5
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	4413      	add	r3, r2
 80076be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80076c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80076cc:	d0ec      	beq.n	80076a8 <USB_StopHost+0xc8>
 80076ce:	e000      	b.n	80076d2 <USB_StopHost+0xf2>
        break;
 80076d0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80076d2:	69bb      	ldr	r3, [r7, #24]
 80076d4:	3301      	adds	r3, #1
 80076d6:	61bb      	str	r3, [r7, #24]
 80076d8:	69bb      	ldr	r3, [r7, #24]
 80076da:	2b0f      	cmp	r3, #15
 80076dc:	d9c7      	bls.n	800766e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80076e4:	461a      	mov	r2, r3
 80076e6:	f04f 33ff 	mov.w	r3, #4294967295
 80076ea:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f04f 32ff 	mov.w	r2, #4294967295
 80076f2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f7fe fef5 	bl	80064e4 <USB_EnableGlobalInt>

  return ret;
 80076fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	3720      	adds	r7, #32
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}

08007704 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007704:	b590      	push	{r4, r7, lr}
 8007706:	b089      	sub	sp, #36	@ 0x24
 8007708:	af04      	add	r7, sp, #16
 800770a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800770c:	2301      	movs	r3, #1
 800770e:	2202      	movs	r2, #2
 8007710:	2102      	movs	r1, #2
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 fcbd 	bl	8008092 <USBH_FindInterface>
 8007718:	4603      	mov	r3, r0
 800771a:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800771c:	7bfb      	ldrb	r3, [r7, #15]
 800771e:	2bff      	cmp	r3, #255	@ 0xff
 8007720:	d002      	beq.n	8007728 <USBH_CDC_InterfaceInit+0x24>
 8007722:	7bfb      	ldrb	r3, [r7, #15]
 8007724:	2b01      	cmp	r3, #1
 8007726:	d901      	bls.n	800772c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007728:	2302      	movs	r3, #2
 800772a:	e13d      	b.n	80079a8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800772c:	7bfb      	ldrb	r3, [r7, #15]
 800772e:	4619      	mov	r1, r3
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	f000 fc92 	bl	800805a <USBH_SelectInterface>
 8007736:	4603      	mov	r3, r0
 8007738:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800773a:	7bbb      	ldrb	r3, [r7, #14]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d001      	beq.n	8007744 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007740:	2302      	movs	r3, #2
 8007742:	e131      	b.n	80079a8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800774a:	2050      	movs	r0, #80	@ 0x50
 800774c:	f006 f894 	bl	800d878 <malloc>
 8007750:	4603      	mov	r3, r0
 8007752:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800775a:	69db      	ldr	r3, [r3, #28]
 800775c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d101      	bne.n	8007768 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007764:	2302      	movs	r3, #2
 8007766:	e11f      	b.n	80079a8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007768:	2250      	movs	r2, #80	@ 0x50
 800776a:	2100      	movs	r1, #0
 800776c:	68b8      	ldr	r0, [r7, #8]
 800776e:	f006 f941 	bl	800d9f4 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007772:	7bfb      	ldrb	r3, [r7, #15]
 8007774:	687a      	ldr	r2, [r7, #4]
 8007776:	211a      	movs	r1, #26
 8007778:	fb01 f303 	mul.w	r3, r1, r3
 800777c:	4413      	add	r3, r2
 800777e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	b25b      	sxtb	r3, r3
 8007786:	2b00      	cmp	r3, #0
 8007788:	da15      	bge.n	80077b6 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800778a:	7bfb      	ldrb	r3, [r7, #15]
 800778c:	687a      	ldr	r2, [r7, #4]
 800778e:	211a      	movs	r1, #26
 8007790:	fb01 f303 	mul.w	r3, r1, r3
 8007794:	4413      	add	r3, r2
 8007796:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800779a:	781a      	ldrb	r2, [r3, #0]
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80077a0:	7bfb      	ldrb	r3, [r7, #15]
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	211a      	movs	r1, #26
 80077a6:	fb01 f303 	mul.w	r3, r1, r3
 80077aa:	4413      	add	r3, r2
 80077ac:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80077b0:	881a      	ldrh	r2, [r3, #0]
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	785b      	ldrb	r3, [r3, #1]
 80077ba:	4619      	mov	r1, r3
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	f002 f90c 	bl	80099da <USBH_AllocPipe>
 80077c2:	4603      	mov	r3, r0
 80077c4:	461a      	mov	r2, r3
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	7819      	ldrb	r1, [r3, #0]
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	7858      	ldrb	r0, [r3, #1]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80077de:	68ba      	ldr	r2, [r7, #8]
 80077e0:	8952      	ldrh	r2, [r2, #10]
 80077e2:	9202      	str	r2, [sp, #8]
 80077e4:	2203      	movs	r2, #3
 80077e6:	9201      	str	r2, [sp, #4]
 80077e8:	9300      	str	r3, [sp, #0]
 80077ea:	4623      	mov	r3, r4
 80077ec:	4602      	mov	r2, r0
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f002 f8c4 	bl	800997c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	781b      	ldrb	r3, [r3, #0]
 80077f8:	2200      	movs	r2, #0
 80077fa:	4619      	mov	r1, r3
 80077fc:	6878      	ldr	r0, [r7, #4]
 80077fe:	f005 ff8b 	bl	800d718 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007802:	2300      	movs	r3, #0
 8007804:	2200      	movs	r2, #0
 8007806:	210a      	movs	r1, #10
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	f000 fc42 	bl	8008092 <USBH_FindInterface>
 800780e:	4603      	mov	r3, r0
 8007810:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007812:	7bfb      	ldrb	r3, [r7, #15]
 8007814:	2bff      	cmp	r3, #255	@ 0xff
 8007816:	d002      	beq.n	800781e <USBH_CDC_InterfaceInit+0x11a>
 8007818:	7bfb      	ldrb	r3, [r7, #15]
 800781a:	2b01      	cmp	r3, #1
 800781c:	d901      	bls.n	8007822 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800781e:	2302      	movs	r3, #2
 8007820:	e0c2      	b.n	80079a8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007822:	7bfb      	ldrb	r3, [r7, #15]
 8007824:	687a      	ldr	r2, [r7, #4]
 8007826:	211a      	movs	r1, #26
 8007828:	fb01 f303 	mul.w	r3, r1, r3
 800782c:	4413      	add	r3, r2
 800782e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007832:	781b      	ldrb	r3, [r3, #0]
 8007834:	b25b      	sxtb	r3, r3
 8007836:	2b00      	cmp	r3, #0
 8007838:	da16      	bge.n	8007868 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800783a:	7bfb      	ldrb	r3, [r7, #15]
 800783c:	687a      	ldr	r2, [r7, #4]
 800783e:	211a      	movs	r1, #26
 8007840:	fb01 f303 	mul.w	r3, r1, r3
 8007844:	4413      	add	r3, r2
 8007846:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800784a:	781a      	ldrb	r2, [r3, #0]
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007850:	7bfb      	ldrb	r3, [r7, #15]
 8007852:	687a      	ldr	r2, [r7, #4]
 8007854:	211a      	movs	r1, #26
 8007856:	fb01 f303 	mul.w	r3, r1, r3
 800785a:	4413      	add	r3, r2
 800785c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007860:	881a      	ldrh	r2, [r3, #0]
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	835a      	strh	r2, [r3, #26]
 8007866:	e015      	b.n	8007894 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007868:	7bfb      	ldrb	r3, [r7, #15]
 800786a:	687a      	ldr	r2, [r7, #4]
 800786c:	211a      	movs	r1, #26
 800786e:	fb01 f303 	mul.w	r3, r1, r3
 8007872:	4413      	add	r3, r2
 8007874:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007878:	781a      	ldrb	r2, [r3, #0]
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800787e:	7bfb      	ldrb	r3, [r7, #15]
 8007880:	687a      	ldr	r2, [r7, #4]
 8007882:	211a      	movs	r1, #26
 8007884:	fb01 f303 	mul.w	r3, r1, r3
 8007888:	4413      	add	r3, r2
 800788a:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800788e:	881a      	ldrh	r2, [r3, #0]
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007894:	7bfb      	ldrb	r3, [r7, #15]
 8007896:	687a      	ldr	r2, [r7, #4]
 8007898:	211a      	movs	r1, #26
 800789a:	fb01 f303 	mul.w	r3, r1, r3
 800789e:	4413      	add	r3, r2
 80078a0:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80078a4:	781b      	ldrb	r3, [r3, #0]
 80078a6:	b25b      	sxtb	r3, r3
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	da16      	bge.n	80078da <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80078ac:	7bfb      	ldrb	r3, [r7, #15]
 80078ae:	687a      	ldr	r2, [r7, #4]
 80078b0:	211a      	movs	r1, #26
 80078b2:	fb01 f303 	mul.w	r3, r1, r3
 80078b6:	4413      	add	r3, r2
 80078b8:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80078bc:	781a      	ldrb	r2, [r3, #0]
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80078c2:	7bfb      	ldrb	r3, [r7, #15]
 80078c4:	687a      	ldr	r2, [r7, #4]
 80078c6:	211a      	movs	r1, #26
 80078c8:	fb01 f303 	mul.w	r3, r1, r3
 80078cc:	4413      	add	r3, r2
 80078ce:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80078d2:	881a      	ldrh	r2, [r3, #0]
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	835a      	strh	r2, [r3, #26]
 80078d8:	e015      	b.n	8007906 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80078da:	7bfb      	ldrb	r3, [r7, #15]
 80078dc:	687a      	ldr	r2, [r7, #4]
 80078de:	211a      	movs	r1, #26
 80078e0:	fb01 f303 	mul.w	r3, r1, r3
 80078e4:	4413      	add	r3, r2
 80078e6:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80078ea:	781a      	ldrb	r2, [r3, #0]
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80078f0:	7bfb      	ldrb	r3, [r7, #15]
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	211a      	movs	r1, #26
 80078f6:	fb01 f303 	mul.w	r3, r1, r3
 80078fa:	4413      	add	r3, r2
 80078fc:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007900:	881a      	ldrh	r2, [r3, #0]
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	7b9b      	ldrb	r3, [r3, #14]
 800790a:	4619      	mov	r1, r3
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f002 f864 	bl	80099da <USBH_AllocPipe>
 8007912:	4603      	mov	r3, r0
 8007914:	461a      	mov	r2, r3
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	7bdb      	ldrb	r3, [r3, #15]
 800791e:	4619      	mov	r1, r3
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f002 f85a 	bl	80099da <USBH_AllocPipe>
 8007926:	4603      	mov	r3, r0
 8007928:	461a      	mov	r2, r3
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	7b59      	ldrb	r1, [r3, #13]
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	7b98      	ldrb	r0, [r3, #14]
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007942:	68ba      	ldr	r2, [r7, #8]
 8007944:	8b12      	ldrh	r2, [r2, #24]
 8007946:	9202      	str	r2, [sp, #8]
 8007948:	2202      	movs	r2, #2
 800794a:	9201      	str	r2, [sp, #4]
 800794c:	9300      	str	r3, [sp, #0]
 800794e:	4623      	mov	r3, r4
 8007950:	4602      	mov	r2, r0
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f002 f812 	bl	800997c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	7b19      	ldrb	r1, [r3, #12]
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	7bd8      	ldrb	r0, [r3, #15]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800796c:	68ba      	ldr	r2, [r7, #8]
 800796e:	8b52      	ldrh	r2, [r2, #26]
 8007970:	9202      	str	r2, [sp, #8]
 8007972:	2202      	movs	r2, #2
 8007974:	9201      	str	r2, [sp, #4]
 8007976:	9300      	str	r3, [sp, #0]
 8007978:	4623      	mov	r3, r4
 800797a:	4602      	mov	r2, r0
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f001 fffd 	bl	800997c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	2200      	movs	r2, #0
 8007986:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	7b5b      	ldrb	r3, [r3, #13]
 800798e:	2200      	movs	r2, #0
 8007990:	4619      	mov	r1, r3
 8007992:	6878      	ldr	r0, [r7, #4]
 8007994:	f005 fec0 	bl	800d718 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	7b1b      	ldrb	r3, [r3, #12]
 800799c:	2200      	movs	r2, #0
 800799e:	4619      	mov	r1, r3
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f005 feb9 	bl	800d718 <USBH_LL_SetToggle>

  return USBH_OK;
 80079a6:	2300      	movs	r3, #0
}
 80079a8:	4618      	mov	r0, r3
 80079aa:	3714      	adds	r7, #20
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bd90      	pop	{r4, r7, pc}

080079b0 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b084      	sub	sp, #16
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80079be:	69db      	ldr	r3, [r3, #28]
 80079c0:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	781b      	ldrb	r3, [r3, #0]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d00e      	beq.n	80079e8 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	781b      	ldrb	r3, [r3, #0]
 80079ce:	4619      	mov	r1, r3
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f001 fff2 	bl	80099ba <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	781b      	ldrb	r3, [r3, #0]
 80079da:	4619      	mov	r1, r3
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f002 f81d 	bl	8009a1c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	2200      	movs	r2, #0
 80079e6:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	7b1b      	ldrb	r3, [r3, #12]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d00e      	beq.n	8007a0e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	7b1b      	ldrb	r3, [r3, #12]
 80079f4:	4619      	mov	r1, r3
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f001 ffdf 	bl	80099ba <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	7b1b      	ldrb	r3, [r3, #12]
 8007a00:	4619      	mov	r1, r3
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f002 f80a 	bl	8009a1c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	7b5b      	ldrb	r3, [r3, #13]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d00e      	beq.n	8007a34 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	7b5b      	ldrb	r3, [r3, #13]
 8007a1a:	4619      	mov	r1, r3
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f001 ffcc 	bl	80099ba <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	7b5b      	ldrb	r3, [r3, #13]
 8007a26:	4619      	mov	r1, r3
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f001 fff7 	bl	8009a1c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2200      	movs	r2, #0
 8007a32:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a3a:	69db      	ldr	r3, [r3, #28]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d00b      	beq.n	8007a58 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a46:	69db      	ldr	r3, [r3, #28]
 8007a48:	4618      	mov	r0, r3
 8007a4a:	f005 ff1d 	bl	800d888 <free>
    phost->pActiveClass->pData = 0U;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a54:	2200      	movs	r2, #0
 8007a56:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8007a58:	2300      	movs	r3, #0
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3710      	adds	r7, #16
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}

08007a62 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8007a62:	b580      	push	{r7, lr}
 8007a64:	b084      	sub	sp, #16
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007a70:	69db      	ldr	r3, [r3, #28]
 8007a72:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	3340      	adds	r3, #64	@ 0x40
 8007a78:	4619      	mov	r1, r3
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f000 f8b1 	bl	8007be2 <GetLineCoding>
 8007a80:	4603      	mov	r3, r0
 8007a82:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8007a84:	7afb      	ldrb	r3, [r7, #11]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d105      	bne.n	8007a96 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007a90:	2102      	movs	r1, #2
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8007a96:	7afb      	ldrb	r3, [r7, #11]
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3710      	adds	r7, #16
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}

08007aa0 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	b084      	sub	sp, #16
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8007aac:	2300      	movs	r3, #0
 8007aae:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007ab6:	69db      	ldr	r3, [r3, #28]
 8007ab8:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8007ac0:	2b04      	cmp	r3, #4
 8007ac2:	d877      	bhi.n	8007bb4 <USBH_CDC_Process+0x114>
 8007ac4:	a201      	add	r2, pc, #4	@ (adr r2, 8007acc <USBH_CDC_Process+0x2c>)
 8007ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aca:	bf00      	nop
 8007acc:	08007ae1 	.word	0x08007ae1
 8007ad0:	08007ae7 	.word	0x08007ae7
 8007ad4:	08007b17 	.word	0x08007b17
 8007ad8:	08007b8b 	.word	0x08007b8b
 8007adc:	08007b99 	.word	0x08007b99
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	73fb      	strb	r3, [r7, #15]
      break;
 8007ae4:	e06d      	b.n	8007bc2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007aea:	4619      	mov	r1, r3
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f000 f897 	bl	8007c20 <SetLineCoding>
 8007af2:	4603      	mov	r3, r0
 8007af4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007af6:	7bbb      	ldrb	r3, [r7, #14]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d104      	bne.n	8007b06 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	2202      	movs	r2, #2
 8007b00:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007b04:	e058      	b.n	8007bb8 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8007b06:	7bbb      	ldrb	r3, [r7, #14]
 8007b08:	2b01      	cmp	r3, #1
 8007b0a:	d055      	beq.n	8007bb8 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	2204      	movs	r2, #4
 8007b10:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007b14:	e050      	b.n	8007bb8 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	3340      	adds	r3, #64	@ 0x40
 8007b1a:	4619      	mov	r1, r3
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f000 f860 	bl	8007be2 <GetLineCoding>
 8007b22:	4603      	mov	r3, r0
 8007b24:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007b26:	7bbb      	ldrb	r3, [r7, #14]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d126      	bne.n	8007b7a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b3e:	791b      	ldrb	r3, [r3, #4]
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d13b      	bne.n	8007bbc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b4e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d133      	bne.n	8007bbc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b5e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007b60:	429a      	cmp	r2, r3
 8007b62:	d12b      	bne.n	8007bbc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b6c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007b6e:	429a      	cmp	r2, r3
 8007b70:	d124      	bne.n	8007bbc <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f000 f96a 	bl	8007e4c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007b78:	e020      	b.n	8007bbc <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8007b7a:	7bbb      	ldrb	r3, [r7, #14]
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d01d      	beq.n	8007bbc <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	2204      	movs	r2, #4
 8007b84:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007b88:	e018      	b.n	8007bbc <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f000 f867 	bl	8007c5e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8007b90:	6878      	ldr	r0, [r7, #4]
 8007b92:	f000 f8e6 	bl	8007d62 <CDC_ProcessReception>
      break;
 8007b96:	e014      	b.n	8007bc2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8007b98:	2100      	movs	r1, #0
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	f001 f8ff 	bl	8008d9e <USBH_ClrFeature>
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007ba4:	7bbb      	ldrb	r3, [r7, #14]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d10a      	bne.n	8007bc0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	2200      	movs	r2, #0
 8007bae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8007bb2:	e005      	b.n	8007bc0 <USBH_CDC_Process+0x120>

    default:
      break;
 8007bb4:	bf00      	nop
 8007bb6:	e004      	b.n	8007bc2 <USBH_CDC_Process+0x122>
      break;
 8007bb8:	bf00      	nop
 8007bba:	e002      	b.n	8007bc2 <USBH_CDC_Process+0x122>
      break;
 8007bbc:	bf00      	nop
 8007bbe:	e000      	b.n	8007bc2 <USBH_CDC_Process+0x122>
      break;
 8007bc0:	bf00      	nop

  }

  return status;
 8007bc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	3710      	adds	r7, #16
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	bd80      	pop	{r7, pc}

08007bcc <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b083      	sub	sp, #12
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007bd4:	2300      	movs	r3, #0
}
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	370c      	adds	r7, #12
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be0:	4770      	bx	lr

08007be2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8007be2:	b580      	push	{r7, lr}
 8007be4:	b082      	sub	sp, #8
 8007be6:	af00      	add	r7, sp, #0
 8007be8:	6078      	str	r0, [r7, #4]
 8007bea:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	22a1      	movs	r2, #161	@ 0xa1
 8007bf0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2221      	movs	r2, #33	@ 0x21
 8007bf6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2200      	movs	r2, #0
 8007c02:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2207      	movs	r2, #7
 8007c08:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	2207      	movs	r2, #7
 8007c0e:	4619      	mov	r1, r3
 8007c10:	6878      	ldr	r0, [r7, #4]
 8007c12:	f001 fbf9 	bl	8009408 <USBH_CtlReq>
 8007c16:	4603      	mov	r3, r0
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3708      	adds	r7, #8
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}

08007c20 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b082      	sub	sp, #8
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
 8007c28:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2221      	movs	r2, #33	@ 0x21
 8007c2e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2220      	movs	r2, #32
 8007c34:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2207      	movs	r2, #7
 8007c46:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	2207      	movs	r2, #7
 8007c4c:	4619      	mov	r1, r3
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f001 fbda 	bl	8009408 <USBH_CtlReq>
 8007c54:	4603      	mov	r3, r0
}
 8007c56:	4618      	mov	r0, r3
 8007c58:	3708      	adds	r7, #8
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}

08007c5e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8007c5e:	b580      	push	{r7, lr}
 8007c60:	b086      	sub	sp, #24
 8007c62:	af02      	add	r7, sp, #8
 8007c64:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007c6c:	69db      	ldr	r3, [r3, #28]
 8007c6e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007c70:	2300      	movs	r3, #0
 8007c72:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d002      	beq.n	8007c84 <CDC_ProcessTransmission+0x26>
 8007c7e:	2b02      	cmp	r3, #2
 8007c80:	d023      	beq.n	8007cca <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8007c82:	e06a      	b.n	8007d5a <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c88:	68fa      	ldr	r2, [r7, #12]
 8007c8a:	8b12      	ldrh	r2, [r2, #24]
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d90b      	bls.n	8007ca8 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	69d9      	ldr	r1, [r3, #28]
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	8b1a      	ldrh	r2, [r3, #24]
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	7b5b      	ldrb	r3, [r3, #13]
 8007c9c:	2001      	movs	r0, #1
 8007c9e:	9000      	str	r0, [sp, #0]
 8007ca0:	6878      	ldr	r0, [r7, #4]
 8007ca2:	f001 fe28 	bl	80098f6 <USBH_BulkSendData>
 8007ca6:	e00b      	b.n	8007cc0 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8007cb0:	b29a      	uxth	r2, r3
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	7b5b      	ldrb	r3, [r3, #13]
 8007cb6:	2001      	movs	r0, #1
 8007cb8:	9000      	str	r0, [sp, #0]
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f001 fe1b 	bl	80098f6 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	2202      	movs	r2, #2
 8007cc4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007cc8:	e047      	b.n	8007d5a <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	7b5b      	ldrb	r3, [r3, #13]
 8007cce:	4619      	mov	r1, r3
 8007cd0:	6878      	ldr	r0, [r7, #4]
 8007cd2:	f005 fcf7 	bl	800d6c4 <USBH_LL_GetURBState>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8007cda:	7afb      	ldrb	r3, [r7, #11]
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d12e      	bne.n	8007d3e <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	8b12      	ldrh	r2, [r2, #24]
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d90e      	bls.n	8007d0a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cf0:	68fa      	ldr	r2, [r7, #12]
 8007cf2:	8b12      	ldrh	r2, [r2, #24]
 8007cf4:	1a9a      	subs	r2, r3, r2
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	69db      	ldr	r3, [r3, #28]
 8007cfe:	68fa      	ldr	r2, [r7, #12]
 8007d00:	8b12      	ldrh	r2, [r2, #24]
 8007d02:	441a      	add	r2, r3
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	61da      	str	r2, [r3, #28]
 8007d08:	e002      	b.n	8007d10 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d004      	beq.n	8007d22 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	2201      	movs	r2, #1
 8007d1c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8007d20:	e006      	b.n	8007d30 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2200      	movs	r2, #0
 8007d26:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f000 f87a 	bl	8007e24 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8007d30:	2300      	movs	r3, #0
 8007d32:	2200      	movs	r2, #0
 8007d34:	2104      	movs	r1, #4
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f000 febc 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 8007d3c:	e00c      	b.n	8007d58 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 8007d3e:	7afb      	ldrb	r3, [r7, #11]
 8007d40:	2b02      	cmp	r3, #2
 8007d42:	d109      	bne.n	8007d58 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	2201      	movs	r2, #1
 8007d48:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	2200      	movs	r2, #0
 8007d50:	2104      	movs	r1, #4
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	f000 feae 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 8007d58:	bf00      	nop
  }
}
 8007d5a:	bf00      	nop
 8007d5c:	3710      	adds	r7, #16
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}

08007d62 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8007d62:	b580      	push	{r7, lr}
 8007d64:	b086      	sub	sp, #24
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007d70:	69db      	ldr	r3, [r3, #28]
 8007d72:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007d74:	2300      	movs	r3, #0
 8007d76:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8007d7e:	2b03      	cmp	r3, #3
 8007d80:	d002      	beq.n	8007d88 <CDC_ProcessReception+0x26>
 8007d82:	2b04      	cmp	r3, #4
 8007d84:	d00e      	beq.n	8007da4 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8007d86:	e049      	b.n	8007e1c <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	6a19      	ldr	r1, [r3, #32]
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	8b5a      	ldrh	r2, [r3, #26]
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	7b1b      	ldrb	r3, [r3, #12]
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	f001 fdd3 	bl	8009940 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	2204      	movs	r2, #4
 8007d9e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8007da2:	e03b      	b.n	8007e1c <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8007da4:	697b      	ldr	r3, [r7, #20]
 8007da6:	7b1b      	ldrb	r3, [r3, #12]
 8007da8:	4619      	mov	r1, r3
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f005 fc8a 	bl	800d6c4 <USBH_LL_GetURBState>
 8007db0:	4603      	mov	r3, r0
 8007db2:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8007db4:	7cfb      	ldrb	r3, [r7, #19]
 8007db6:	2b01      	cmp	r3, #1
 8007db8:	d12f      	bne.n	8007e1a <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	7b1b      	ldrb	r3, [r3, #12]
 8007dbe:	4619      	mov	r1, r3
 8007dc0:	6878      	ldr	r0, [r7, #4]
 8007dc2:	f005 fbff 	bl	800d5c4 <USBH_LL_GetLastXferSize>
 8007dc6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dcc:	68fa      	ldr	r2, [r7, #12]
 8007dce:	429a      	cmp	r2, r3
 8007dd0:	d016      	beq.n	8007e00 <CDC_ProcessReception+0x9e>
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	8b5b      	ldrh	r3, [r3, #26]
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d110      	bne.n	8007e00 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	1ad2      	subs	r2, r2, r3
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	6a1a      	ldr	r2, [r3, #32]
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	441a      	add	r2, r3
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	2203      	movs	r2, #3
 8007dfa:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 8007dfe:	e006      	b.n	8007e0e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	2200      	movs	r2, #0
 8007e04:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f000 f815 	bl	8007e38 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8007e0e:	2300      	movs	r3, #0
 8007e10:	2200      	movs	r2, #0
 8007e12:	2104      	movs	r1, #4
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	f000 fe4d 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 8007e1a:	bf00      	nop
  }
}
 8007e1c:	bf00      	nop
 8007e1e:	3718      	adds	r7, #24
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}

08007e24 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007e24:	b480      	push	{r7}
 8007e26:	b083      	sub	sp, #12
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007e2c:	bf00      	nop
 8007e2e:	370c      	adds	r7, #12
 8007e30:	46bd      	mov	sp, r7
 8007e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e36:	4770      	bx	lr

08007e38 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007e38:	b480      	push	{r7}
 8007e3a:	b083      	sub	sp, #12
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007e40:	bf00      	nop
 8007e42:	370c      	adds	r7, #12
 8007e44:	46bd      	mov	sp, r7
 8007e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4a:	4770      	bx	lr

08007e4c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b083      	sub	sp, #12
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007e54:	bf00      	nop
 8007e56:	370c      	adds	r7, #12
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5e:	4770      	bx	lr

08007e60 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8007e60:	b5b0      	push	{r4, r5, r7, lr}
 8007e62:	b090      	sub	sp, #64	@ 0x40
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	60f8      	str	r0, [r7, #12]
 8007e68:	60b9      	str	r1, [r7, #8]
 8007e6a:	4613      	mov	r3, r2
 8007e6c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d101      	bne.n	8007e78 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007e74:	2302      	movs	r3, #2
 8007e76:	e04d      	b.n	8007f14 <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	79fa      	ldrb	r2, [r7, #7]
 8007e7c:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	2200      	movs	r2, #0
 8007e84:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8007e90:	68f8      	ldr	r0, [r7, #12]
 8007e92:	f000 f847 	bl	8007f24 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d003      	beq.n	8007ec4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	68ba      	ldr	r2, [r7, #8]
 8007ec0:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 8007ec4:	4b15      	ldr	r3, [pc, #84]	@ (8007f1c <USBH_Init+0xbc>)
 8007ec6:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8007eca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007ecc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 8007ed0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007ed4:	2100      	movs	r1, #0
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f001 fe73 	bl	8009bc2 <osMessageCreate>
 8007edc:	4602      	mov	r2, r0
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 8007ee4:	4b0e      	ldr	r3, [pc, #56]	@ (8007f20 <USBH_Init+0xc0>)
 8007ee6:	f107 0414 	add.w	r4, r7, #20
 8007eea:	461d      	mov	r5, r3
 8007eec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007eee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007ef0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007ef4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 8007ef8:	f107 0314 	add.w	r3, r7, #20
 8007efc:	68f9      	ldr	r1, [r7, #12]
 8007efe:	4618      	mov	r0, r3
 8007f00:	f001 fdff 	bl	8009b02 <osThreadCreate>
 8007f04:	4602      	mov	r2, r0
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8007f0c:	68f8      	ldr	r0, [r7, #12]
 8007f0e:	f005 fa9b 	bl	800d448 <USBH_LL_Init>

  return USBH_OK;
 8007f12:	2300      	movs	r3, #0
}
 8007f14:	4618      	mov	r0, r3
 8007f16:	3740      	adds	r7, #64	@ 0x40
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bdb0      	pop	{r4, r5, r7, pc}
 8007f1c:	0800db48 	.word	0x0800db48
 8007f20:	0800db64 	.word	0x0800db64

08007f24 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b084      	sub	sp, #16
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	60fb      	str	r3, [r7, #12]
 8007f30:	e009      	b.n	8007f46 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8007f32:	687a      	ldr	r2, [r7, #4]
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	33e0      	adds	r3, #224	@ 0xe0
 8007f38:	009b      	lsls	r3, r3, #2
 8007f3a:	4413      	add	r3, r2
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	3301      	adds	r3, #1
 8007f44:	60fb      	str	r3, [r7, #12]
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2b0f      	cmp	r3, #15
 8007f4a:	d9f2      	bls.n	8007f32 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	60fb      	str	r3, [r7, #12]
 8007f50:	e009      	b.n	8007f66 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8007f52:	687a      	ldr	r2, [r7, #4]
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	4413      	add	r3, r2
 8007f58:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	3301      	adds	r3, #1
 8007f64:	60fb      	str	r3, [r7, #12]
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f6c:	d3f1      	bcc.n	8007f52 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2200      	movs	r2, #0
 8007f78:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2200      	movs	r2, #0
 8007f84:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2201      	movs	r2, #1
 8007f8c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2240      	movs	r2, #64	@ 0x40
 8007f92:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2200      	movs	r2, #0
 8007f98:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2200      	movs	r2, #0
 8007fae:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	331c      	adds	r3, #28
 8007fbe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007fc2:	2100      	movs	r1, #0
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f005 fd15 	bl	800d9f4 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007fd0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007fd4:	2100      	movs	r1, #0
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f005 fd0c 	bl	800d9f4 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8007fe2:	2212      	movs	r2, #18
 8007fe4:	2100      	movs	r1, #0
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f005 fd04 	bl	800d9f4 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007ff2:	223e      	movs	r2, #62	@ 0x3e
 8007ff4:	2100      	movs	r1, #0
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	f005 fcfc 	bl	800d9f4 <memset>

  return USBH_OK;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3710      	adds	r7, #16
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}

08008006 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008006:	b480      	push	{r7}
 8008008:	b085      	sub	sp, #20
 800800a:	af00      	add	r7, sp, #0
 800800c:	6078      	str	r0, [r7, #4]
 800800e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008010:	2300      	movs	r3, #0
 8008012:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d016      	beq.n	8008048 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008020:	2b00      	cmp	r3, #0
 8008022:	d10e      	bne.n	8008042 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800802a:	1c59      	adds	r1, r3, #1
 800802c:	687a      	ldr	r2, [r7, #4]
 800802e:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8008032:	687a      	ldr	r2, [r7, #4]
 8008034:	33de      	adds	r3, #222	@ 0xde
 8008036:	6839      	ldr	r1, [r7, #0]
 8008038:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800803c:	2300      	movs	r3, #0
 800803e:	73fb      	strb	r3, [r7, #15]
 8008040:	e004      	b.n	800804c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008042:	2302      	movs	r3, #2
 8008044:	73fb      	strb	r3, [r7, #15]
 8008046:	e001      	b.n	800804c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008048:	2302      	movs	r3, #2
 800804a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800804c:	7bfb      	ldrb	r3, [r7, #15]
}
 800804e:	4618      	mov	r0, r3
 8008050:	3714      	adds	r7, #20
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr

0800805a <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800805a:	b480      	push	{r7}
 800805c:	b085      	sub	sp, #20
 800805e:	af00      	add	r7, sp, #0
 8008060:	6078      	str	r0, [r7, #4]
 8008062:	460b      	mov	r3, r1
 8008064:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008066:	2300      	movs	r3, #0
 8008068:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008070:	78fa      	ldrb	r2, [r7, #3]
 8008072:	429a      	cmp	r2, r3
 8008074:	d204      	bcs.n	8008080 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	78fa      	ldrb	r2, [r7, #3]
 800807a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800807e:	e001      	b.n	8008084 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008080:	2302      	movs	r3, #2
 8008082:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008084:	7bfb      	ldrb	r3, [r7, #15]
}
 8008086:	4618      	mov	r0, r3
 8008088:	3714      	adds	r7, #20
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr

08008092 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008092:	b480      	push	{r7}
 8008094:	b087      	sub	sp, #28
 8008096:	af00      	add	r7, sp, #0
 8008098:	6078      	str	r0, [r7, #4]
 800809a:	4608      	mov	r0, r1
 800809c:	4611      	mov	r1, r2
 800809e:	461a      	mov	r2, r3
 80080a0:	4603      	mov	r3, r0
 80080a2:	70fb      	strb	r3, [r7, #3]
 80080a4:	460b      	mov	r3, r1
 80080a6:	70bb      	strb	r3, [r7, #2]
 80080a8:	4613      	mov	r3, r2
 80080aa:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80080ac:	2300      	movs	r3, #0
 80080ae:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80080b0:	2300      	movs	r3, #0
 80080b2:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80080ba:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80080bc:	e025      	b.n	800810a <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80080be:	7dfb      	ldrb	r3, [r7, #23]
 80080c0:	221a      	movs	r2, #26
 80080c2:	fb02 f303 	mul.w	r3, r2, r3
 80080c6:	3308      	adds	r3, #8
 80080c8:	68fa      	ldr	r2, [r7, #12]
 80080ca:	4413      	add	r3, r2
 80080cc:	3302      	adds	r3, #2
 80080ce:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80080d0:	693b      	ldr	r3, [r7, #16]
 80080d2:	795b      	ldrb	r3, [r3, #5]
 80080d4:	78fa      	ldrb	r2, [r7, #3]
 80080d6:	429a      	cmp	r2, r3
 80080d8:	d002      	beq.n	80080e0 <USBH_FindInterface+0x4e>
 80080da:	78fb      	ldrb	r3, [r7, #3]
 80080dc:	2bff      	cmp	r3, #255	@ 0xff
 80080de:	d111      	bne.n	8008104 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80080e4:	78ba      	ldrb	r2, [r7, #2]
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d002      	beq.n	80080f0 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80080ea:	78bb      	ldrb	r3, [r7, #2]
 80080ec:	2bff      	cmp	r3, #255	@ 0xff
 80080ee:	d109      	bne.n	8008104 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80080f4:	787a      	ldrb	r2, [r7, #1]
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d002      	beq.n	8008100 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80080fa:	787b      	ldrb	r3, [r7, #1]
 80080fc:	2bff      	cmp	r3, #255	@ 0xff
 80080fe:	d101      	bne.n	8008104 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008100:	7dfb      	ldrb	r3, [r7, #23]
 8008102:	e006      	b.n	8008112 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008104:	7dfb      	ldrb	r3, [r7, #23]
 8008106:	3301      	adds	r3, #1
 8008108:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800810a:	7dfb      	ldrb	r3, [r7, #23]
 800810c:	2b01      	cmp	r3, #1
 800810e:	d9d6      	bls.n	80080be <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008110:	23ff      	movs	r3, #255	@ 0xff
}
 8008112:	4618      	mov	r0, r3
 8008114:	371c      	adds	r7, #28
 8008116:	46bd      	mov	sp, r7
 8008118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811c:	4770      	bx	lr

0800811e <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800811e:	b580      	push	{r7, lr}
 8008120:	b082      	sub	sp, #8
 8008122:	af00      	add	r7, sp, #0
 8008124:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f005 f9d4 	bl	800d4d4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800812c:	2101      	movs	r1, #1
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f005 fadb 	bl	800d6ea <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008134:	2300      	movs	r3, #0
}
 8008136:	4618      	mov	r0, r3
 8008138:	3708      	adds	r7, #8
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}
	...

08008140 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b088      	sub	sp, #32
 8008144:	af04      	add	r7, sp, #16
 8008146:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008148:	2302      	movs	r3, #2
 800814a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800814c:	2300      	movs	r3, #0
 800814e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8008156:	b2db      	uxtb	r3, r3
 8008158:	2b01      	cmp	r3, #1
 800815a:	d102      	bne.n	8008162 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2203      	movs	r2, #3
 8008160:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	781b      	ldrb	r3, [r3, #0]
 8008166:	b2db      	uxtb	r3, r3
 8008168:	2b0b      	cmp	r3, #11
 800816a:	f200 81f5 	bhi.w	8008558 <USBH_Process+0x418>
 800816e:	a201      	add	r2, pc, #4	@ (adr r2, 8008174 <USBH_Process+0x34>)
 8008170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008174:	080081a5 	.word	0x080081a5
 8008178:	080081e3 	.word	0x080081e3
 800817c:	08008259 	.word	0x08008259
 8008180:	080084e7 	.word	0x080084e7
 8008184:	08008559 	.word	0x08008559
 8008188:	08008305 	.word	0x08008305
 800818c:	08008481 	.word	0x08008481
 8008190:	08008347 	.word	0x08008347
 8008194:	08008373 	.word	0x08008373
 8008198:	0800839b 	.word	0x0800839b
 800819c:	080083e9 	.word	0x080083e9
 80081a0:	080084cf 	.word	0x080084cf
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80081aa:	b2db      	uxtb	r3, r3
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	f000 81d5 	beq.w	800855c <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2201      	movs	r2, #1
 80081b6:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80081b8:	20c8      	movs	r0, #200	@ 0xc8
 80081ba:	f005 fae0 	bl	800d77e <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f005 f9e5 	bl	800d58e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2200      	movs	r2, #0
 80081c8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2200      	movs	r2, #0
 80081d0:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80081d4:	2300      	movs	r3, #0
 80081d6:	2200      	movs	r2, #0
 80081d8:	2101      	movs	r1, #1
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f000 fc6a 	bl	8008ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80081e0:	e1bc      	b.n	800855c <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80081e8:	b2db      	uxtb	r3, r3
 80081ea:	2b01      	cmp	r3, #1
 80081ec:	d107      	bne.n	80081fe <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2200      	movs	r2, #0
 80081f2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2202      	movs	r2, #2
 80081fa:	701a      	strb	r2, [r3, #0]
 80081fc:	e025      	b.n	800824a <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008204:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008208:	d914      	bls.n	8008234 <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008210:	3301      	adds	r3, #1
 8008212:	b2da      	uxtb	r2, r3
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008220:	2b03      	cmp	r3, #3
 8008222:	d903      	bls.n	800822c <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	220d      	movs	r2, #13
 8008228:	701a      	strb	r2, [r3, #0]
 800822a:	e00e      	b.n	800824a <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2200      	movs	r2, #0
 8008230:	701a      	strb	r2, [r3, #0]
 8008232:	e00a      	b.n	800824a <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800823a:	f103 020a 	add.w	r2, r3, #10
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8008244:	200a      	movs	r0, #10
 8008246:	f005 fa9a 	bl	800d77e <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800824a:	2300      	movs	r3, #0
 800824c:	2200      	movs	r2, #0
 800824e:	2101      	movs	r1, #1
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f000 fc2f 	bl	8008ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008256:	e188      	b.n	800856a <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800825e:	2b00      	cmp	r3, #0
 8008260:	d005      	beq.n	800826e <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008268:	2104      	movs	r1, #4
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800826e:	2064      	movs	r0, #100	@ 0x64
 8008270:	f005 fa85 	bl	800d77e <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f005 f963 	bl	800d540 <USBH_LL_GetSpeed>
 800827a:	4603      	mov	r3, r0
 800827c:	461a      	mov	r2, r3
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2205      	movs	r2, #5
 8008288:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800828a:	2100      	movs	r1, #0
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f001 fba4 	bl	80099da <USBH_AllocPipe>
 8008292:	4603      	mov	r3, r0
 8008294:	461a      	mov	r2, r3
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800829a:	2180      	movs	r1, #128	@ 0x80
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f001 fb9c 	bl	80099da <USBH_AllocPipe>
 80082a2:	4603      	mov	r3, r0
 80082a4:	461a      	mov	r2, r3
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	7919      	ldrb	r1, [r3, #4]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80082ba:	687a      	ldr	r2, [r7, #4]
 80082bc:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80082be:	9202      	str	r2, [sp, #8]
 80082c0:	2200      	movs	r2, #0
 80082c2:	9201      	str	r2, [sp, #4]
 80082c4:	9300      	str	r3, [sp, #0]
 80082c6:	4603      	mov	r3, r0
 80082c8:	2280      	movs	r2, #128	@ 0x80
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f001 fb56 	bl	800997c <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	7959      	ldrb	r1, [r3, #5]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80082e0:	687a      	ldr	r2, [r7, #4]
 80082e2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80082e4:	9202      	str	r2, [sp, #8]
 80082e6:	2200      	movs	r2, #0
 80082e8:	9201      	str	r2, [sp, #4]
 80082ea:	9300      	str	r3, [sp, #0]
 80082ec:	4603      	mov	r3, r0
 80082ee:	2200      	movs	r2, #0
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f001 fb43 	bl	800997c <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80082f6:	2300      	movs	r3, #0
 80082f8:	2200      	movs	r2, #0
 80082fa:	2101      	movs	r1, #1
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f000 fbd9 	bl	8008ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008302:	e132      	b.n	800856a <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f000 f935 	bl	8008574 <USBH_HandleEnum>
 800830a:	4603      	mov	r3, r0
 800830c:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800830e:	7bbb      	ldrb	r3, [r7, #14]
 8008310:	b2db      	uxtb	r3, r3
 8008312:	2b00      	cmp	r3, #0
 8008314:	f040 8124 	bne.w	8008560 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2200      	movs	r2, #0
 800831c:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8008326:	2b01      	cmp	r3, #1
 8008328:	d103      	bne.n	8008332 <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2208      	movs	r2, #8
 800832e:	701a      	strb	r2, [r3, #0]
 8008330:	e002      	b.n	8008338 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2207      	movs	r2, #7
 8008336:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008338:	2300      	movs	r3, #0
 800833a:	2200      	movs	r2, #0
 800833c:	2105      	movs	r1, #5
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f000 fbb8 	bl	8008ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008344:	e10c      	b.n	8008560 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800834c:	2b00      	cmp	r3, #0
 800834e:	f000 8109 	beq.w	8008564 <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008358:	2101      	movs	r1, #1
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2208      	movs	r2, #8
 8008362:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008364:	2300      	movs	r3, #0
 8008366:	2200      	movs	r2, #0
 8008368:	2105      	movs	r1, #5
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 fba2 	bl	8008ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8008370:	e0f8      	b.n	8008564 <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8008378:	4619      	mov	r1, r3
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f000 fcc8 	bl	8008d10 <USBH_SetCfg>
 8008380:	4603      	mov	r3, r0
 8008382:	2b00      	cmp	r3, #0
 8008384:	d102      	bne.n	800838c <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2209      	movs	r2, #9
 800838a:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800838c:	2300      	movs	r3, #0
 800838e:	2200      	movs	r2, #0
 8008390:	2101      	movs	r1, #1
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f000 fb8e 	bl	8008ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008398:	e0e7      	b.n	800856a <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80083a0:	f003 0320 	and.w	r3, r3, #32
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d015      	beq.n	80083d4 <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80083a8:	2101      	movs	r1, #1
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f000 fcd3 	bl	8008d56 <USBH_SetFeature>
 80083b0:	4603      	mov	r3, r0
 80083b2:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80083b4:	7bbb      	ldrb	r3, [r7, #14]
 80083b6:	b2db      	uxtb	r3, r3
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d103      	bne.n	80083c4 <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	220a      	movs	r2, #10
 80083c0:	701a      	strb	r2, [r3, #0]
 80083c2:	e00a      	b.n	80083da <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 80083c4:	7bbb      	ldrb	r3, [r7, #14]
 80083c6:	b2db      	uxtb	r3, r3
 80083c8:	2b03      	cmp	r3, #3
 80083ca:	d106      	bne.n	80083da <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	220a      	movs	r2, #10
 80083d0:	701a      	strb	r2, [r3, #0]
 80083d2:	e002      	b.n	80083da <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	220a      	movs	r2, #10
 80083d8:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80083da:	2300      	movs	r3, #0
 80083dc:	2200      	movs	r2, #0
 80083de:	2101      	movs	r1, #1
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f000 fb67 	bl	8008ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80083e6:	e0c0      	b.n	800856a <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d03f      	beq.n	8008472 <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2200      	movs	r2, #0
 80083f6:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80083fa:	2300      	movs	r3, #0
 80083fc:	73fb      	strb	r3, [r7, #15]
 80083fe:	e016      	b.n	800842e <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008400:	7bfa      	ldrb	r2, [r7, #15]
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	32de      	adds	r2, #222	@ 0xde
 8008406:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800840a:	791a      	ldrb	r2, [r3, #4]
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8008412:	429a      	cmp	r2, r3
 8008414:	d108      	bne.n	8008428 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008416:	7bfa      	ldrb	r2, [r7, #15]
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	32de      	adds	r2, #222	@ 0xde
 800841c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8008426:	e005      	b.n	8008434 <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008428:	7bfb      	ldrb	r3, [r7, #15]
 800842a:	3301      	adds	r3, #1
 800842c:	73fb      	strb	r3, [r7, #15]
 800842e:	7bfb      	ldrb	r3, [r7, #15]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d0e5      	beq.n	8008400 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800843a:	2b00      	cmp	r3, #0
 800843c:	d016      	beq.n	800846c <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008444:	689b      	ldr	r3, [r3, #8]
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	4798      	blx	r3
 800844a:	4603      	mov	r3, r0
 800844c:	2b00      	cmp	r3, #0
 800844e:	d109      	bne.n	8008464 <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2206      	movs	r2, #6
 8008454:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800845c:	2103      	movs	r1, #3
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	4798      	blx	r3
 8008462:	e006      	b.n	8008472 <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	220d      	movs	r2, #13
 8008468:	701a      	strb	r2, [r3, #0]
 800846a:	e002      	b.n	8008472 <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	220d      	movs	r2, #13
 8008470:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008472:	2300      	movs	r3, #0
 8008474:	2200      	movs	r2, #0
 8008476:	2105      	movs	r1, #5
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f000 fb1b 	bl	8008ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800847e:	e074      	b.n	800856a <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008486:	2b00      	cmp	r3, #0
 8008488:	d017      	beq.n	80084ba <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008490:	691b      	ldr	r3, [r3, #16]
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	4798      	blx	r3
 8008496:	4603      	mov	r3, r0
 8008498:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800849a:	7bbb      	ldrb	r3, [r7, #14]
 800849c:	b2db      	uxtb	r3, r3
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d103      	bne.n	80084aa <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	220b      	movs	r2, #11
 80084a6:	701a      	strb	r2, [r3, #0]
 80084a8:	e00a      	b.n	80084c0 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 80084aa:	7bbb      	ldrb	r3, [r7, #14]
 80084ac:	b2db      	uxtb	r3, r3
 80084ae:	2b02      	cmp	r3, #2
 80084b0:	d106      	bne.n	80084c0 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	220d      	movs	r2, #13
 80084b6:	701a      	strb	r2, [r3, #0]
 80084b8:	e002      	b.n	80084c0 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	220d      	movs	r2, #13
 80084be:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80084c0:	2300      	movs	r3, #0
 80084c2:	2200      	movs	r2, #0
 80084c4:	2105      	movs	r1, #5
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f000 faf4 	bl	8008ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80084cc:	e04d      	b.n	800856a <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d047      	beq.n	8008568 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80084de:	695b      	ldr	r3, [r3, #20]
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	4798      	blx	r3
      }
      break;
 80084e4:	e040      	b.n	8008568 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2200      	movs	r2, #0
 80084ea:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f7ff fd18 	bl	8007f24 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d009      	beq.n	8008512 <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008504:	68db      	ldr	r3, [r3, #12]
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2200      	movs	r2, #0
 800850e:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008518:	2b00      	cmp	r3, #0
 800851a:	d005      	beq.n	8008528 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008522:	2105      	movs	r1, #5
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800852e:	b2db      	uxtb	r3, r3
 8008530:	2b01      	cmp	r3, #1
 8008532:	d107      	bne.n	8008544 <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2200      	movs	r2, #0
 8008538:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f7ff fdee 	bl	800811e <USBH_Start>
 8008542:	e002      	b.n	800854a <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f004 ffc5 	bl	800d4d4 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800854a:	2300      	movs	r3, #0
 800854c:	2200      	movs	r2, #0
 800854e:	2101      	movs	r1, #1
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f000 faaf 	bl	8008ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008556:	e008      	b.n	800856a <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 8008558:	bf00      	nop
 800855a:	e006      	b.n	800856a <USBH_Process+0x42a>
      break;
 800855c:	bf00      	nop
 800855e:	e004      	b.n	800856a <USBH_Process+0x42a>
      break;
 8008560:	bf00      	nop
 8008562:	e002      	b.n	800856a <USBH_Process+0x42a>
    break;
 8008564:	bf00      	nop
 8008566:	e000      	b.n	800856a <USBH_Process+0x42a>
      break;
 8008568:	bf00      	nop
  }
  return USBH_OK;
 800856a:	2300      	movs	r3, #0
}
 800856c:	4618      	mov	r0, r3
 800856e:	3710      	adds	r7, #16
 8008570:	46bd      	mov	sp, r7
 8008572:	bd80      	pop	{r7, pc}

08008574 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b088      	sub	sp, #32
 8008578:	af04      	add	r7, sp, #16
 800857a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800857c:	2301      	movs	r3, #1
 800857e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008580:	2301      	movs	r3, #1
 8008582:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	785b      	ldrb	r3, [r3, #1]
 8008588:	2b07      	cmp	r3, #7
 800858a:	f200 81db 	bhi.w	8008944 <USBH_HandleEnum+0x3d0>
 800858e:	a201      	add	r2, pc, #4	@ (adr r2, 8008594 <USBH_HandleEnum+0x20>)
 8008590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008594:	080085b5 	.word	0x080085b5
 8008598:	0800866f 	.word	0x0800866f
 800859c:	080086d9 	.word	0x080086d9
 80085a0:	08008763 	.word	0x08008763
 80085a4:	080087cd 	.word	0x080087cd
 80085a8:	0800883d 	.word	0x0800883d
 80085ac:	080088a7 	.word	0x080088a7
 80085b0:	08008905 	.word	0x08008905
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80085b4:	2108      	movs	r1, #8
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f000 fac7 	bl	8008b4a <USBH_Get_DevDesc>
 80085bc:	4603      	mov	r3, r0
 80085be:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80085c0:	7bbb      	ldrb	r3, [r7, #14]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d12e      	bne.n	8008624 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2201      	movs	r2, #1
 80085d4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	7919      	ldrb	r1, [r3, #4]
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80085e6:	687a      	ldr	r2, [r7, #4]
 80085e8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80085ea:	9202      	str	r2, [sp, #8]
 80085ec:	2200      	movs	r2, #0
 80085ee:	9201      	str	r2, [sp, #4]
 80085f0:	9300      	str	r3, [sp, #0]
 80085f2:	4603      	mov	r3, r0
 80085f4:	2280      	movs	r2, #128	@ 0x80
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	f001 f9c0 	bl	800997c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	7959      	ldrb	r1, [r3, #5]
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800860c:	687a      	ldr	r2, [r7, #4]
 800860e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008610:	9202      	str	r2, [sp, #8]
 8008612:	2200      	movs	r2, #0
 8008614:	9201      	str	r2, [sp, #4]
 8008616:	9300      	str	r3, [sp, #0]
 8008618:	4603      	mov	r3, r0
 800861a:	2200      	movs	r2, #0
 800861c:	6878      	ldr	r0, [r7, #4]
 800861e:	f001 f9ad 	bl	800997c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008622:	e191      	b.n	8008948 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008624:	7bbb      	ldrb	r3, [r7, #14]
 8008626:	2b03      	cmp	r3, #3
 8008628:	f040 818e 	bne.w	8008948 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008632:	3301      	adds	r3, #1
 8008634:	b2da      	uxtb	r2, r3
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008642:	2b03      	cmp	r3, #3
 8008644:	d903      	bls.n	800864e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	220d      	movs	r2, #13
 800864a:	701a      	strb	r2, [r3, #0]
      break;
 800864c:	e17c      	b.n	8008948 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	795b      	ldrb	r3, [r3, #5]
 8008652:	4619      	mov	r1, r3
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f001 f9e1 	bl	8009a1c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	791b      	ldrb	r3, [r3, #4]
 800865e:	4619      	mov	r1, r3
 8008660:	6878      	ldr	r0, [r7, #4]
 8008662:	f001 f9db 	bl	8009a1c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2200      	movs	r2, #0
 800866a:	701a      	strb	r2, [r3, #0]
      break;
 800866c:	e16c      	b.n	8008948 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800866e:	2112      	movs	r1, #18
 8008670:	6878      	ldr	r0, [r7, #4]
 8008672:	f000 fa6a 	bl	8008b4a <USBH_Get_DevDesc>
 8008676:	4603      	mov	r3, r0
 8008678:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800867a:	7bbb      	ldrb	r3, [r7, #14]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d103      	bne.n	8008688 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2202      	movs	r2, #2
 8008684:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008686:	e161      	b.n	800894c <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008688:	7bbb      	ldrb	r3, [r7, #14]
 800868a:	2b03      	cmp	r3, #3
 800868c:	f040 815e 	bne.w	800894c <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008696:	3301      	adds	r3, #1
 8008698:	b2da      	uxtb	r2, r3
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80086a6:	2b03      	cmp	r3, #3
 80086a8:	d903      	bls.n	80086b2 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	220d      	movs	r2, #13
 80086ae:	701a      	strb	r2, [r3, #0]
      break;
 80086b0:	e14c      	b.n	800894c <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	795b      	ldrb	r3, [r3, #5]
 80086b6:	4619      	mov	r1, r3
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	f001 f9af 	bl	8009a1c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	791b      	ldrb	r3, [r3, #4]
 80086c2:	4619      	mov	r1, r3
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f001 f9a9 	bl	8009a1c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2200      	movs	r2, #0
 80086ce:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	701a      	strb	r2, [r3, #0]
      break;
 80086d6:	e139      	b.n	800894c <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80086d8:	2101      	movs	r1, #1
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f000 faf4 	bl	8008cc8 <USBH_SetAddress>
 80086e0:	4603      	mov	r3, r0
 80086e2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80086e4:	7bbb      	ldrb	r3, [r7, #14]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d130      	bne.n	800874c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80086ea:	2002      	movs	r0, #2
 80086ec:	f005 f847 	bl	800d77e <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2201      	movs	r2, #1
 80086f4:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2203      	movs	r2, #3
 80086fc:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	7919      	ldrb	r1, [r3, #4]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800870e:	687a      	ldr	r2, [r7, #4]
 8008710:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008712:	9202      	str	r2, [sp, #8]
 8008714:	2200      	movs	r2, #0
 8008716:	9201      	str	r2, [sp, #4]
 8008718:	9300      	str	r3, [sp, #0]
 800871a:	4603      	mov	r3, r0
 800871c:	2280      	movs	r2, #128	@ 0x80
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f001 f92c 	bl	800997c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	7959      	ldrb	r1, [r3, #5]
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008734:	687a      	ldr	r2, [r7, #4]
 8008736:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008738:	9202      	str	r2, [sp, #8]
 800873a:	2200      	movs	r2, #0
 800873c:	9201      	str	r2, [sp, #4]
 800873e:	9300      	str	r3, [sp, #0]
 8008740:	4603      	mov	r3, r0
 8008742:	2200      	movs	r2, #0
 8008744:	6878      	ldr	r0, [r7, #4]
 8008746:	f001 f919 	bl	800997c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800874a:	e101      	b.n	8008950 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800874c:	7bbb      	ldrb	r3, [r7, #14]
 800874e:	2b03      	cmp	r3, #3
 8008750:	f040 80fe 	bne.w	8008950 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	220d      	movs	r2, #13
 8008758:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2200      	movs	r2, #0
 800875e:	705a      	strb	r2, [r3, #1]
      break;
 8008760:	e0f6      	b.n	8008950 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008762:	2109      	movs	r1, #9
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f000 fa1c 	bl	8008ba2 <USBH_Get_CfgDesc>
 800876a:	4603      	mov	r3, r0
 800876c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800876e:	7bbb      	ldrb	r3, [r7, #14]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d103      	bne.n	800877c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2204      	movs	r2, #4
 8008778:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800877a:	e0eb      	b.n	8008954 <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800877c:	7bbb      	ldrb	r3, [r7, #14]
 800877e:	2b03      	cmp	r3, #3
 8008780:	f040 80e8 	bne.w	8008954 <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800878a:	3301      	adds	r3, #1
 800878c:	b2da      	uxtb	r2, r3
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800879a:	2b03      	cmp	r3, #3
 800879c:	d903      	bls.n	80087a6 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	220d      	movs	r2, #13
 80087a2:	701a      	strb	r2, [r3, #0]
      break;
 80087a4:	e0d6      	b.n	8008954 <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	795b      	ldrb	r3, [r3, #5]
 80087aa:	4619      	mov	r1, r3
 80087ac:	6878      	ldr	r0, [r7, #4]
 80087ae:	f001 f935 	bl	8009a1c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	791b      	ldrb	r3, [r3, #4]
 80087b6:	4619      	mov	r1, r3
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f001 f92f 	bl	8009a1c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2200      	movs	r2, #0
 80087c2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2200      	movs	r2, #0
 80087c8:	701a      	strb	r2, [r3, #0]
      break;
 80087ca:	e0c3      	b.n	8008954 <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80087d2:	4619      	mov	r1, r3
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f000 f9e4 	bl	8008ba2 <USBH_Get_CfgDesc>
 80087da:	4603      	mov	r3, r0
 80087dc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80087de:	7bbb      	ldrb	r3, [r7, #14]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d103      	bne.n	80087ec <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2205      	movs	r2, #5
 80087e8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80087ea:	e0b5      	b.n	8008958 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80087ec:	7bbb      	ldrb	r3, [r7, #14]
 80087ee:	2b03      	cmp	r3, #3
 80087f0:	f040 80b2 	bne.w	8008958 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80087fa:	3301      	adds	r3, #1
 80087fc:	b2da      	uxtb	r2, r3
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800880a:	2b03      	cmp	r3, #3
 800880c:	d903      	bls.n	8008816 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	220d      	movs	r2, #13
 8008812:	701a      	strb	r2, [r3, #0]
      break;
 8008814:	e0a0      	b.n	8008958 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	795b      	ldrb	r3, [r3, #5]
 800881a:	4619      	mov	r1, r3
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f001 f8fd 	bl	8009a1c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	791b      	ldrb	r3, [r3, #4]
 8008826:	4619      	mov	r1, r3
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f001 f8f7 	bl	8009a1c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2200      	movs	r2, #0
 8008832:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2200      	movs	r2, #0
 8008838:	701a      	strb	r2, [r3, #0]
      break;
 800883a:	e08d      	b.n	8008958 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8008842:	2b00      	cmp	r3, #0
 8008844:	d025      	beq.n	8008892 <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008852:	23ff      	movs	r3, #255	@ 0xff
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f000 f9ce 	bl	8008bf6 <USBH_Get_StringDesc>
 800885a:	4603      	mov	r3, r0
 800885c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800885e:	7bbb      	ldrb	r3, [r7, #14]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d109      	bne.n	8008878 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2206      	movs	r2, #6
 8008868:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800886a:	2300      	movs	r3, #0
 800886c:	2200      	movs	r2, #0
 800886e:	2105      	movs	r1, #5
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f000 f91f 	bl	8008ab4 <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008876:	e071      	b.n	800895c <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008878:	7bbb      	ldrb	r3, [r7, #14]
 800887a:	2b03      	cmp	r3, #3
 800887c:	d16e      	bne.n	800895c <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2206      	movs	r2, #6
 8008882:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008884:	2300      	movs	r3, #0
 8008886:	2200      	movs	r2, #0
 8008888:	2105      	movs	r1, #5
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 f912 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 8008890:	e064      	b.n	800895c <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2206      	movs	r2, #6
 8008896:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8008898:	2300      	movs	r3, #0
 800889a:	2200      	movs	r2, #0
 800889c:	2105      	movs	r1, #5
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f000 f908 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 80088a4:	e05a      	b.n	800895c <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d01f      	beq.n	80088f0 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80088bc:	23ff      	movs	r3, #255	@ 0xff
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f000 f999 	bl	8008bf6 <USBH_Get_StringDesc>
 80088c4:	4603      	mov	r3, r0
 80088c6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80088c8:	7bbb      	ldrb	r3, [r7, #14]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d103      	bne.n	80088d6 <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2207      	movs	r2, #7
 80088d2:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80088d4:	e044      	b.n	8008960 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80088d6:	7bbb      	ldrb	r3, [r7, #14]
 80088d8:	2b03      	cmp	r3, #3
 80088da:	d141      	bne.n	8008960 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2207      	movs	r2, #7
 80088e0:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80088e2:	2300      	movs	r3, #0
 80088e4:	2200      	movs	r2, #0
 80088e6:	2105      	movs	r1, #5
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f000 f8e3 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 80088ee:	e037      	b.n	8008960 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2207      	movs	r2, #7
 80088f4:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80088f6:	2300      	movs	r3, #0
 80088f8:	2200      	movs	r2, #0
 80088fa:	2105      	movs	r1, #5
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f000 f8d9 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 8008902:	e02d      	b.n	8008960 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800890a:	2b00      	cmp	r3, #0
 800890c:	d017      	beq.n	800893e <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800891a:	23ff      	movs	r3, #255	@ 0xff
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f000 f96a 	bl	8008bf6 <USBH_Get_StringDesc>
 8008922:	4603      	mov	r3, r0
 8008924:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008926:	7bbb      	ldrb	r3, [r7, #14]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d102      	bne.n	8008932 <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800892c:	2300      	movs	r3, #0
 800892e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008930:	e018      	b.n	8008964 <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008932:	7bbb      	ldrb	r3, [r7, #14]
 8008934:	2b03      	cmp	r3, #3
 8008936:	d115      	bne.n	8008964 <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 8008938:	2300      	movs	r3, #0
 800893a:	73fb      	strb	r3, [r7, #15]
      break;
 800893c:	e012      	b.n	8008964 <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 800893e:	2300      	movs	r3, #0
 8008940:	73fb      	strb	r3, [r7, #15]
      break;
 8008942:	e00f      	b.n	8008964 <USBH_HandleEnum+0x3f0>

    default:
      break;
 8008944:	bf00      	nop
 8008946:	e00e      	b.n	8008966 <USBH_HandleEnum+0x3f2>
      break;
 8008948:	bf00      	nop
 800894a:	e00c      	b.n	8008966 <USBH_HandleEnum+0x3f2>
      break;
 800894c:	bf00      	nop
 800894e:	e00a      	b.n	8008966 <USBH_HandleEnum+0x3f2>
      break;
 8008950:	bf00      	nop
 8008952:	e008      	b.n	8008966 <USBH_HandleEnum+0x3f2>
      break;
 8008954:	bf00      	nop
 8008956:	e006      	b.n	8008966 <USBH_HandleEnum+0x3f2>
      break;
 8008958:	bf00      	nop
 800895a:	e004      	b.n	8008966 <USBH_HandleEnum+0x3f2>
      break;
 800895c:	bf00      	nop
 800895e:	e002      	b.n	8008966 <USBH_HandleEnum+0x3f2>
      break;
 8008960:	bf00      	nop
 8008962:	e000      	b.n	8008966 <USBH_HandleEnum+0x3f2>
      break;
 8008964:	bf00      	nop
  }
  return Status;
 8008966:	7bfb      	ldrb	r3, [r7, #15]
}
 8008968:	4618      	mov	r0, r3
 800896a:	3710      	adds	r7, #16
 800896c:	46bd      	mov	sp, r7
 800896e:	bd80      	pop	{r7, pc}

08008970 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008970:	b480      	push	{r7}
 8008972:	b083      	sub	sp, #12
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
 8008978:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	683a      	ldr	r2, [r7, #0]
 800897e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8008982:	bf00      	nop
 8008984:	370c      	adds	r7, #12
 8008986:	46bd      	mov	sp, r7
 8008988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898c:	4770      	bx	lr

0800898e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800898e:	b580      	push	{r7, lr}
 8008990:	b082      	sub	sp, #8
 8008992:	af00      	add	r7, sp, #0
 8008994:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800899c:	1c5a      	adds	r2, r3, #1
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f000 f804 	bl	80089b2 <USBH_HandleSof>
}
 80089aa:	bf00      	nop
 80089ac:	3708      	adds	r7, #8
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}

080089b2 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80089b2:	b580      	push	{r7, lr}
 80089b4:	b082      	sub	sp, #8
 80089b6:	af00      	add	r7, sp, #0
 80089b8:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	781b      	ldrb	r3, [r3, #0]
 80089be:	b2db      	uxtb	r3, r3
 80089c0:	2b0b      	cmp	r3, #11
 80089c2:	d10a      	bne.n	80089da <USBH_HandleSof+0x28>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d005      	beq.n	80089da <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089d4:	699b      	ldr	r3, [r3, #24]
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	4798      	blx	r3
  }
}
 80089da:	bf00      	nop
 80089dc:	3708      	adds	r7, #8
 80089de:	46bd      	mov	sp, r7
 80089e0:	bd80      	pop	{r7, pc}

080089e2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80089e2:	b580      	push	{r7, lr}
 80089e4:	b082      	sub	sp, #8
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2201      	movs	r2, #1
 80089ee:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80089f2:	2300      	movs	r3, #0
 80089f4:	2200      	movs	r2, #0
 80089f6:	2101      	movs	r1, #1
 80089f8:	6878      	ldr	r0, [r7, #4]
 80089fa:	f000 f85b 	bl	8008ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 80089fe:	bf00      	nop
}
 8008a00:	3708      	adds	r7, #8
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}

08008a06 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008a06:	b480      	push	{r7}
 8008a08:	b083      	sub	sp, #12
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2200      	movs	r2, #0
 8008a12:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2201      	movs	r2, #1
 8008a1a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8008a1e:	bf00      	nop
}
 8008a20:	370c      	adds	r7, #12
 8008a22:	46bd      	mov	sp, r7
 8008a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a28:	4770      	bx	lr

08008a2a <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008a2a:	b580      	push	{r7, lr}
 8008a2c:	b082      	sub	sp, #8
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2201      	movs	r2, #1
 8008a36:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	2200      	movs	r2, #0
 8008a46:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	2101      	movs	r1, #1
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f000 f82f 	bl	8008ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008a56:	2300      	movs	r3, #0
}
 8008a58:	4618      	mov	r0, r3
 8008a5a:	3708      	adds	r7, #8
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	bd80      	pop	{r7, pc}

08008a60 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b082      	sub	sp, #8
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2201      	movs	r2, #1
 8008a6c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2200      	movs	r2, #0
 8008a74:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f004 fd42 	bl	800d50a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	791b      	ldrb	r3, [r3, #4]
 8008a8a:	4619      	mov	r1, r3
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f000 ffc5 	bl	8009a1c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	795b      	ldrb	r3, [r3, #5]
 8008a96:	4619      	mov	r1, r3
 8008a98:	6878      	ldr	r0, [r7, #4]
 8008a9a:	f000 ffbf 	bl	8009a1c <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	2101      	movs	r1, #1
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f000 f805 	bl	8008ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008aaa:	2300      	movs	r3, #0
}
 8008aac:	4618      	mov	r0, r3
 8008aae:	3708      	adds	r7, #8
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	bd80      	pop	{r7, pc}

08008ab4 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b086      	sub	sp, #24
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	60f8      	str	r0, [r7, #12]
 8008abc:	607a      	str	r2, [r7, #4]
 8008abe:	603b      	str	r3, [r7, #0]
 8008ac0:	460b      	mov	r3, r1
 8008ac2:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8008ac4:	7afa      	ldrb	r2, [r7, #11]
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	f001 f952 	bl	8009d7c <osMessageWaiting>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	f1c3 0310 	rsb	r3, r3, #16
 8008ade:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8008ae0:	697b      	ldr	r3, [r7, #20]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d009      	beq.n	8008afa <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8008af2:	687a      	ldr	r2, [r7, #4]
 8008af4:	4619      	mov	r1, r3
 8008af6:	f001 f88d 	bl	8009c14 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8008afa:	bf00      	nop
 8008afc:	3718      	adds	r7, #24
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}

08008b02 <USBH_Process_OS>:
  * @param  pvParameters not used
  * @retval None
  */
#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 8008b02:	b580      	push	{r7, lr}
 8008b04:	b086      	sub	sp, #24
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 8008b10:	f107 030c 	add.w	r3, r7, #12
 8008b14:	f04f 32ff 	mov.w	r2, #4294967295
 8008b18:	4618      	mov	r0, r3
 8008b1a:	f001 f8bb 	bl	8009c94 <osMessageGet>
    if (event.status == osEventMessage)
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	2b10      	cmp	r3, #16
 8008b22:	d1f2      	bne.n	8008b0a <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f7ff fb0b 	bl	8008140 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8008b2a:	e7ee      	b.n	8008b0a <USBH_Process_OS+0x8>

08008b2c <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b082      	sub	sp, #8
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8008b34:	2300      	movs	r3, #0
 8008b36:	2200      	movs	r2, #0
 8008b38:	2101      	movs	r1, #1
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f7ff ffba 	bl	8008ab4 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008b40:	2300      	movs	r3, #0
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	3708      	adds	r7, #8
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}

08008b4a <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008b4a:	b580      	push	{r7, lr}
 8008b4c:	b086      	sub	sp, #24
 8008b4e:	af02      	add	r7, sp, #8
 8008b50:	6078      	str	r0, [r7, #4]
 8008b52:	460b      	mov	r3, r1
 8008b54:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8008b56:	887b      	ldrh	r3, [r7, #2]
 8008b58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b5c:	d901      	bls.n	8008b62 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008b5e:	2303      	movs	r3, #3
 8008b60:	e01b      	b.n	8008b9a <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008b68:	887b      	ldrh	r3, [r7, #2]
 8008b6a:	9300      	str	r3, [sp, #0]
 8008b6c:	4613      	mov	r3, r2
 8008b6e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008b72:	2100      	movs	r1, #0
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f000 f872 	bl	8008c5e <USBH_GetDescriptor>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8008b7e:	7bfb      	ldrb	r3, [r7, #15]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d109      	bne.n	8008b98 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008b8a:	887a      	ldrh	r2, [r7, #2]
 8008b8c:	4619      	mov	r1, r3
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f000 f92a 	bl	8008de8 <USBH_ParseDevDesc>
 8008b94:	4603      	mov	r3, r0
 8008b96:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	3710      	adds	r7, #16
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd80      	pop	{r7, pc}

08008ba2 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008ba2:	b580      	push	{r7, lr}
 8008ba4:	b086      	sub	sp, #24
 8008ba6:	af02      	add	r7, sp, #8
 8008ba8:	6078      	str	r0, [r7, #4]
 8008baa:	460b      	mov	r3, r1
 8008bac:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	331c      	adds	r3, #28
 8008bb2:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8008bb4:	887b      	ldrh	r3, [r7, #2]
 8008bb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bba:	d901      	bls.n	8008bc0 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008bbc:	2303      	movs	r3, #3
 8008bbe:	e016      	b.n	8008bee <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8008bc0:	887b      	ldrh	r3, [r7, #2]
 8008bc2:	9300      	str	r3, [sp, #0]
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008bca:	2100      	movs	r1, #0
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 f846 	bl	8008c5e <USBH_GetDescriptor>
 8008bd2:	4603      	mov	r3, r0
 8008bd4:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8008bd6:	7bfb      	ldrb	r3, [r7, #15]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d107      	bne.n	8008bec <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8008bdc:	887b      	ldrh	r3, [r7, #2]
 8008bde:	461a      	mov	r2, r3
 8008be0:	68b9      	ldr	r1, [r7, #8]
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f000 f9b0 	bl	8008f48 <USBH_ParseCfgDesc>
 8008be8:	4603      	mov	r3, r0
 8008bea:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bee:	4618      	mov	r0, r3
 8008bf0:	3710      	adds	r7, #16
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}

08008bf6 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8008bf6:	b580      	push	{r7, lr}
 8008bf8:	b088      	sub	sp, #32
 8008bfa:	af02      	add	r7, sp, #8
 8008bfc:	60f8      	str	r0, [r7, #12]
 8008bfe:	607a      	str	r2, [r7, #4]
 8008c00:	461a      	mov	r2, r3
 8008c02:	460b      	mov	r3, r1
 8008c04:	72fb      	strb	r3, [r7, #11]
 8008c06:	4613      	mov	r3, r2
 8008c08:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8008c0a:	893b      	ldrh	r3, [r7, #8]
 8008c0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c10:	d802      	bhi.n	8008c18 <USBH_Get_StringDesc+0x22>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d101      	bne.n	8008c1c <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008c18:	2303      	movs	r3, #3
 8008c1a:	e01c      	b.n	8008c56 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8008c1c:	7afb      	ldrb	r3, [r7, #11]
 8008c1e:	b29b      	uxth	r3, r3
 8008c20:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8008c24:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008c2c:	893b      	ldrh	r3, [r7, #8]
 8008c2e:	9300      	str	r3, [sp, #0]
 8008c30:	460b      	mov	r3, r1
 8008c32:	2100      	movs	r1, #0
 8008c34:	68f8      	ldr	r0, [r7, #12]
 8008c36:	f000 f812 	bl	8008c5e <USBH_GetDescriptor>
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8008c3e:	7dfb      	ldrb	r3, [r7, #23]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d107      	bne.n	8008c54 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008c4a:	893a      	ldrh	r2, [r7, #8]
 8008c4c:	6879      	ldr	r1, [r7, #4]
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f000 fb8d 	bl	800936e <USBH_ParseStringDesc>
  }

  return status;
 8008c54:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c56:	4618      	mov	r0, r3
 8008c58:	3718      	adds	r7, #24
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	bd80      	pop	{r7, pc}

08008c5e <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8008c5e:	b580      	push	{r7, lr}
 8008c60:	b084      	sub	sp, #16
 8008c62:	af00      	add	r7, sp, #0
 8008c64:	60f8      	str	r0, [r7, #12]
 8008c66:	607b      	str	r3, [r7, #4]
 8008c68:	460b      	mov	r3, r1
 8008c6a:	72fb      	strb	r3, [r7, #11]
 8008c6c:	4613      	mov	r3, r2
 8008c6e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	789b      	ldrb	r3, [r3, #2]
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	d11c      	bne.n	8008cb2 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8008c78:	7afb      	ldrb	r3, [r7, #11]
 8008c7a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008c7e:	b2da      	uxtb	r2, r3
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	2206      	movs	r2, #6
 8008c88:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	893a      	ldrh	r2, [r7, #8]
 8008c8e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8008c90:	893b      	ldrh	r3, [r7, #8]
 8008c92:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8008c96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008c9a:	d104      	bne.n	8008ca6 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	f240 4209 	movw	r2, #1033	@ 0x409
 8008ca2:	829a      	strh	r2, [r3, #20]
 8008ca4:	e002      	b.n	8008cac <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	8b3a      	ldrh	r2, [r7, #24]
 8008cb0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008cb2:	8b3b      	ldrh	r3, [r7, #24]
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	6879      	ldr	r1, [r7, #4]
 8008cb8:	68f8      	ldr	r0, [r7, #12]
 8008cba:	f000 fba5 	bl	8009408 <USBH_CtlReq>
 8008cbe:	4603      	mov	r3, r0
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	3710      	adds	r7, #16
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd80      	pop	{r7, pc}

08008cc8 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b082      	sub	sp, #8
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
 8008cd0:	460b      	mov	r3, r1
 8008cd2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	789b      	ldrb	r3, [r3, #2]
 8008cd8:	2b01      	cmp	r3, #1
 8008cda:	d10f      	bne.n	8008cfc <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2205      	movs	r2, #5
 8008ce6:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8008ce8:	78fb      	ldrb	r3, [r7, #3]
 8008cea:	b29a      	uxth	r2, r3
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	2100      	movs	r1, #0
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f000 fb81 	bl	8009408 <USBH_CtlReq>
 8008d06:	4603      	mov	r3, r0
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	3708      	adds	r7, #8
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bd80      	pop	{r7, pc}

08008d10 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b082      	sub	sp, #8
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
 8008d18:	460b      	mov	r3, r1
 8008d1a:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	789b      	ldrb	r3, [r3, #2]
 8008d20:	2b01      	cmp	r3, #1
 8008d22:	d10e      	bne.n	8008d42 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2200      	movs	r2, #0
 8008d28:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2209      	movs	r2, #9
 8008d2e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	887a      	ldrh	r2, [r7, #2]
 8008d34:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008d42:	2200      	movs	r2, #0
 8008d44:	2100      	movs	r1, #0
 8008d46:	6878      	ldr	r0, [r7, #4]
 8008d48:	f000 fb5e 	bl	8009408 <USBH_CtlReq>
 8008d4c:	4603      	mov	r3, r0
}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	3708      	adds	r7, #8
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}

08008d56 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8008d56:	b580      	push	{r7, lr}
 8008d58:	b082      	sub	sp, #8
 8008d5a:	af00      	add	r7, sp, #0
 8008d5c:	6078      	str	r0, [r7, #4]
 8008d5e:	460b      	mov	r3, r1
 8008d60:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	789b      	ldrb	r3, [r3, #2]
 8008d66:	2b01      	cmp	r3, #1
 8008d68:	d10f      	bne.n	8008d8a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2203      	movs	r2, #3
 8008d74:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8008d76:	78fb      	ldrb	r3, [r7, #3]
 8008d78:	b29a      	uxth	r2, r3
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2200      	movs	r2, #0
 8008d82:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2200      	movs	r2, #0
 8008d88:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	2100      	movs	r1, #0
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	f000 fb3a 	bl	8009408 <USBH_CtlReq>
 8008d94:	4603      	mov	r3, r0
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	3708      	adds	r7, #8
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}

08008d9e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8008d9e:	b580      	push	{r7, lr}
 8008da0:	b082      	sub	sp, #8
 8008da2:	af00      	add	r7, sp, #0
 8008da4:	6078      	str	r0, [r7, #4]
 8008da6:	460b      	mov	r3, r1
 8008da8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	789b      	ldrb	r3, [r3, #2]
 8008dae:	2b01      	cmp	r3, #1
 8008db0:	d10f      	bne.n	8008dd2 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2202      	movs	r2, #2
 8008db6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2201      	movs	r2, #1
 8008dbc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008dc4:	78fb      	ldrb	r3, [r7, #3]
 8008dc6:	b29a      	uxth	r2, r3
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	2100      	movs	r1, #0
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f000 fb16 	bl	8009408 <USBH_CtlReq>
 8008ddc:	4603      	mov	r3, r0
}
 8008dde:	4618      	mov	r0, r3
 8008de0:	3708      	adds	r7, #8
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bd80      	pop	{r7, pc}
	...

08008de8 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b087      	sub	sp, #28
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	60f8      	str	r0, [r7, #12]
 8008df0:	60b9      	str	r1, [r7, #8]
 8008df2:	4613      	mov	r3, r2
 8008df4:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008dfc:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8008dfe:	2300      	movs	r3, #0
 8008e00:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d101      	bne.n	8008e0c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8008e08:	2302      	movs	r3, #2
 8008e0a:	e094      	b.n	8008f36 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	781a      	ldrb	r2, [r3, #0]
 8008e10:	693b      	ldr	r3, [r7, #16]
 8008e12:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	785a      	ldrb	r2, [r3, #1]
 8008e18:	693b      	ldr	r3, [r7, #16]
 8008e1a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	3302      	adds	r3, #2
 8008e20:	781b      	ldrb	r3, [r3, #0]
 8008e22:	461a      	mov	r2, r3
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	3303      	adds	r3, #3
 8008e28:	781b      	ldrb	r3, [r3, #0]
 8008e2a:	021b      	lsls	r3, r3, #8
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	4313      	orrs	r3, r2
 8008e30:	b29a      	uxth	r2, r3
 8008e32:	693b      	ldr	r3, [r7, #16]
 8008e34:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	791a      	ldrb	r2, [r3, #4]
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	795a      	ldrb	r2, [r3, #5]
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	799a      	ldrb	r2, [r3, #6]
 8008e4a:	693b      	ldr	r3, [r7, #16]
 8008e4c:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	79da      	ldrb	r2, [r3, #7]
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d004      	beq.n	8008e6a <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008e66:	2b01      	cmp	r3, #1
 8008e68:	d11b      	bne.n	8008ea2 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8008e6a:	693b      	ldr	r3, [r7, #16]
 8008e6c:	79db      	ldrb	r3, [r3, #7]
 8008e6e:	2b20      	cmp	r3, #32
 8008e70:	dc0f      	bgt.n	8008e92 <USBH_ParseDevDesc+0xaa>
 8008e72:	2b08      	cmp	r3, #8
 8008e74:	db0f      	blt.n	8008e96 <USBH_ParseDevDesc+0xae>
 8008e76:	3b08      	subs	r3, #8
 8008e78:	4a32      	ldr	r2, [pc, #200]	@ (8008f44 <USBH_ParseDevDesc+0x15c>)
 8008e7a:	fa22 f303 	lsr.w	r3, r2, r3
 8008e7e:	f003 0301 	and.w	r3, r3, #1
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	bf14      	ite	ne
 8008e86:	2301      	movne	r3, #1
 8008e88:	2300      	moveq	r3, #0
 8008e8a:	b2db      	uxtb	r3, r3
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d106      	bne.n	8008e9e <USBH_ParseDevDesc+0xb6>
 8008e90:	e001      	b.n	8008e96 <USBH_ParseDevDesc+0xae>
 8008e92:	2b40      	cmp	r3, #64	@ 0x40
 8008e94:	d003      	beq.n	8008e9e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8008e96:	693b      	ldr	r3, [r7, #16]
 8008e98:	2208      	movs	r2, #8
 8008e9a:	71da      	strb	r2, [r3, #7]
        break;
 8008e9c:	e000      	b.n	8008ea0 <USBH_ParseDevDesc+0xb8>
        break;
 8008e9e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8008ea0:	e00e      	b.n	8008ec0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008ea8:	2b02      	cmp	r3, #2
 8008eaa:	d107      	bne.n	8008ebc <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	79db      	ldrb	r3, [r3, #7]
 8008eb0:	2b08      	cmp	r3, #8
 8008eb2:	d005      	beq.n	8008ec0 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8008eb4:	693b      	ldr	r3, [r7, #16]
 8008eb6:	2208      	movs	r2, #8
 8008eb8:	71da      	strb	r2, [r3, #7]
 8008eba:	e001      	b.n	8008ec0 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008ebc:	2303      	movs	r3, #3
 8008ebe:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8008ec0:	88fb      	ldrh	r3, [r7, #6]
 8008ec2:	2b08      	cmp	r3, #8
 8008ec4:	d936      	bls.n	8008f34 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	3308      	adds	r3, #8
 8008eca:	781b      	ldrb	r3, [r3, #0]
 8008ecc:	461a      	mov	r2, r3
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	3309      	adds	r3, #9
 8008ed2:	781b      	ldrb	r3, [r3, #0]
 8008ed4:	021b      	lsls	r3, r3, #8
 8008ed6:	b29b      	uxth	r3, r3
 8008ed8:	4313      	orrs	r3, r2
 8008eda:	b29a      	uxth	r2, r3
 8008edc:	693b      	ldr	r3, [r7, #16]
 8008ede:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	330a      	adds	r3, #10
 8008ee4:	781b      	ldrb	r3, [r3, #0]
 8008ee6:	461a      	mov	r2, r3
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	330b      	adds	r3, #11
 8008eec:	781b      	ldrb	r3, [r3, #0]
 8008eee:	021b      	lsls	r3, r3, #8
 8008ef0:	b29b      	uxth	r3, r3
 8008ef2:	4313      	orrs	r3, r2
 8008ef4:	b29a      	uxth	r2, r3
 8008ef6:	693b      	ldr	r3, [r7, #16]
 8008ef8:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	330c      	adds	r3, #12
 8008efe:	781b      	ldrb	r3, [r3, #0]
 8008f00:	461a      	mov	r2, r3
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	330d      	adds	r3, #13
 8008f06:	781b      	ldrb	r3, [r3, #0]
 8008f08:	021b      	lsls	r3, r3, #8
 8008f0a:	b29b      	uxth	r3, r3
 8008f0c:	4313      	orrs	r3, r2
 8008f0e:	b29a      	uxth	r2, r3
 8008f10:	693b      	ldr	r3, [r7, #16]
 8008f12:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	7b9a      	ldrb	r2, [r3, #14]
 8008f18:	693b      	ldr	r3, [r7, #16]
 8008f1a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	7bda      	ldrb	r2, [r3, #15]
 8008f20:	693b      	ldr	r3, [r7, #16]
 8008f22:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	7c1a      	ldrb	r2, [r3, #16]
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	7c5a      	ldrb	r2, [r3, #17]
 8008f30:	693b      	ldr	r3, [r7, #16]
 8008f32:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8008f34:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f36:	4618      	mov	r0, r3
 8008f38:	371c      	adds	r7, #28
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f40:	4770      	bx	lr
 8008f42:	bf00      	nop
 8008f44:	01000101 	.word	0x01000101

08008f48 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b08c      	sub	sp, #48	@ 0x30
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	60f8      	str	r0, [r7, #12]
 8008f50:	60b9      	str	r1, [r7, #8]
 8008f52:	4613      	mov	r3, r2
 8008f54:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008f5c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8008f5e:	2300      	movs	r3, #0
 8008f60:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008f64:	2300      	movs	r3, #0
 8008f66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d101      	bne.n	8008f7a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8008f76:	2302      	movs	r3, #2
 8008f78:	e0de      	b.n	8009138 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8008f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f80:	781b      	ldrb	r3, [r3, #0]
 8008f82:	2b09      	cmp	r3, #9
 8008f84:	d002      	beq.n	8008f8c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8008f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f88:	2209      	movs	r2, #9
 8008f8a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	781a      	ldrb	r2, [r3, #0]
 8008f90:	6a3b      	ldr	r3, [r7, #32]
 8008f92:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	785a      	ldrb	r2, [r3, #1]
 8008f98:	6a3b      	ldr	r3, [r7, #32]
 8008f9a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	3302      	adds	r3, #2
 8008fa0:	781b      	ldrb	r3, [r3, #0]
 8008fa2:	461a      	mov	r2, r3
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	3303      	adds	r3, #3
 8008fa8:	781b      	ldrb	r3, [r3, #0]
 8008faa:	021b      	lsls	r3, r3, #8
 8008fac:	b29b      	uxth	r3, r3
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	b29b      	uxth	r3, r3
 8008fb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008fb6:	bf28      	it	cs
 8008fb8:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8008fbc:	b29a      	uxth	r2, r3
 8008fbe:	6a3b      	ldr	r3, [r7, #32]
 8008fc0:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	791a      	ldrb	r2, [r3, #4]
 8008fc6:	6a3b      	ldr	r3, [r7, #32]
 8008fc8:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	795a      	ldrb	r2, [r3, #5]
 8008fce:	6a3b      	ldr	r3, [r7, #32]
 8008fd0:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8008fd2:	68bb      	ldr	r3, [r7, #8]
 8008fd4:	799a      	ldrb	r2, [r3, #6]
 8008fd6:	6a3b      	ldr	r3, [r7, #32]
 8008fd8:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8008fda:	68bb      	ldr	r3, [r7, #8]
 8008fdc:	79da      	ldrb	r2, [r3, #7]
 8008fde:	6a3b      	ldr	r3, [r7, #32]
 8008fe0:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	7a1a      	ldrb	r2, [r3, #8]
 8008fe6:	6a3b      	ldr	r3, [r7, #32]
 8008fe8:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008fea:	88fb      	ldrh	r3, [r7, #6]
 8008fec:	2b09      	cmp	r3, #9
 8008fee:	f240 80a1 	bls.w	8009134 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8008ff2:	2309      	movs	r3, #9
 8008ff4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008ffa:	e085      	b.n	8009108 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008ffc:	f107 0316 	add.w	r3, r7, #22
 8009000:	4619      	mov	r1, r3
 8009002:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009004:	f000 f9e6 	bl	80093d4 <USBH_GetNextDesc>
 8009008:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800900a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800900c:	785b      	ldrb	r3, [r3, #1]
 800900e:	2b04      	cmp	r3, #4
 8009010:	d17a      	bne.n	8009108 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009014:	781b      	ldrb	r3, [r3, #0]
 8009016:	2b09      	cmp	r3, #9
 8009018:	d002      	beq.n	8009020 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800901a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800901c:	2209      	movs	r2, #9
 800901e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009020:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009024:	221a      	movs	r2, #26
 8009026:	fb02 f303 	mul.w	r3, r2, r3
 800902a:	3308      	adds	r3, #8
 800902c:	6a3a      	ldr	r2, [r7, #32]
 800902e:	4413      	add	r3, r2
 8009030:	3302      	adds	r3, #2
 8009032:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009034:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009036:	69f8      	ldr	r0, [r7, #28]
 8009038:	f000 f882 	bl	8009140 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800903c:	2300      	movs	r3, #0
 800903e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009042:	2300      	movs	r3, #0
 8009044:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009046:	e043      	b.n	80090d0 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009048:	f107 0316 	add.w	r3, r7, #22
 800904c:	4619      	mov	r1, r3
 800904e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009050:	f000 f9c0 	bl	80093d4 <USBH_GetNextDesc>
 8009054:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009058:	785b      	ldrb	r3, [r3, #1]
 800905a:	2b05      	cmp	r3, #5
 800905c:	d138      	bne.n	80090d0 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800905e:	69fb      	ldr	r3, [r7, #28]
 8009060:	795b      	ldrb	r3, [r3, #5]
 8009062:	2b01      	cmp	r3, #1
 8009064:	d113      	bne.n	800908e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009066:	69fb      	ldr	r3, [r7, #28]
 8009068:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800906a:	2b02      	cmp	r3, #2
 800906c:	d003      	beq.n	8009076 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800906e:	69fb      	ldr	r3, [r7, #28]
 8009070:	799b      	ldrb	r3, [r3, #6]
 8009072:	2b03      	cmp	r3, #3
 8009074:	d10b      	bne.n	800908e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009076:	69fb      	ldr	r3, [r7, #28]
 8009078:	79db      	ldrb	r3, [r3, #7]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d10b      	bne.n	8009096 <USBH_ParseCfgDesc+0x14e>
 800907e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	2b09      	cmp	r3, #9
 8009084:	d007      	beq.n	8009096 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8009086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009088:	2209      	movs	r2, #9
 800908a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800908c:	e003      	b.n	8009096 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800908e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009090:	2207      	movs	r2, #7
 8009092:	701a      	strb	r2, [r3, #0]
 8009094:	e000      	b.n	8009098 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009096:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009098:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800909c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80090a0:	3201      	adds	r2, #1
 80090a2:	00d2      	lsls	r2, r2, #3
 80090a4:	211a      	movs	r1, #26
 80090a6:	fb01 f303 	mul.w	r3, r1, r3
 80090aa:	4413      	add	r3, r2
 80090ac:	3308      	adds	r3, #8
 80090ae:	6a3a      	ldr	r2, [r7, #32]
 80090b0:	4413      	add	r3, r2
 80090b2:	3304      	adds	r3, #4
 80090b4:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80090b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80090b8:	69b9      	ldr	r1, [r7, #24]
 80090ba:	68f8      	ldr	r0, [r7, #12]
 80090bc:	f000 f86f 	bl	800919e <USBH_ParseEPDesc>
 80090c0:	4603      	mov	r3, r0
 80090c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 80090c6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80090ca:	3301      	adds	r3, #1
 80090cc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80090d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80090d4:	2b01      	cmp	r3, #1
 80090d6:	d80a      	bhi.n	80090ee <USBH_ParseCfgDesc+0x1a6>
 80090d8:	69fb      	ldr	r3, [r7, #28]
 80090da:	791b      	ldrb	r3, [r3, #4]
 80090dc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80090e0:	429a      	cmp	r2, r3
 80090e2:	d204      	bcs.n	80090ee <USBH_ParseCfgDesc+0x1a6>
 80090e4:	6a3b      	ldr	r3, [r7, #32]
 80090e6:	885a      	ldrh	r2, [r3, #2]
 80090e8:	8afb      	ldrh	r3, [r7, #22]
 80090ea:	429a      	cmp	r2, r3
 80090ec:	d8ac      	bhi.n	8009048 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80090ee:	69fb      	ldr	r3, [r7, #28]
 80090f0:	791b      	ldrb	r3, [r3, #4]
 80090f2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80090f6:	429a      	cmp	r2, r3
 80090f8:	d201      	bcs.n	80090fe <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 80090fa:	2303      	movs	r3, #3
 80090fc:	e01c      	b.n	8009138 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 80090fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009102:	3301      	adds	r3, #1
 8009104:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009108:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800910c:	2b01      	cmp	r3, #1
 800910e:	d805      	bhi.n	800911c <USBH_ParseCfgDesc+0x1d4>
 8009110:	6a3b      	ldr	r3, [r7, #32]
 8009112:	885a      	ldrh	r2, [r3, #2]
 8009114:	8afb      	ldrh	r3, [r7, #22]
 8009116:	429a      	cmp	r2, r3
 8009118:	f63f af70 	bhi.w	8008ffc <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800911c:	6a3b      	ldr	r3, [r7, #32]
 800911e:	791b      	ldrb	r3, [r3, #4]
 8009120:	2b02      	cmp	r3, #2
 8009122:	bf28      	it	cs
 8009124:	2302      	movcs	r3, #2
 8009126:	b2db      	uxtb	r3, r3
 8009128:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800912c:	429a      	cmp	r2, r3
 800912e:	d201      	bcs.n	8009134 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8009130:	2303      	movs	r3, #3
 8009132:	e001      	b.n	8009138 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8009134:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009138:	4618      	mov	r0, r3
 800913a:	3730      	adds	r7, #48	@ 0x30
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}

08009140 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009140:	b480      	push	{r7}
 8009142:	b083      	sub	sp, #12
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
 8009148:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	781a      	ldrb	r2, [r3, #0]
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	785a      	ldrb	r2, [r3, #1]
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	789a      	ldrb	r2, [r3, #2]
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	78da      	ldrb	r2, [r3, #3]
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	791a      	ldrb	r2, [r3, #4]
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	795a      	ldrb	r2, [r3, #5]
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	799a      	ldrb	r2, [r3, #6]
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	79da      	ldrb	r2, [r3, #7]
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	7a1a      	ldrb	r2, [r3, #8]
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	721a      	strb	r2, [r3, #8]
}
 8009192:	bf00      	nop
 8009194:	370c      	adds	r7, #12
 8009196:	46bd      	mov	sp, r7
 8009198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919c:	4770      	bx	lr

0800919e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800919e:	b480      	push	{r7}
 80091a0:	b087      	sub	sp, #28
 80091a2:	af00      	add	r7, sp, #0
 80091a4:	60f8      	str	r0, [r7, #12]
 80091a6:	60b9      	str	r1, [r7, #8]
 80091a8:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80091aa:	2300      	movs	r3, #0
 80091ac:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	781a      	ldrb	r2, [r3, #0]
 80091b2:	68bb      	ldr	r3, [r7, #8]
 80091b4:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	785a      	ldrb	r2, [r3, #1]
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	789a      	ldrb	r2, [r3, #2]
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	78da      	ldrb	r2, [r3, #3]
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	3304      	adds	r3, #4
 80091d2:	781b      	ldrb	r3, [r3, #0]
 80091d4:	461a      	mov	r2, r3
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	3305      	adds	r3, #5
 80091da:	781b      	ldrb	r3, [r3, #0]
 80091dc:	021b      	lsls	r3, r3, #8
 80091de:	b29b      	uxth	r3, r3
 80091e0:	4313      	orrs	r3, r2
 80091e2:	b29a      	uxth	r2, r3
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	799a      	ldrb	r2, [r3, #6]
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80091f0:	68bb      	ldr	r3, [r7, #8]
 80091f2:	889b      	ldrh	r3, [r3, #4]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d009      	beq.n	800920c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80091fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009200:	d804      	bhi.n	800920c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009206:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800920a:	d901      	bls.n	8009210 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800920c:	2303      	movs	r3, #3
 800920e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009216:	2b00      	cmp	r3, #0
 8009218:	d136      	bne.n	8009288 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	78db      	ldrb	r3, [r3, #3]
 800921e:	f003 0303 	and.w	r3, r3, #3
 8009222:	2b02      	cmp	r3, #2
 8009224:	d108      	bne.n	8009238 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	889b      	ldrh	r3, [r3, #4]
 800922a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800922e:	f240 8097 	bls.w	8009360 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009232:	2303      	movs	r3, #3
 8009234:	75fb      	strb	r3, [r7, #23]
 8009236:	e093      	b.n	8009360 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	78db      	ldrb	r3, [r3, #3]
 800923c:	f003 0303 	and.w	r3, r3, #3
 8009240:	2b00      	cmp	r3, #0
 8009242:	d107      	bne.n	8009254 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	889b      	ldrh	r3, [r3, #4]
 8009248:	2b40      	cmp	r3, #64	@ 0x40
 800924a:	f240 8089 	bls.w	8009360 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800924e:	2303      	movs	r3, #3
 8009250:	75fb      	strb	r3, [r7, #23]
 8009252:	e085      	b.n	8009360 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009254:	68bb      	ldr	r3, [r7, #8]
 8009256:	78db      	ldrb	r3, [r3, #3]
 8009258:	f003 0303 	and.w	r3, r3, #3
 800925c:	2b01      	cmp	r3, #1
 800925e:	d005      	beq.n	800926c <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	78db      	ldrb	r3, [r3, #3]
 8009264:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009268:	2b03      	cmp	r3, #3
 800926a:	d10a      	bne.n	8009282 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	799b      	ldrb	r3, [r3, #6]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d003      	beq.n	800927c <USBH_ParseEPDesc+0xde>
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	799b      	ldrb	r3, [r3, #6]
 8009278:	2b10      	cmp	r3, #16
 800927a:	d970      	bls.n	800935e <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800927c:	2303      	movs	r3, #3
 800927e:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009280:	e06d      	b.n	800935e <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009282:	2303      	movs	r3, #3
 8009284:	75fb      	strb	r3, [r7, #23]
 8009286:	e06b      	b.n	8009360 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800928e:	2b01      	cmp	r3, #1
 8009290:	d13c      	bne.n	800930c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009292:	68bb      	ldr	r3, [r7, #8]
 8009294:	78db      	ldrb	r3, [r3, #3]
 8009296:	f003 0303 	and.w	r3, r3, #3
 800929a:	2b02      	cmp	r3, #2
 800929c:	d005      	beq.n	80092aa <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	78db      	ldrb	r3, [r3, #3]
 80092a2:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d106      	bne.n	80092b8 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	889b      	ldrh	r3, [r3, #4]
 80092ae:	2b40      	cmp	r3, #64	@ 0x40
 80092b0:	d956      	bls.n	8009360 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80092b2:	2303      	movs	r3, #3
 80092b4:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 80092b6:	e053      	b.n	8009360 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	78db      	ldrb	r3, [r3, #3]
 80092bc:	f003 0303 	and.w	r3, r3, #3
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d10e      	bne.n	80092e2 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	799b      	ldrb	r3, [r3, #6]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d007      	beq.n	80092dc <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 80092d0:	2b10      	cmp	r3, #16
 80092d2:	d803      	bhi.n	80092dc <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 80092d4:	68bb      	ldr	r3, [r7, #8]
 80092d6:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 80092d8:	2b40      	cmp	r3, #64	@ 0x40
 80092da:	d941      	bls.n	8009360 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80092dc:	2303      	movs	r3, #3
 80092de:	75fb      	strb	r3, [r7, #23]
 80092e0:	e03e      	b.n	8009360 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	78db      	ldrb	r3, [r3, #3]
 80092e6:	f003 0303 	and.w	r3, r3, #3
 80092ea:	2b03      	cmp	r3, #3
 80092ec:	d10b      	bne.n	8009306 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	799b      	ldrb	r3, [r3, #6]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d004      	beq.n	8009300 <USBH_ParseEPDesc+0x162>
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	889b      	ldrh	r3, [r3, #4]
 80092fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80092fe:	d32f      	bcc.n	8009360 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009300:	2303      	movs	r3, #3
 8009302:	75fb      	strb	r3, [r7, #23]
 8009304:	e02c      	b.n	8009360 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009306:	2303      	movs	r3, #3
 8009308:	75fb      	strb	r3, [r7, #23]
 800930a:	e029      	b.n	8009360 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009312:	2b02      	cmp	r3, #2
 8009314:	d120      	bne.n	8009358 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009316:	68bb      	ldr	r3, [r7, #8]
 8009318:	78db      	ldrb	r3, [r3, #3]
 800931a:	f003 0303 	and.w	r3, r3, #3
 800931e:	2b00      	cmp	r3, #0
 8009320:	d106      	bne.n	8009330 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	889b      	ldrh	r3, [r3, #4]
 8009326:	2b08      	cmp	r3, #8
 8009328:	d01a      	beq.n	8009360 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800932a:	2303      	movs	r3, #3
 800932c:	75fb      	strb	r3, [r7, #23]
 800932e:	e017      	b.n	8009360 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009330:	68bb      	ldr	r3, [r7, #8]
 8009332:	78db      	ldrb	r3, [r3, #3]
 8009334:	f003 0303 	and.w	r3, r3, #3
 8009338:	2b03      	cmp	r3, #3
 800933a:	d10a      	bne.n	8009352 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	799b      	ldrb	r3, [r3, #6]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d003      	beq.n	800934c <USBH_ParseEPDesc+0x1ae>
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	889b      	ldrh	r3, [r3, #4]
 8009348:	2b08      	cmp	r3, #8
 800934a:	d909      	bls.n	8009360 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800934c:	2303      	movs	r3, #3
 800934e:	75fb      	strb	r3, [r7, #23]
 8009350:	e006      	b.n	8009360 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009352:	2303      	movs	r3, #3
 8009354:	75fb      	strb	r3, [r7, #23]
 8009356:	e003      	b.n	8009360 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009358:	2303      	movs	r3, #3
 800935a:	75fb      	strb	r3, [r7, #23]
 800935c:	e000      	b.n	8009360 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800935e:	bf00      	nop
  }

  return status;
 8009360:	7dfb      	ldrb	r3, [r7, #23]
}
 8009362:	4618      	mov	r0, r3
 8009364:	371c      	adds	r7, #28
 8009366:	46bd      	mov	sp, r7
 8009368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936c:	4770      	bx	lr

0800936e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800936e:	b480      	push	{r7}
 8009370:	b087      	sub	sp, #28
 8009372:	af00      	add	r7, sp, #0
 8009374:	60f8      	str	r0, [r7, #12]
 8009376:	60b9      	str	r1, [r7, #8]
 8009378:	4613      	mov	r3, r2
 800937a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	3301      	adds	r3, #1
 8009380:	781b      	ldrb	r3, [r3, #0]
 8009382:	2b03      	cmp	r3, #3
 8009384:	d120      	bne.n	80093c8 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	781b      	ldrb	r3, [r3, #0]
 800938a:	1e9a      	subs	r2, r3, #2
 800938c:	88fb      	ldrh	r3, [r7, #6]
 800938e:	4293      	cmp	r3, r2
 8009390:	bf28      	it	cs
 8009392:	4613      	movcs	r3, r2
 8009394:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	3302      	adds	r3, #2
 800939a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800939c:	2300      	movs	r3, #0
 800939e:	82fb      	strh	r3, [r7, #22]
 80093a0:	e00b      	b.n	80093ba <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80093a2:	8afb      	ldrh	r3, [r7, #22]
 80093a4:	68fa      	ldr	r2, [r7, #12]
 80093a6:	4413      	add	r3, r2
 80093a8:	781a      	ldrb	r2, [r3, #0]
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	701a      	strb	r2, [r3, #0]
      pdest++;
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	3301      	adds	r3, #1
 80093b2:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80093b4:	8afb      	ldrh	r3, [r7, #22]
 80093b6:	3302      	adds	r3, #2
 80093b8:	82fb      	strh	r3, [r7, #22]
 80093ba:	8afa      	ldrh	r2, [r7, #22]
 80093bc:	8abb      	ldrh	r3, [r7, #20]
 80093be:	429a      	cmp	r2, r3
 80093c0:	d3ef      	bcc.n	80093a2 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80093c2:	68bb      	ldr	r3, [r7, #8]
 80093c4:	2200      	movs	r2, #0
 80093c6:	701a      	strb	r2, [r3, #0]
  }
}
 80093c8:	bf00      	nop
 80093ca:	371c      	adds	r7, #28
 80093cc:	46bd      	mov	sp, r7
 80093ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d2:	4770      	bx	lr

080093d4 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80093d4:	b480      	push	{r7}
 80093d6:	b085      	sub	sp, #20
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
 80093dc:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	881b      	ldrh	r3, [r3, #0]
 80093e2:	687a      	ldr	r2, [r7, #4]
 80093e4:	7812      	ldrb	r2, [r2, #0]
 80093e6:	4413      	add	r3, r2
 80093e8:	b29a      	uxth	r2, r3
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	781b      	ldrb	r3, [r3, #0]
 80093f2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	4413      	add	r3, r2
 80093f8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80093fa:	68fb      	ldr	r3, [r7, #12]
}
 80093fc:	4618      	mov	r0, r3
 80093fe:	3714      	adds	r7, #20
 8009400:	46bd      	mov	sp, r7
 8009402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009406:	4770      	bx	lr

08009408 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b086      	sub	sp, #24
 800940c:	af00      	add	r7, sp, #0
 800940e:	60f8      	str	r0, [r7, #12]
 8009410:	60b9      	str	r1, [r7, #8]
 8009412:	4613      	mov	r3, r2
 8009414:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009416:	2301      	movs	r3, #1
 8009418:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	789b      	ldrb	r3, [r3, #2]
 800941e:	2b01      	cmp	r3, #1
 8009420:	d002      	beq.n	8009428 <USBH_CtlReq+0x20>
 8009422:	2b02      	cmp	r3, #2
 8009424:	d015      	beq.n	8009452 <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8009426:	e033      	b.n	8009490 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	68ba      	ldr	r2, [r7, #8]
 800942c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	88fa      	ldrh	r2, [r7, #6]
 8009432:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2201      	movs	r2, #1
 8009438:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	2202      	movs	r2, #2
 800943e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009440:	2301      	movs	r3, #1
 8009442:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009444:	2300      	movs	r3, #0
 8009446:	2200      	movs	r2, #0
 8009448:	2103      	movs	r1, #3
 800944a:	68f8      	ldr	r0, [r7, #12]
 800944c:	f7ff fb32 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 8009450:	e01e      	b.n	8009490 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 8009452:	68f8      	ldr	r0, [r7, #12]
 8009454:	f000 f822 	bl	800949c <USBH_HandleControl>
 8009458:	4603      	mov	r3, r0
 800945a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800945c:	7dfb      	ldrb	r3, [r7, #23]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d002      	beq.n	8009468 <USBH_CtlReq+0x60>
 8009462:	7dfb      	ldrb	r3, [r7, #23]
 8009464:	2b03      	cmp	r3, #3
 8009466:	d106      	bne.n	8009476 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	2201      	movs	r2, #1
 800946c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	2200      	movs	r2, #0
 8009472:	761a      	strb	r2, [r3, #24]
 8009474:	e005      	b.n	8009482 <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 8009476:	7dfb      	ldrb	r3, [r7, #23]
 8009478:	2b02      	cmp	r3, #2
 800947a:	d102      	bne.n	8009482 <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	2201      	movs	r2, #1
 8009480:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009482:	2300      	movs	r3, #0
 8009484:	2200      	movs	r2, #0
 8009486:	2103      	movs	r1, #3
 8009488:	68f8      	ldr	r0, [r7, #12]
 800948a:	f7ff fb13 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 800948e:	bf00      	nop
  }
  return status;
 8009490:	7dfb      	ldrb	r3, [r7, #23]
}
 8009492:	4618      	mov	r0, r3
 8009494:	3718      	adds	r7, #24
 8009496:	46bd      	mov	sp, r7
 8009498:	bd80      	pop	{r7, pc}
	...

0800949c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b086      	sub	sp, #24
 80094a0:	af02      	add	r7, sp, #8
 80094a2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80094a4:	2301      	movs	r3, #1
 80094a6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80094a8:	2300      	movs	r3, #0
 80094aa:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	7e1b      	ldrb	r3, [r3, #24]
 80094b0:	3b01      	subs	r3, #1
 80094b2:	2b0a      	cmp	r3, #10
 80094b4:	f200 81b2 	bhi.w	800981c <USBH_HandleControl+0x380>
 80094b8:	a201      	add	r2, pc, #4	@ (adr r2, 80094c0 <USBH_HandleControl+0x24>)
 80094ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094be:	bf00      	nop
 80094c0:	080094ed 	.word	0x080094ed
 80094c4:	08009507 	.word	0x08009507
 80094c8:	08009589 	.word	0x08009589
 80094cc:	080095af 	.word	0x080095af
 80094d0:	0800960d 	.word	0x0800960d
 80094d4:	08009637 	.word	0x08009637
 80094d8:	080096b9 	.word	0x080096b9
 80094dc:	080096db 	.word	0x080096db
 80094e0:	0800973d 	.word	0x0800973d
 80094e4:	08009763 	.word	0x08009763
 80094e8:	080097c5 	.word	0x080097c5
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f103 0110 	add.w	r1, r3, #16
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	795b      	ldrb	r3, [r3, #5]
 80094f6:	461a      	mov	r2, r3
 80094f8:	6878      	ldr	r0, [r7, #4]
 80094fa:	f000 f99f 	bl	800983c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2202      	movs	r2, #2
 8009502:	761a      	strb	r2, [r3, #24]
      break;
 8009504:	e195      	b.n	8009832 <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	795b      	ldrb	r3, [r3, #5]
 800950a:	4619      	mov	r1, r3
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f004 f8d9 	bl	800d6c4 <USBH_LL_GetURBState>
 8009512:	4603      	mov	r3, r0
 8009514:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009516:	7bbb      	ldrb	r3, [r7, #14]
 8009518:	2b01      	cmp	r3, #1
 800951a:	d124      	bne.n	8009566 <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	7c1b      	ldrb	r3, [r3, #16]
 8009520:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009524:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	8adb      	ldrh	r3, [r3, #22]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d00a      	beq.n	8009544 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800952e:	7b7b      	ldrb	r3, [r7, #13]
 8009530:	2b80      	cmp	r3, #128	@ 0x80
 8009532:	d103      	bne.n	800953c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2203      	movs	r2, #3
 8009538:	761a      	strb	r2, [r3, #24]
 800953a:	e00d      	b.n	8009558 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2205      	movs	r2, #5
 8009540:	761a      	strb	r2, [r3, #24]
 8009542:	e009      	b.n	8009558 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 8009544:	7b7b      	ldrb	r3, [r7, #13]
 8009546:	2b80      	cmp	r3, #128	@ 0x80
 8009548:	d103      	bne.n	8009552 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2209      	movs	r2, #9
 800954e:	761a      	strb	r2, [r3, #24]
 8009550:	e002      	b.n	8009558 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	2207      	movs	r2, #7
 8009556:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009558:	2300      	movs	r3, #0
 800955a:	2200      	movs	r2, #0
 800955c:	2103      	movs	r1, #3
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f7ff faa8 	bl	8008ab4 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009564:	e15c      	b.n	8009820 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009566:	7bbb      	ldrb	r3, [r7, #14]
 8009568:	2b04      	cmp	r3, #4
 800956a:	d003      	beq.n	8009574 <USBH_HandleControl+0xd8>
 800956c:	7bbb      	ldrb	r3, [r7, #14]
 800956e:	2b02      	cmp	r3, #2
 8009570:	f040 8156 	bne.w	8009820 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	220b      	movs	r2, #11
 8009578:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800957a:	2300      	movs	r3, #0
 800957c:	2200      	movs	r2, #0
 800957e:	2103      	movs	r1, #3
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f7ff fa97 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 8009586:	e14b      	b.n	8009820 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800958e:	b29a      	uxth	r2, r3
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	6899      	ldr	r1, [r3, #8]
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	899a      	ldrh	r2, [r3, #12]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	791b      	ldrb	r3, [r3, #4]
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f000 f98a 	bl	80098ba <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2204      	movs	r2, #4
 80095aa:	761a      	strb	r2, [r3, #24]
      break;
 80095ac:	e141      	b.n	8009832 <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	791b      	ldrb	r3, [r3, #4]
 80095b2:	4619      	mov	r1, r3
 80095b4:	6878      	ldr	r0, [r7, #4]
 80095b6:	f004 f885 	bl	800d6c4 <USBH_LL_GetURBState>
 80095ba:	4603      	mov	r3, r0
 80095bc:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80095be:	7bbb      	ldrb	r3, [r7, #14]
 80095c0:	2b01      	cmp	r3, #1
 80095c2:	d109      	bne.n	80095d8 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2209      	movs	r2, #9
 80095c8:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80095ca:	2300      	movs	r3, #0
 80095cc:	2200      	movs	r2, #0
 80095ce:	2103      	movs	r1, #3
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f7ff fa6f 	bl	8008ab4 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80095d6:	e125      	b.n	8009824 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 80095d8:	7bbb      	ldrb	r3, [r7, #14]
 80095da:	2b05      	cmp	r3, #5
 80095dc:	d108      	bne.n	80095f0 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 80095de:	2303      	movs	r3, #3
 80095e0:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80095e2:	2300      	movs	r3, #0
 80095e4:	2200      	movs	r2, #0
 80095e6:	2103      	movs	r1, #3
 80095e8:	6878      	ldr	r0, [r7, #4]
 80095ea:	f7ff fa63 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 80095ee:	e119      	b.n	8009824 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 80095f0:	7bbb      	ldrb	r3, [r7, #14]
 80095f2:	2b04      	cmp	r3, #4
 80095f4:	f040 8116 	bne.w	8009824 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	220b      	movs	r2, #11
 80095fc:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80095fe:	2300      	movs	r3, #0
 8009600:	2200      	movs	r2, #0
 8009602:	2103      	movs	r1, #3
 8009604:	6878      	ldr	r0, [r7, #4]
 8009606:	f7ff fa55 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 800960a:	e10b      	b.n	8009824 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	6899      	ldr	r1, [r3, #8]
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	899a      	ldrh	r2, [r3, #12]
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	795b      	ldrb	r3, [r3, #5]
 8009618:	2001      	movs	r0, #1
 800961a:	9000      	str	r0, [sp, #0]
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f000 f927 	bl	8009870 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009628:	b29a      	uxth	r2, r3
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2206      	movs	r2, #6
 8009632:	761a      	strb	r2, [r3, #24]
      break;
 8009634:	e0fd      	b.n	8009832 <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	795b      	ldrb	r3, [r3, #5]
 800963a:	4619      	mov	r1, r3
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f004 f841 	bl	800d6c4 <USBH_LL_GetURBState>
 8009642:	4603      	mov	r3, r0
 8009644:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009646:	7bbb      	ldrb	r3, [r7, #14]
 8009648:	2b01      	cmp	r3, #1
 800964a:	d109      	bne.n	8009660 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2207      	movs	r2, #7
 8009650:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009652:	2300      	movs	r3, #0
 8009654:	2200      	movs	r2, #0
 8009656:	2103      	movs	r1, #3
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f7ff fa2b 	bl	8008ab4 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800965e:	e0e3      	b.n	8009828 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 8009660:	7bbb      	ldrb	r3, [r7, #14]
 8009662:	2b05      	cmp	r3, #5
 8009664:	d10b      	bne.n	800967e <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	220c      	movs	r2, #12
 800966a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800966c:	2303      	movs	r3, #3
 800966e:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009670:	2300      	movs	r3, #0
 8009672:	2200      	movs	r2, #0
 8009674:	2103      	movs	r1, #3
 8009676:	6878      	ldr	r0, [r7, #4]
 8009678:	f7ff fa1c 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 800967c:	e0d4      	b.n	8009828 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 800967e:	7bbb      	ldrb	r3, [r7, #14]
 8009680:	2b02      	cmp	r3, #2
 8009682:	d109      	bne.n	8009698 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2205      	movs	r2, #5
 8009688:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800968a:	2300      	movs	r3, #0
 800968c:	2200      	movs	r2, #0
 800968e:	2103      	movs	r1, #3
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	f7ff fa0f 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 8009696:	e0c7      	b.n	8009828 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 8009698:	7bbb      	ldrb	r3, [r7, #14]
 800969a:	2b04      	cmp	r3, #4
 800969c:	f040 80c4 	bne.w	8009828 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	220b      	movs	r2, #11
 80096a4:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80096a6:	2302      	movs	r3, #2
 80096a8:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80096aa:	2300      	movs	r3, #0
 80096ac:	2200      	movs	r2, #0
 80096ae:	2103      	movs	r1, #3
 80096b0:	6878      	ldr	r0, [r7, #4]
 80096b2:	f7ff f9ff 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 80096b6:	e0b7      	b.n	8009828 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	791b      	ldrb	r3, [r3, #4]
 80096bc:	2200      	movs	r2, #0
 80096be:	2100      	movs	r1, #0
 80096c0:	6878      	ldr	r0, [r7, #4]
 80096c2:	f000 f8fa 	bl	80098ba <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80096cc:	b29a      	uxth	r2, r3
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2208      	movs	r2, #8
 80096d6:	761a      	strb	r2, [r3, #24]

      break;
 80096d8:	e0ab      	b.n	8009832 <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	791b      	ldrb	r3, [r3, #4]
 80096de:	4619      	mov	r1, r3
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f003 ffef 	bl	800d6c4 <USBH_LL_GetURBState>
 80096e6:	4603      	mov	r3, r0
 80096e8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80096ea:	7bbb      	ldrb	r3, [r7, #14]
 80096ec:	2b01      	cmp	r3, #1
 80096ee:	d10b      	bne.n	8009708 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	220d      	movs	r2, #13
 80096f4:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80096f6:	2300      	movs	r3, #0
 80096f8:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80096fa:	2300      	movs	r3, #0
 80096fc:	2200      	movs	r2, #0
 80096fe:	2103      	movs	r1, #3
 8009700:	6878      	ldr	r0, [r7, #4]
 8009702:	f7ff f9d7 	bl	8008ab4 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009706:	e091      	b.n	800982c <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 8009708:	7bbb      	ldrb	r3, [r7, #14]
 800970a:	2b04      	cmp	r3, #4
 800970c:	d109      	bne.n	8009722 <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	220b      	movs	r2, #11
 8009712:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009714:	2300      	movs	r3, #0
 8009716:	2200      	movs	r2, #0
 8009718:	2103      	movs	r1, #3
 800971a:	6878      	ldr	r0, [r7, #4]
 800971c:	f7ff f9ca 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 8009720:	e084      	b.n	800982c <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 8009722:	7bbb      	ldrb	r3, [r7, #14]
 8009724:	2b05      	cmp	r3, #5
 8009726:	f040 8081 	bne.w	800982c <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 800972a:	2303      	movs	r3, #3
 800972c:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800972e:	2300      	movs	r3, #0
 8009730:	2200      	movs	r2, #0
 8009732:	2103      	movs	r1, #3
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	f7ff f9bd 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 800973a:	e077      	b.n	800982c <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	795b      	ldrb	r3, [r3, #5]
 8009740:	2201      	movs	r2, #1
 8009742:	9200      	str	r2, [sp, #0]
 8009744:	2200      	movs	r2, #0
 8009746:	2100      	movs	r1, #0
 8009748:	6878      	ldr	r0, [r7, #4]
 800974a:	f000 f891 	bl	8009870 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009754:	b29a      	uxth	r2, r3
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	220a      	movs	r2, #10
 800975e:	761a      	strb	r2, [r3, #24]
      break;
 8009760:	e067      	b.n	8009832 <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	795b      	ldrb	r3, [r3, #5]
 8009766:	4619      	mov	r1, r3
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f003 ffab 	bl	800d6c4 <USBH_LL_GetURBState>
 800976e:	4603      	mov	r3, r0
 8009770:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009772:	7bbb      	ldrb	r3, [r7, #14]
 8009774:	2b01      	cmp	r3, #1
 8009776:	d10b      	bne.n	8009790 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 8009778:	2300      	movs	r3, #0
 800977a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	220d      	movs	r2, #13
 8009780:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8009782:	2300      	movs	r3, #0
 8009784:	2200      	movs	r2, #0
 8009786:	2103      	movs	r1, #3
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	f7ff f993 	bl	8008ab4 <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800978e:	e04f      	b.n	8009830 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009790:	7bbb      	ldrb	r3, [r7, #14]
 8009792:	2b02      	cmp	r3, #2
 8009794:	d109      	bne.n	80097aa <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2209      	movs	r2, #9
 800979a:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800979c:	2300      	movs	r3, #0
 800979e:	2200      	movs	r2, #0
 80097a0:	2103      	movs	r1, #3
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f7ff f986 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 80097a8:	e042      	b.n	8009830 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 80097aa:	7bbb      	ldrb	r3, [r7, #14]
 80097ac:	2b04      	cmp	r3, #4
 80097ae:	d13f      	bne.n	8009830 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	220b      	movs	r2, #11
 80097b4:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80097b6:	2300      	movs	r3, #0
 80097b8:	2200      	movs	r2, #0
 80097ba:	2103      	movs	r1, #3
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f7ff f979 	bl	8008ab4 <USBH_OS_PutMessage>
      break;
 80097c2:	e035      	b.n	8009830 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	7e5b      	ldrb	r3, [r3, #25]
 80097c8:	3301      	adds	r3, #1
 80097ca:	b2da      	uxtb	r2, r3
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	765a      	strb	r2, [r3, #25]
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	7e5b      	ldrb	r3, [r3, #25]
 80097d4:	2b02      	cmp	r3, #2
 80097d6:	d806      	bhi.n	80097e6 <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2201      	movs	r2, #1
 80097dc:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2201      	movs	r2, #1
 80097e2:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80097e4:	e025      	b.n	8009832 <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80097ec:	2106      	movs	r1, #6
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2200      	movs	r2, #0
 80097f6:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	795b      	ldrb	r3, [r3, #5]
 80097fc:	4619      	mov	r1, r3
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f000 f90c 	bl	8009a1c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	791b      	ldrb	r3, [r3, #4]
 8009808:	4619      	mov	r1, r3
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f000 f906 	bl	8009a1c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2200      	movs	r2, #0
 8009814:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009816:	2302      	movs	r3, #2
 8009818:	73fb      	strb	r3, [r7, #15]
      break;
 800981a:	e00a      	b.n	8009832 <USBH_HandleControl+0x396>

    default:
      break;
 800981c:	bf00      	nop
 800981e:	e008      	b.n	8009832 <USBH_HandleControl+0x396>
      break;
 8009820:	bf00      	nop
 8009822:	e006      	b.n	8009832 <USBH_HandleControl+0x396>
      break;
 8009824:	bf00      	nop
 8009826:	e004      	b.n	8009832 <USBH_HandleControl+0x396>
      break;
 8009828:	bf00      	nop
 800982a:	e002      	b.n	8009832 <USBH_HandleControl+0x396>
      break;
 800982c:	bf00      	nop
 800982e:	e000      	b.n	8009832 <USBH_HandleControl+0x396>
      break;
 8009830:	bf00      	nop
  }

  return status;
 8009832:	7bfb      	ldrb	r3, [r7, #15]
}
 8009834:	4618      	mov	r0, r3
 8009836:	3710      	adds	r7, #16
 8009838:	46bd      	mov	sp, r7
 800983a:	bd80      	pop	{r7, pc}

0800983c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800983c:	b580      	push	{r7, lr}
 800983e:	b088      	sub	sp, #32
 8009840:	af04      	add	r7, sp, #16
 8009842:	60f8      	str	r0, [r7, #12]
 8009844:	60b9      	str	r1, [r7, #8]
 8009846:	4613      	mov	r3, r2
 8009848:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800984a:	79f9      	ldrb	r1, [r7, #7]
 800984c:	2300      	movs	r3, #0
 800984e:	9303      	str	r3, [sp, #12]
 8009850:	2308      	movs	r3, #8
 8009852:	9302      	str	r3, [sp, #8]
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	9301      	str	r3, [sp, #4]
 8009858:	2300      	movs	r3, #0
 800985a:	9300      	str	r3, [sp, #0]
 800985c:	2300      	movs	r3, #0
 800985e:	2200      	movs	r2, #0
 8009860:	68f8      	ldr	r0, [r7, #12]
 8009862:	f003 fefe 	bl	800d662 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009866:	2300      	movs	r3, #0
}
 8009868:	4618      	mov	r0, r3
 800986a:	3710      	adds	r7, #16
 800986c:	46bd      	mov	sp, r7
 800986e:	bd80      	pop	{r7, pc}

08009870 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b088      	sub	sp, #32
 8009874:	af04      	add	r7, sp, #16
 8009876:	60f8      	str	r0, [r7, #12]
 8009878:	60b9      	str	r1, [r7, #8]
 800987a:	4611      	mov	r1, r2
 800987c:	461a      	mov	r2, r3
 800987e:	460b      	mov	r3, r1
 8009880:	80fb      	strh	r3, [r7, #6]
 8009882:	4613      	mov	r3, r2
 8009884:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800988c:	2b00      	cmp	r3, #0
 800988e:	d001      	beq.n	8009894 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009890:	2300      	movs	r3, #0
 8009892:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009894:	7979      	ldrb	r1, [r7, #5]
 8009896:	7e3b      	ldrb	r3, [r7, #24]
 8009898:	9303      	str	r3, [sp, #12]
 800989a:	88fb      	ldrh	r3, [r7, #6]
 800989c:	9302      	str	r3, [sp, #8]
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	9301      	str	r3, [sp, #4]
 80098a2:	2301      	movs	r3, #1
 80098a4:	9300      	str	r3, [sp, #0]
 80098a6:	2300      	movs	r3, #0
 80098a8:	2200      	movs	r2, #0
 80098aa:	68f8      	ldr	r0, [r7, #12]
 80098ac:	f003 fed9 	bl	800d662 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80098b0:	2300      	movs	r3, #0
}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3710      	adds	r7, #16
 80098b6:	46bd      	mov	sp, r7
 80098b8:	bd80      	pop	{r7, pc}

080098ba <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80098ba:	b580      	push	{r7, lr}
 80098bc:	b088      	sub	sp, #32
 80098be:	af04      	add	r7, sp, #16
 80098c0:	60f8      	str	r0, [r7, #12]
 80098c2:	60b9      	str	r1, [r7, #8]
 80098c4:	4611      	mov	r1, r2
 80098c6:	461a      	mov	r2, r3
 80098c8:	460b      	mov	r3, r1
 80098ca:	80fb      	strh	r3, [r7, #6]
 80098cc:	4613      	mov	r3, r2
 80098ce:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80098d0:	7979      	ldrb	r1, [r7, #5]
 80098d2:	2300      	movs	r3, #0
 80098d4:	9303      	str	r3, [sp, #12]
 80098d6:	88fb      	ldrh	r3, [r7, #6]
 80098d8:	9302      	str	r3, [sp, #8]
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	9301      	str	r3, [sp, #4]
 80098de:	2301      	movs	r3, #1
 80098e0:	9300      	str	r3, [sp, #0]
 80098e2:	2300      	movs	r3, #0
 80098e4:	2201      	movs	r2, #1
 80098e6:	68f8      	ldr	r0, [r7, #12]
 80098e8:	f003 febb 	bl	800d662 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80098ec:	2300      	movs	r3, #0

}
 80098ee:	4618      	mov	r0, r3
 80098f0:	3710      	adds	r7, #16
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bd80      	pop	{r7, pc}

080098f6 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80098f6:	b580      	push	{r7, lr}
 80098f8:	b088      	sub	sp, #32
 80098fa:	af04      	add	r7, sp, #16
 80098fc:	60f8      	str	r0, [r7, #12]
 80098fe:	60b9      	str	r1, [r7, #8]
 8009900:	4611      	mov	r1, r2
 8009902:	461a      	mov	r2, r3
 8009904:	460b      	mov	r3, r1
 8009906:	80fb      	strh	r3, [r7, #6]
 8009908:	4613      	mov	r3, r2
 800990a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009912:	2b00      	cmp	r3, #0
 8009914:	d001      	beq.n	800991a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009916:	2300      	movs	r3, #0
 8009918:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800991a:	7979      	ldrb	r1, [r7, #5]
 800991c:	7e3b      	ldrb	r3, [r7, #24]
 800991e:	9303      	str	r3, [sp, #12]
 8009920:	88fb      	ldrh	r3, [r7, #6]
 8009922:	9302      	str	r3, [sp, #8]
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	9301      	str	r3, [sp, #4]
 8009928:	2301      	movs	r3, #1
 800992a:	9300      	str	r3, [sp, #0]
 800992c:	2302      	movs	r3, #2
 800992e:	2200      	movs	r2, #0
 8009930:	68f8      	ldr	r0, [r7, #12]
 8009932:	f003 fe96 	bl	800d662 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009936:	2300      	movs	r3, #0
}
 8009938:	4618      	mov	r0, r3
 800993a:	3710      	adds	r7, #16
 800993c:	46bd      	mov	sp, r7
 800993e:	bd80      	pop	{r7, pc}

08009940 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b088      	sub	sp, #32
 8009944:	af04      	add	r7, sp, #16
 8009946:	60f8      	str	r0, [r7, #12]
 8009948:	60b9      	str	r1, [r7, #8]
 800994a:	4611      	mov	r1, r2
 800994c:	461a      	mov	r2, r3
 800994e:	460b      	mov	r3, r1
 8009950:	80fb      	strh	r3, [r7, #6]
 8009952:	4613      	mov	r3, r2
 8009954:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009956:	7979      	ldrb	r1, [r7, #5]
 8009958:	2300      	movs	r3, #0
 800995a:	9303      	str	r3, [sp, #12]
 800995c:	88fb      	ldrh	r3, [r7, #6]
 800995e:	9302      	str	r3, [sp, #8]
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	9301      	str	r3, [sp, #4]
 8009964:	2301      	movs	r3, #1
 8009966:	9300      	str	r3, [sp, #0]
 8009968:	2302      	movs	r3, #2
 800996a:	2201      	movs	r2, #1
 800996c:	68f8      	ldr	r0, [r7, #12]
 800996e:	f003 fe78 	bl	800d662 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009972:	2300      	movs	r3, #0
}
 8009974:	4618      	mov	r0, r3
 8009976:	3710      	adds	r7, #16
 8009978:	46bd      	mov	sp, r7
 800997a:	bd80      	pop	{r7, pc}

0800997c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b086      	sub	sp, #24
 8009980:	af04      	add	r7, sp, #16
 8009982:	6078      	str	r0, [r7, #4]
 8009984:	4608      	mov	r0, r1
 8009986:	4611      	mov	r1, r2
 8009988:	461a      	mov	r2, r3
 800998a:	4603      	mov	r3, r0
 800998c:	70fb      	strb	r3, [r7, #3]
 800998e:	460b      	mov	r3, r1
 8009990:	70bb      	strb	r3, [r7, #2]
 8009992:	4613      	mov	r3, r2
 8009994:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009996:	7878      	ldrb	r0, [r7, #1]
 8009998:	78ba      	ldrb	r2, [r7, #2]
 800999a:	78f9      	ldrb	r1, [r7, #3]
 800999c:	8b3b      	ldrh	r3, [r7, #24]
 800999e:	9302      	str	r3, [sp, #8]
 80099a0:	7d3b      	ldrb	r3, [r7, #20]
 80099a2:	9301      	str	r3, [sp, #4]
 80099a4:	7c3b      	ldrb	r3, [r7, #16]
 80099a6:	9300      	str	r3, [sp, #0]
 80099a8:	4603      	mov	r3, r0
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	f003 fe1d 	bl	800d5ea <USBH_LL_OpenPipe>

  return USBH_OK;
 80099b0:	2300      	movs	r3, #0
}
 80099b2:	4618      	mov	r0, r3
 80099b4:	3708      	adds	r7, #8
 80099b6:	46bd      	mov	sp, r7
 80099b8:	bd80      	pop	{r7, pc}

080099ba <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80099ba:	b580      	push	{r7, lr}
 80099bc:	b082      	sub	sp, #8
 80099be:	af00      	add	r7, sp, #0
 80099c0:	6078      	str	r0, [r7, #4]
 80099c2:	460b      	mov	r3, r1
 80099c4:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80099c6:	78fb      	ldrb	r3, [r7, #3]
 80099c8:	4619      	mov	r1, r3
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f003 fe3c 	bl	800d648 <USBH_LL_ClosePipe>

  return USBH_OK;
 80099d0:	2300      	movs	r3, #0
}
 80099d2:	4618      	mov	r0, r3
 80099d4:	3708      	adds	r7, #8
 80099d6:	46bd      	mov	sp, r7
 80099d8:	bd80      	pop	{r7, pc}

080099da <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80099da:	b580      	push	{r7, lr}
 80099dc:	b084      	sub	sp, #16
 80099de:	af00      	add	r7, sp, #0
 80099e0:	6078      	str	r0, [r7, #4]
 80099e2:	460b      	mov	r3, r1
 80099e4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f000 f836 	bl	8009a58 <USBH_GetFreePipe>
 80099ec:	4603      	mov	r3, r0
 80099ee:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80099f0:	89fb      	ldrh	r3, [r7, #14]
 80099f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d00a      	beq.n	8009a10 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80099fa:	78fa      	ldrb	r2, [r7, #3]
 80099fc:	89fb      	ldrh	r3, [r7, #14]
 80099fe:	f003 030f 	and.w	r3, r3, #15
 8009a02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009a06:	6879      	ldr	r1, [r7, #4]
 8009a08:	33e0      	adds	r3, #224	@ 0xe0
 8009a0a:	009b      	lsls	r3, r3, #2
 8009a0c:	440b      	add	r3, r1
 8009a0e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009a10:	89fb      	ldrh	r3, [r7, #14]
 8009a12:	b2db      	uxtb	r3, r3
}
 8009a14:	4618      	mov	r0, r3
 8009a16:	3710      	adds	r7, #16
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	bd80      	pop	{r7, pc}

08009a1c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009a1c:	b480      	push	{r7}
 8009a1e:	b083      	sub	sp, #12
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
 8009a24:	460b      	mov	r3, r1
 8009a26:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009a28:	78fb      	ldrb	r3, [r7, #3]
 8009a2a:	2b0f      	cmp	r3, #15
 8009a2c:	d80d      	bhi.n	8009a4a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009a2e:	78fb      	ldrb	r3, [r7, #3]
 8009a30:	687a      	ldr	r2, [r7, #4]
 8009a32:	33e0      	adds	r3, #224	@ 0xe0
 8009a34:	009b      	lsls	r3, r3, #2
 8009a36:	4413      	add	r3, r2
 8009a38:	685a      	ldr	r2, [r3, #4]
 8009a3a:	78fb      	ldrb	r3, [r7, #3]
 8009a3c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009a40:	6879      	ldr	r1, [r7, #4]
 8009a42:	33e0      	adds	r3, #224	@ 0xe0
 8009a44:	009b      	lsls	r3, r3, #2
 8009a46:	440b      	add	r3, r1
 8009a48:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009a4a:	2300      	movs	r3, #0
}
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	370c      	adds	r7, #12
 8009a50:	46bd      	mov	sp, r7
 8009a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a56:	4770      	bx	lr

08009a58 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009a58:	b480      	push	{r7}
 8009a5a:	b085      	sub	sp, #20
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009a60:	2300      	movs	r3, #0
 8009a62:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009a64:	2300      	movs	r3, #0
 8009a66:	73fb      	strb	r3, [r7, #15]
 8009a68:	e00f      	b.n	8009a8a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009a6a:	7bfb      	ldrb	r3, [r7, #15]
 8009a6c:	687a      	ldr	r2, [r7, #4]
 8009a6e:	33e0      	adds	r3, #224	@ 0xe0
 8009a70:	009b      	lsls	r3, r3, #2
 8009a72:	4413      	add	r3, r2
 8009a74:	685b      	ldr	r3, [r3, #4]
 8009a76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d102      	bne.n	8009a84 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009a7e:	7bfb      	ldrb	r3, [r7, #15]
 8009a80:	b29b      	uxth	r3, r3
 8009a82:	e007      	b.n	8009a94 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009a84:	7bfb      	ldrb	r3, [r7, #15]
 8009a86:	3301      	adds	r3, #1
 8009a88:	73fb      	strb	r3, [r7, #15]
 8009a8a:	7bfb      	ldrb	r3, [r7, #15]
 8009a8c:	2b0f      	cmp	r3, #15
 8009a8e:	d9ec      	bls.n	8009a6a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009a90:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3714      	adds	r7, #20
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9e:	4770      	bx	lr

08009aa0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b085      	sub	sp, #20
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009aae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009ab2:	2b84      	cmp	r3, #132	@ 0x84
 8009ab4:	d005      	beq.n	8009ac2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009ab6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	4413      	add	r3, r2
 8009abe:	3303      	adds	r3, #3
 8009ac0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	3714      	adds	r7, #20
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ace:	4770      	bx	lr

08009ad0 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b083      	sub	sp, #12
 8009ad4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ad6:	f3ef 8305 	mrs	r3, IPSR
 8009ada:	607b      	str	r3, [r7, #4]
  return(result);
 8009adc:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	bf14      	ite	ne
 8009ae2:	2301      	movne	r3, #1
 8009ae4:	2300      	moveq	r3, #0
 8009ae6:	b2db      	uxtb	r3, r3
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	370c      	adds	r7, #12
 8009aec:	46bd      	mov	sp, r7
 8009aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af2:	4770      	bx	lr

08009af4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009af8:	f001 f976 	bl	800ade8 <vTaskStartScheduler>
  
  return osOK;
 8009afc:	2300      	movs	r3, #0
}
 8009afe:	4618      	mov	r0, r3
 8009b00:	bd80      	pop	{r7, pc}

08009b02 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009b02:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b04:	b089      	sub	sp, #36	@ 0x24
 8009b06:	af04      	add	r7, sp, #16
 8009b08:	6078      	str	r0, [r7, #4]
 8009b0a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	695b      	ldr	r3, [r3, #20]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d020      	beq.n	8009b56 <osThreadCreate+0x54>
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	699b      	ldr	r3, [r3, #24]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d01c      	beq.n	8009b56 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	685c      	ldr	r4, [r3, #4]
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	691e      	ldr	r6, [r3, #16]
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009b2e:	4618      	mov	r0, r3
 8009b30:	f7ff ffb6 	bl	8009aa0 <makeFreeRtosPriority>
 8009b34:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	695b      	ldr	r3, [r3, #20]
 8009b3a:	687a      	ldr	r2, [r7, #4]
 8009b3c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009b3e:	9202      	str	r2, [sp, #8]
 8009b40:	9301      	str	r3, [sp, #4]
 8009b42:	9100      	str	r1, [sp, #0]
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	4632      	mov	r2, r6
 8009b48:	4629      	mov	r1, r5
 8009b4a:	4620      	mov	r0, r4
 8009b4c:	f000 ff74 	bl	800aa38 <xTaskCreateStatic>
 8009b50:	4603      	mov	r3, r0
 8009b52:	60fb      	str	r3, [r7, #12]
 8009b54:	e01c      	b.n	8009b90 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	685c      	ldr	r4, [r3, #4]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009b62:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	f7ff ff98 	bl	8009aa0 <makeFreeRtosPriority>
 8009b70:	4602      	mov	r2, r0
 8009b72:	f107 030c 	add.w	r3, r7, #12
 8009b76:	9301      	str	r3, [sp, #4]
 8009b78:	9200      	str	r2, [sp, #0]
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	4632      	mov	r2, r6
 8009b7e:	4629      	mov	r1, r5
 8009b80:	4620      	mov	r0, r4
 8009b82:	f000 ffb9 	bl	800aaf8 <xTaskCreate>
 8009b86:	4603      	mov	r3, r0
 8009b88:	2b01      	cmp	r3, #1
 8009b8a:	d001      	beq.n	8009b90 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	e000      	b.n	8009b92 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009b90:	68fb      	ldr	r3, [r7, #12]
}
 8009b92:	4618      	mov	r0, r3
 8009b94:	3714      	adds	r7, #20
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009b9a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009b9a:	b580      	push	{r7, lr}
 8009b9c:	b084      	sub	sp, #16
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d001      	beq.n	8009bb0 <osDelay+0x16>
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	e000      	b.n	8009bb2 <osDelay+0x18>
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	f001 f8e2 	bl	800ad7c <vTaskDelay>
  
  return osOK;
 8009bb8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	3710      	adds	r7, #16
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bd80      	pop	{r7, pc}

08009bc2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8009bc2:	b590      	push	{r4, r7, lr}
 8009bc4:	b085      	sub	sp, #20
 8009bc6:	af02      	add	r7, sp, #8
 8009bc8:	6078      	str	r0, [r7, #4]
 8009bca:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	689b      	ldr	r3, [r3, #8]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d011      	beq.n	8009bf8 <osMessageCreate+0x36>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	68db      	ldr	r3, [r3, #12]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d00d      	beq.n	8009bf8 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6818      	ldr	r0, [r3, #0]
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6859      	ldr	r1, [r3, #4]
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	689a      	ldr	r2, [r3, #8]
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	68db      	ldr	r3, [r3, #12]
 8009bec:	2400      	movs	r4, #0
 8009bee:	9400      	str	r4, [sp, #0]
 8009bf0:	f000 f9f8 	bl	8009fe4 <xQueueGenericCreateStatic>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	e008      	b.n	8009c0a <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6818      	ldr	r0, [r3, #0]
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	685b      	ldr	r3, [r3, #4]
 8009c00:	2200      	movs	r2, #0
 8009c02:	4619      	mov	r1, r3
 8009c04:	f000 fa6b 	bl	800a0de <xQueueGenericCreate>
 8009c08:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	370c      	adds	r7, #12
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd90      	pop	{r4, r7, pc}
	...

08009c14 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b086      	sub	sp, #24
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	60f8      	str	r0, [r7, #12]
 8009c1c:	60b9      	str	r1, [r7, #8]
 8009c1e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8009c20:	2300      	movs	r3, #0
 8009c22:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d101      	bne.n	8009c32 <osMessagePut+0x1e>
    ticks = 1;
 8009c2e:	2301      	movs	r3, #1
 8009c30:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8009c32:	f7ff ff4d 	bl	8009ad0 <inHandlerMode>
 8009c36:	4603      	mov	r3, r0
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d018      	beq.n	8009c6e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8009c3c:	f107 0210 	add.w	r2, r7, #16
 8009c40:	f107 0108 	add.w	r1, r7, #8
 8009c44:	2300      	movs	r3, #0
 8009c46:	68f8      	ldr	r0, [r7, #12]
 8009c48:	f000 fba6 	bl	800a398 <xQueueGenericSendFromISR>
 8009c4c:	4603      	mov	r3, r0
 8009c4e:	2b01      	cmp	r3, #1
 8009c50:	d001      	beq.n	8009c56 <osMessagePut+0x42>
      return osErrorOS;
 8009c52:	23ff      	movs	r3, #255	@ 0xff
 8009c54:	e018      	b.n	8009c88 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009c56:	693b      	ldr	r3, [r7, #16]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d014      	beq.n	8009c86 <osMessagePut+0x72>
 8009c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8009c90 <osMessagePut+0x7c>)
 8009c5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c62:	601a      	str	r2, [r3, #0]
 8009c64:	f3bf 8f4f 	dsb	sy
 8009c68:	f3bf 8f6f 	isb	sy
 8009c6c:	e00b      	b.n	8009c86 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8009c6e:	f107 0108 	add.w	r1, r7, #8
 8009c72:	2300      	movs	r3, #0
 8009c74:	697a      	ldr	r2, [r7, #20]
 8009c76:	68f8      	ldr	r0, [r7, #12]
 8009c78:	f000 fa8c 	bl	800a194 <xQueueGenericSend>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	2b01      	cmp	r3, #1
 8009c80:	d001      	beq.n	8009c86 <osMessagePut+0x72>
      return osErrorOS;
 8009c82:	23ff      	movs	r3, #255	@ 0xff
 8009c84:	e000      	b.n	8009c88 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8009c86:	2300      	movs	r3, #0
}
 8009c88:	4618      	mov	r0, r3
 8009c8a:	3718      	adds	r7, #24
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	bd80      	pop	{r7, pc}
 8009c90:	e000ed04 	.word	0xe000ed04

08009c94 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8009c94:	b590      	push	{r4, r7, lr}
 8009c96:	b08b      	sub	sp, #44	@ 0x2c
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	60f8      	str	r0, [r7, #12]
 8009c9c:	60b9      	str	r1, [r7, #8]
 8009c9e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8009ca0:	68bb      	ldr	r3, [r7, #8]
 8009ca2:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d10a      	bne.n	8009cc4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8009cae:	2380      	movs	r3, #128	@ 0x80
 8009cb0:	617b      	str	r3, [r7, #20]
    return event;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	461c      	mov	r4, r3
 8009cb6:	f107 0314 	add.w	r3, r7, #20
 8009cba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009cbe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009cc2:	e054      	b.n	8009d6e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8009cc8:	2300      	movs	r3, #0
 8009cca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cd2:	d103      	bne.n	8009cdc <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8009cd4:	f04f 33ff 	mov.w	r3, #4294967295
 8009cd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8009cda:	e009      	b.n	8009cf0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d006      	beq.n	8009cf0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8009ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d101      	bne.n	8009cf0 <osMessageGet+0x5c>
      ticks = 1;
 8009cec:	2301      	movs	r3, #1
 8009cee:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8009cf0:	f7ff feee 	bl	8009ad0 <inHandlerMode>
 8009cf4:	4603      	mov	r3, r0
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d01c      	beq.n	8009d34 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8009cfa:	f107 0220 	add.w	r2, r7, #32
 8009cfe:	f107 0314 	add.w	r3, r7, #20
 8009d02:	3304      	adds	r3, #4
 8009d04:	4619      	mov	r1, r3
 8009d06:	68b8      	ldr	r0, [r7, #8]
 8009d08:	f000 fcc6 	bl	800a698 <xQueueReceiveFromISR>
 8009d0c:	4603      	mov	r3, r0
 8009d0e:	2b01      	cmp	r3, #1
 8009d10:	d102      	bne.n	8009d18 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8009d12:	2310      	movs	r3, #16
 8009d14:	617b      	str	r3, [r7, #20]
 8009d16:	e001      	b.n	8009d1c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8009d18:	2300      	movs	r3, #0
 8009d1a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009d1c:	6a3b      	ldr	r3, [r7, #32]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d01d      	beq.n	8009d5e <osMessageGet+0xca>
 8009d22:	4b15      	ldr	r3, [pc, #84]	@ (8009d78 <osMessageGet+0xe4>)
 8009d24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d28:	601a      	str	r2, [r3, #0]
 8009d2a:	f3bf 8f4f 	dsb	sy
 8009d2e:	f3bf 8f6f 	isb	sy
 8009d32:	e014      	b.n	8009d5e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8009d34:	f107 0314 	add.w	r3, r7, #20
 8009d38:	3304      	adds	r3, #4
 8009d3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d3c:	4619      	mov	r1, r3
 8009d3e:	68b8      	ldr	r0, [r7, #8]
 8009d40:	f000 fbc8 	bl	800a4d4 <xQueueReceive>
 8009d44:	4603      	mov	r3, r0
 8009d46:	2b01      	cmp	r3, #1
 8009d48:	d102      	bne.n	8009d50 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8009d4a:	2310      	movs	r3, #16
 8009d4c:	617b      	str	r3, [r7, #20]
 8009d4e:	e006      	b.n	8009d5e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8009d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d101      	bne.n	8009d5a <osMessageGet+0xc6>
 8009d56:	2300      	movs	r3, #0
 8009d58:	e000      	b.n	8009d5c <osMessageGet+0xc8>
 8009d5a:	2340      	movs	r3, #64	@ 0x40
 8009d5c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	461c      	mov	r4, r3
 8009d62:	f107 0314 	add.w	r3, r7, #20
 8009d66:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009d6a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8009d6e:	68f8      	ldr	r0, [r7, #12]
 8009d70:	372c      	adds	r7, #44	@ 0x2c
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd90      	pop	{r4, r7, pc}
 8009d76:	bf00      	nop
 8009d78:	e000ed04 	.word	0xe000ed04

08009d7c <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b082      	sub	sp, #8
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8009d84:	f7ff fea4 	bl	8009ad0 <inHandlerMode>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d004      	beq.n	8009d98 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f000 fd23 	bl	800a7da <uxQueueMessagesWaitingFromISR>
 8009d94:	4603      	mov	r3, r0
 8009d96:	e003      	b.n	8009da0 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8009d98:	6878      	ldr	r0, [r7, #4]
 8009d9a:	f000 fcff 	bl	800a79c <uxQueueMessagesWaiting>
 8009d9e:	4603      	mov	r3, r0
  }
}
 8009da0:	4618      	mov	r0, r3
 8009da2:	3708      	adds	r7, #8
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd80      	pop	{r7, pc}

08009da8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009da8:	b480      	push	{r7}
 8009daa:	b083      	sub	sp, #12
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	f103 0208 	add.w	r2, r3, #8
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8009dc0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	f103 0208 	add.w	r2, r3, #8
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	f103 0208 	add.w	r2, r3, #8
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009ddc:	bf00      	nop
 8009dde:	370c      	adds	r7, #12
 8009de0:	46bd      	mov	sp, r7
 8009de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de6:	4770      	bx	lr

08009de8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009de8:	b480      	push	{r7}
 8009dea:	b083      	sub	sp, #12
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2200      	movs	r2, #0
 8009df4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009df6:	bf00      	nop
 8009df8:	370c      	adds	r7, #12
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e00:	4770      	bx	lr

08009e02 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009e02:	b480      	push	{r7}
 8009e04:	b085      	sub	sp, #20
 8009e06:	af00      	add	r7, sp, #0
 8009e08:	6078      	str	r0, [r7, #4]
 8009e0a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	685b      	ldr	r3, [r3, #4]
 8009e10:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	68fa      	ldr	r2, [r7, #12]
 8009e16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	689a      	ldr	r2, [r3, #8]
 8009e1c:	683b      	ldr	r3, [r7, #0]
 8009e1e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	689b      	ldr	r3, [r3, #8]
 8009e24:	683a      	ldr	r2, [r7, #0]
 8009e26:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	683a      	ldr	r2, [r7, #0]
 8009e2c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	687a      	ldr	r2, [r7, #4]
 8009e32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	1c5a      	adds	r2, r3, #1
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	601a      	str	r2, [r3, #0]
}
 8009e3e:	bf00      	nop
 8009e40:	3714      	adds	r7, #20
 8009e42:	46bd      	mov	sp, r7
 8009e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e48:	4770      	bx	lr

08009e4a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009e4a:	b480      	push	{r7}
 8009e4c:	b085      	sub	sp, #20
 8009e4e:	af00      	add	r7, sp, #0
 8009e50:	6078      	str	r0, [r7, #4]
 8009e52:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009e5a:	68bb      	ldr	r3, [r7, #8]
 8009e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e60:	d103      	bne.n	8009e6a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	691b      	ldr	r3, [r3, #16]
 8009e66:	60fb      	str	r3, [r7, #12]
 8009e68:	e00c      	b.n	8009e84 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	3308      	adds	r3, #8
 8009e6e:	60fb      	str	r3, [r7, #12]
 8009e70:	e002      	b.n	8009e78 <vListInsert+0x2e>
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	685b      	ldr	r3, [r3, #4]
 8009e76:	60fb      	str	r3, [r7, #12]
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	685b      	ldr	r3, [r3, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	68ba      	ldr	r2, [r7, #8]
 8009e80:	429a      	cmp	r2, r3
 8009e82:	d2f6      	bcs.n	8009e72 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	685a      	ldr	r2, [r3, #4]
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	685b      	ldr	r3, [r3, #4]
 8009e90:	683a      	ldr	r2, [r7, #0]
 8009e92:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009e94:	683b      	ldr	r3, [r7, #0]
 8009e96:	68fa      	ldr	r2, [r7, #12]
 8009e98:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	683a      	ldr	r2, [r7, #0]
 8009e9e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	687a      	ldr	r2, [r7, #4]
 8009ea4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	1c5a      	adds	r2, r3, #1
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	601a      	str	r2, [r3, #0]
}
 8009eb0:	bf00      	nop
 8009eb2:	3714      	adds	r7, #20
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eba:	4770      	bx	lr

08009ebc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009ebc:	b480      	push	{r7}
 8009ebe:	b085      	sub	sp, #20
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	691b      	ldr	r3, [r3, #16]
 8009ec8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	685b      	ldr	r3, [r3, #4]
 8009ece:	687a      	ldr	r2, [r7, #4]
 8009ed0:	6892      	ldr	r2, [r2, #8]
 8009ed2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	689b      	ldr	r3, [r3, #8]
 8009ed8:	687a      	ldr	r2, [r7, #4]
 8009eda:	6852      	ldr	r2, [r2, #4]
 8009edc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	685b      	ldr	r3, [r3, #4]
 8009ee2:	687a      	ldr	r2, [r7, #4]
 8009ee4:	429a      	cmp	r2, r3
 8009ee6:	d103      	bne.n	8009ef0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	689a      	ldr	r2, [r3, #8]
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	1e5a      	subs	r2, r3, #1
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	681b      	ldr	r3, [r3, #0]
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	3714      	adds	r7, #20
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0e:	4770      	bx	lr

08009f10 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b084      	sub	sp, #16
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
 8009f18:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d10b      	bne.n	8009f3c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f28:	f383 8811 	msr	BASEPRI, r3
 8009f2c:	f3bf 8f6f 	isb	sy
 8009f30:	f3bf 8f4f 	dsb	sy
 8009f34:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009f36:	bf00      	nop
 8009f38:	bf00      	nop
 8009f3a:	e7fd      	b.n	8009f38 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009f3c:	f001 fdc4 	bl	800bac8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	681a      	ldr	r2, [r3, #0]
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f48:	68f9      	ldr	r1, [r7, #12]
 8009f4a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009f4c:	fb01 f303 	mul.w	r3, r1, r3
 8009f50:	441a      	add	r2, r3
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	2200      	movs	r2, #0
 8009f5a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	681a      	ldr	r2, [r3, #0]
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	681a      	ldr	r2, [r3, #0]
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f6c:	3b01      	subs	r3, #1
 8009f6e:	68f9      	ldr	r1, [r7, #12]
 8009f70:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009f72:	fb01 f303 	mul.w	r3, r1, r3
 8009f76:	441a      	add	r2, r3
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	22ff      	movs	r2, #255	@ 0xff
 8009f80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	22ff      	movs	r2, #255	@ 0xff
 8009f88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d114      	bne.n	8009fbc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	691b      	ldr	r3, [r3, #16]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d01a      	beq.n	8009fd0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	3310      	adds	r3, #16
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f001 f992 	bl	800b2c8 <xTaskRemoveFromEventList>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d012      	beq.n	8009fd0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009faa:	4b0d      	ldr	r3, [pc, #52]	@ (8009fe0 <xQueueGenericReset+0xd0>)
 8009fac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fb0:	601a      	str	r2, [r3, #0]
 8009fb2:	f3bf 8f4f 	dsb	sy
 8009fb6:	f3bf 8f6f 	isb	sy
 8009fba:	e009      	b.n	8009fd0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	3310      	adds	r3, #16
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	f7ff fef1 	bl	8009da8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	3324      	adds	r3, #36	@ 0x24
 8009fca:	4618      	mov	r0, r3
 8009fcc:	f7ff feec 	bl	8009da8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009fd0:	f001 fdac 	bl	800bb2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009fd4:	2301      	movs	r3, #1
}
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	3710      	adds	r7, #16
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	bd80      	pop	{r7, pc}
 8009fde:	bf00      	nop
 8009fe0:	e000ed04 	.word	0xe000ed04

08009fe4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	b08e      	sub	sp, #56	@ 0x38
 8009fe8:	af02      	add	r7, sp, #8
 8009fea:	60f8      	str	r0, [r7, #12]
 8009fec:	60b9      	str	r1, [r7, #8]
 8009fee:	607a      	str	r2, [r7, #4]
 8009ff0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d10b      	bne.n	800a010 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009ff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ffc:	f383 8811 	msr	BASEPRI, r3
 800a000:	f3bf 8f6f 	isb	sy
 800a004:	f3bf 8f4f 	dsb	sy
 800a008:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a00a:	bf00      	nop
 800a00c:	bf00      	nop
 800a00e:	e7fd      	b.n	800a00c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d10b      	bne.n	800a02e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a01a:	f383 8811 	msr	BASEPRI, r3
 800a01e:	f3bf 8f6f 	isb	sy
 800a022:	f3bf 8f4f 	dsb	sy
 800a026:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a028:	bf00      	nop
 800a02a:	bf00      	nop
 800a02c:	e7fd      	b.n	800a02a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2b00      	cmp	r3, #0
 800a032:	d002      	beq.n	800a03a <xQueueGenericCreateStatic+0x56>
 800a034:	68bb      	ldr	r3, [r7, #8]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d001      	beq.n	800a03e <xQueueGenericCreateStatic+0x5a>
 800a03a:	2301      	movs	r3, #1
 800a03c:	e000      	b.n	800a040 <xQueueGenericCreateStatic+0x5c>
 800a03e:	2300      	movs	r3, #0
 800a040:	2b00      	cmp	r3, #0
 800a042:	d10b      	bne.n	800a05c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a048:	f383 8811 	msr	BASEPRI, r3
 800a04c:	f3bf 8f6f 	isb	sy
 800a050:	f3bf 8f4f 	dsb	sy
 800a054:	623b      	str	r3, [r7, #32]
}
 800a056:	bf00      	nop
 800a058:	bf00      	nop
 800a05a:	e7fd      	b.n	800a058 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d102      	bne.n	800a068 <xQueueGenericCreateStatic+0x84>
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d101      	bne.n	800a06c <xQueueGenericCreateStatic+0x88>
 800a068:	2301      	movs	r3, #1
 800a06a:	e000      	b.n	800a06e <xQueueGenericCreateStatic+0x8a>
 800a06c:	2300      	movs	r3, #0
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d10b      	bne.n	800a08a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a076:	f383 8811 	msr	BASEPRI, r3
 800a07a:	f3bf 8f6f 	isb	sy
 800a07e:	f3bf 8f4f 	dsb	sy
 800a082:	61fb      	str	r3, [r7, #28]
}
 800a084:	bf00      	nop
 800a086:	bf00      	nop
 800a088:	e7fd      	b.n	800a086 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a08a:	2348      	movs	r3, #72	@ 0x48
 800a08c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	2b48      	cmp	r3, #72	@ 0x48
 800a092:	d00b      	beq.n	800a0ac <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a098:	f383 8811 	msr	BASEPRI, r3
 800a09c:	f3bf 8f6f 	isb	sy
 800a0a0:	f3bf 8f4f 	dsb	sy
 800a0a4:	61bb      	str	r3, [r7, #24]
}
 800a0a6:	bf00      	nop
 800a0a8:	bf00      	nop
 800a0aa:	e7fd      	b.n	800a0a8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a0ac:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a0b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d00d      	beq.n	800a0d4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a0b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0ba:	2201      	movs	r2, #1
 800a0bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a0c0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a0c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0c6:	9300      	str	r3, [sp, #0]
 800a0c8:	4613      	mov	r3, r2
 800a0ca:	687a      	ldr	r2, [r7, #4]
 800a0cc:	68b9      	ldr	r1, [r7, #8]
 800a0ce:	68f8      	ldr	r0, [r7, #12]
 800a0d0:	f000 f840 	bl	800a154 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a0d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3730      	adds	r7, #48	@ 0x30
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}

0800a0de <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a0de:	b580      	push	{r7, lr}
 800a0e0:	b08a      	sub	sp, #40	@ 0x28
 800a0e2:	af02      	add	r7, sp, #8
 800a0e4:	60f8      	str	r0, [r7, #12]
 800a0e6:	60b9      	str	r1, [r7, #8]
 800a0e8:	4613      	mov	r3, r2
 800a0ea:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d10b      	bne.n	800a10a <xQueueGenericCreate+0x2c>
	__asm volatile
 800a0f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0f6:	f383 8811 	msr	BASEPRI, r3
 800a0fa:	f3bf 8f6f 	isb	sy
 800a0fe:	f3bf 8f4f 	dsb	sy
 800a102:	613b      	str	r3, [r7, #16]
}
 800a104:	bf00      	nop
 800a106:	bf00      	nop
 800a108:	e7fd      	b.n	800a106 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	68ba      	ldr	r2, [r7, #8]
 800a10e:	fb02 f303 	mul.w	r3, r2, r3
 800a112:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a114:	69fb      	ldr	r3, [r7, #28]
 800a116:	3348      	adds	r3, #72	@ 0x48
 800a118:	4618      	mov	r0, r3
 800a11a:	f001 fdf7 	bl	800bd0c <pvPortMalloc>
 800a11e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a120:	69bb      	ldr	r3, [r7, #24]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d011      	beq.n	800a14a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a126:	69bb      	ldr	r3, [r7, #24]
 800a128:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a12a:	697b      	ldr	r3, [r7, #20]
 800a12c:	3348      	adds	r3, #72	@ 0x48
 800a12e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a130:	69bb      	ldr	r3, [r7, #24]
 800a132:	2200      	movs	r2, #0
 800a134:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a138:	79fa      	ldrb	r2, [r7, #7]
 800a13a:	69bb      	ldr	r3, [r7, #24]
 800a13c:	9300      	str	r3, [sp, #0]
 800a13e:	4613      	mov	r3, r2
 800a140:	697a      	ldr	r2, [r7, #20]
 800a142:	68b9      	ldr	r1, [r7, #8]
 800a144:	68f8      	ldr	r0, [r7, #12]
 800a146:	f000 f805 	bl	800a154 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a14a:	69bb      	ldr	r3, [r7, #24]
	}
 800a14c:	4618      	mov	r0, r3
 800a14e:	3720      	adds	r7, #32
 800a150:	46bd      	mov	sp, r7
 800a152:	bd80      	pop	{r7, pc}

0800a154 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b084      	sub	sp, #16
 800a158:	af00      	add	r7, sp, #0
 800a15a:	60f8      	str	r0, [r7, #12]
 800a15c:	60b9      	str	r1, [r7, #8]
 800a15e:	607a      	str	r2, [r7, #4]
 800a160:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a162:	68bb      	ldr	r3, [r7, #8]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d103      	bne.n	800a170 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a168:	69bb      	ldr	r3, [r7, #24]
 800a16a:	69ba      	ldr	r2, [r7, #24]
 800a16c:	601a      	str	r2, [r3, #0]
 800a16e:	e002      	b.n	800a176 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a170:	69bb      	ldr	r3, [r7, #24]
 800a172:	687a      	ldr	r2, [r7, #4]
 800a174:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a176:	69bb      	ldr	r3, [r7, #24]
 800a178:	68fa      	ldr	r2, [r7, #12]
 800a17a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a17c:	69bb      	ldr	r3, [r7, #24]
 800a17e:	68ba      	ldr	r2, [r7, #8]
 800a180:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a182:	2101      	movs	r1, #1
 800a184:	69b8      	ldr	r0, [r7, #24]
 800a186:	f7ff fec3 	bl	8009f10 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a18a:	bf00      	nop
 800a18c:	3710      	adds	r7, #16
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}
	...

0800a194 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b08e      	sub	sp, #56	@ 0x38
 800a198:	af00      	add	r7, sp, #0
 800a19a:	60f8      	str	r0, [r7, #12]
 800a19c:	60b9      	str	r1, [r7, #8]
 800a19e:	607a      	str	r2, [r7, #4]
 800a1a0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a1aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d10b      	bne.n	800a1c8 <xQueueGenericSend+0x34>
	__asm volatile
 800a1b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1b4:	f383 8811 	msr	BASEPRI, r3
 800a1b8:	f3bf 8f6f 	isb	sy
 800a1bc:	f3bf 8f4f 	dsb	sy
 800a1c0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a1c2:	bf00      	nop
 800a1c4:	bf00      	nop
 800a1c6:	e7fd      	b.n	800a1c4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d103      	bne.n	800a1d6 <xQueueGenericSend+0x42>
 800a1ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d101      	bne.n	800a1da <xQueueGenericSend+0x46>
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	e000      	b.n	800a1dc <xQueueGenericSend+0x48>
 800a1da:	2300      	movs	r3, #0
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d10b      	bne.n	800a1f8 <xQueueGenericSend+0x64>
	__asm volatile
 800a1e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1e4:	f383 8811 	msr	BASEPRI, r3
 800a1e8:	f3bf 8f6f 	isb	sy
 800a1ec:	f3bf 8f4f 	dsb	sy
 800a1f0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a1f2:	bf00      	nop
 800a1f4:	bf00      	nop
 800a1f6:	e7fd      	b.n	800a1f4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	2b02      	cmp	r3, #2
 800a1fc:	d103      	bne.n	800a206 <xQueueGenericSend+0x72>
 800a1fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a200:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a202:	2b01      	cmp	r3, #1
 800a204:	d101      	bne.n	800a20a <xQueueGenericSend+0x76>
 800a206:	2301      	movs	r3, #1
 800a208:	e000      	b.n	800a20c <xQueueGenericSend+0x78>
 800a20a:	2300      	movs	r3, #0
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d10b      	bne.n	800a228 <xQueueGenericSend+0x94>
	__asm volatile
 800a210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a214:	f383 8811 	msr	BASEPRI, r3
 800a218:	f3bf 8f6f 	isb	sy
 800a21c:	f3bf 8f4f 	dsb	sy
 800a220:	623b      	str	r3, [r7, #32]
}
 800a222:	bf00      	nop
 800a224:	bf00      	nop
 800a226:	e7fd      	b.n	800a224 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a228:	f001 fa10 	bl	800b64c <xTaskGetSchedulerState>
 800a22c:	4603      	mov	r3, r0
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d102      	bne.n	800a238 <xQueueGenericSend+0xa4>
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d101      	bne.n	800a23c <xQueueGenericSend+0xa8>
 800a238:	2301      	movs	r3, #1
 800a23a:	e000      	b.n	800a23e <xQueueGenericSend+0xaa>
 800a23c:	2300      	movs	r3, #0
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d10b      	bne.n	800a25a <xQueueGenericSend+0xc6>
	__asm volatile
 800a242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a246:	f383 8811 	msr	BASEPRI, r3
 800a24a:	f3bf 8f6f 	isb	sy
 800a24e:	f3bf 8f4f 	dsb	sy
 800a252:	61fb      	str	r3, [r7, #28]
}
 800a254:	bf00      	nop
 800a256:	bf00      	nop
 800a258:	e7fd      	b.n	800a256 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a25a:	f001 fc35 	bl	800bac8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a25e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a260:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a266:	429a      	cmp	r2, r3
 800a268:	d302      	bcc.n	800a270 <xQueueGenericSend+0xdc>
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	2b02      	cmp	r3, #2
 800a26e:	d129      	bne.n	800a2c4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a270:	683a      	ldr	r2, [r7, #0]
 800a272:	68b9      	ldr	r1, [r7, #8]
 800a274:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a276:	f000 facf 	bl	800a818 <prvCopyDataToQueue>
 800a27a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a27c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a27e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a280:	2b00      	cmp	r3, #0
 800a282:	d010      	beq.n	800a2a6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a286:	3324      	adds	r3, #36	@ 0x24
 800a288:	4618      	mov	r0, r3
 800a28a:	f001 f81d 	bl	800b2c8 <xTaskRemoveFromEventList>
 800a28e:	4603      	mov	r3, r0
 800a290:	2b00      	cmp	r3, #0
 800a292:	d013      	beq.n	800a2bc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a294:	4b3f      	ldr	r3, [pc, #252]	@ (800a394 <xQueueGenericSend+0x200>)
 800a296:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a29a:	601a      	str	r2, [r3, #0]
 800a29c:	f3bf 8f4f 	dsb	sy
 800a2a0:	f3bf 8f6f 	isb	sy
 800a2a4:	e00a      	b.n	800a2bc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a2a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d007      	beq.n	800a2bc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a2ac:	4b39      	ldr	r3, [pc, #228]	@ (800a394 <xQueueGenericSend+0x200>)
 800a2ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2b2:	601a      	str	r2, [r3, #0]
 800a2b4:	f3bf 8f4f 	dsb	sy
 800a2b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a2bc:	f001 fc36 	bl	800bb2c <vPortExitCritical>
				return pdPASS;
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	e063      	b.n	800a38c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d103      	bne.n	800a2d2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a2ca:	f001 fc2f 	bl	800bb2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	e05c      	b.n	800a38c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a2d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d106      	bne.n	800a2e6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a2d8:	f107 0314 	add.w	r3, r7, #20
 800a2dc:	4618      	mov	r0, r3
 800a2de:	f001 f857 	bl	800b390 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a2e2:	2301      	movs	r3, #1
 800a2e4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a2e6:	f001 fc21 	bl	800bb2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a2ea:	f000 fddf 	bl	800aeac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a2ee:	f001 fbeb 	bl	800bac8 <vPortEnterCritical>
 800a2f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a2f8:	b25b      	sxtb	r3, r3
 800a2fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2fe:	d103      	bne.n	800a308 <xQueueGenericSend+0x174>
 800a300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a302:	2200      	movs	r2, #0
 800a304:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a30a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a30e:	b25b      	sxtb	r3, r3
 800a310:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a314:	d103      	bne.n	800a31e <xQueueGenericSend+0x18a>
 800a316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a318:	2200      	movs	r2, #0
 800a31a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a31e:	f001 fc05 	bl	800bb2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a322:	1d3a      	adds	r2, r7, #4
 800a324:	f107 0314 	add.w	r3, r7, #20
 800a328:	4611      	mov	r1, r2
 800a32a:	4618      	mov	r0, r3
 800a32c:	f001 f846 	bl	800b3bc <xTaskCheckForTimeOut>
 800a330:	4603      	mov	r3, r0
 800a332:	2b00      	cmp	r3, #0
 800a334:	d124      	bne.n	800a380 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a336:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a338:	f000 fb66 	bl	800aa08 <prvIsQueueFull>
 800a33c:	4603      	mov	r3, r0
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d018      	beq.n	800a374 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a344:	3310      	adds	r3, #16
 800a346:	687a      	ldr	r2, [r7, #4]
 800a348:	4611      	mov	r1, r2
 800a34a:	4618      	mov	r0, r3
 800a34c:	f000 ff96 	bl	800b27c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a350:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a352:	f000 faf1 	bl	800a938 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a356:	f000 fdb7 	bl	800aec8 <xTaskResumeAll>
 800a35a:	4603      	mov	r3, r0
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	f47f af7c 	bne.w	800a25a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a362:	4b0c      	ldr	r3, [pc, #48]	@ (800a394 <xQueueGenericSend+0x200>)
 800a364:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a368:	601a      	str	r2, [r3, #0]
 800a36a:	f3bf 8f4f 	dsb	sy
 800a36e:	f3bf 8f6f 	isb	sy
 800a372:	e772      	b.n	800a25a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a374:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a376:	f000 fadf 	bl	800a938 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a37a:	f000 fda5 	bl	800aec8 <xTaskResumeAll>
 800a37e:	e76c      	b.n	800a25a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a380:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a382:	f000 fad9 	bl	800a938 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a386:	f000 fd9f 	bl	800aec8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a38a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	3738      	adds	r7, #56	@ 0x38
 800a390:	46bd      	mov	sp, r7
 800a392:	bd80      	pop	{r7, pc}
 800a394:	e000ed04 	.word	0xe000ed04

0800a398 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b090      	sub	sp, #64	@ 0x40
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	60f8      	str	r0, [r7, #12]
 800a3a0:	60b9      	str	r1, [r7, #8]
 800a3a2:	607a      	str	r2, [r7, #4]
 800a3a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800a3aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d10b      	bne.n	800a3c8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a3b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3b4:	f383 8811 	msr	BASEPRI, r3
 800a3b8:	f3bf 8f6f 	isb	sy
 800a3bc:	f3bf 8f4f 	dsb	sy
 800a3c0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a3c2:	bf00      	nop
 800a3c4:	bf00      	nop
 800a3c6:	e7fd      	b.n	800a3c4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a3c8:	68bb      	ldr	r3, [r7, #8]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d103      	bne.n	800a3d6 <xQueueGenericSendFromISR+0x3e>
 800a3ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d101      	bne.n	800a3da <xQueueGenericSendFromISR+0x42>
 800a3d6:	2301      	movs	r3, #1
 800a3d8:	e000      	b.n	800a3dc <xQueueGenericSendFromISR+0x44>
 800a3da:	2300      	movs	r3, #0
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d10b      	bne.n	800a3f8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a3e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3e4:	f383 8811 	msr	BASEPRI, r3
 800a3e8:	f3bf 8f6f 	isb	sy
 800a3ec:	f3bf 8f4f 	dsb	sy
 800a3f0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a3f2:	bf00      	nop
 800a3f4:	bf00      	nop
 800a3f6:	e7fd      	b.n	800a3f4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	2b02      	cmp	r3, #2
 800a3fc:	d103      	bne.n	800a406 <xQueueGenericSendFromISR+0x6e>
 800a3fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a400:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a402:	2b01      	cmp	r3, #1
 800a404:	d101      	bne.n	800a40a <xQueueGenericSendFromISR+0x72>
 800a406:	2301      	movs	r3, #1
 800a408:	e000      	b.n	800a40c <xQueueGenericSendFromISR+0x74>
 800a40a:	2300      	movs	r3, #0
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d10b      	bne.n	800a428 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a414:	f383 8811 	msr	BASEPRI, r3
 800a418:	f3bf 8f6f 	isb	sy
 800a41c:	f3bf 8f4f 	dsb	sy
 800a420:	623b      	str	r3, [r7, #32]
}
 800a422:	bf00      	nop
 800a424:	bf00      	nop
 800a426:	e7fd      	b.n	800a424 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a428:	f001 fc2e 	bl	800bc88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a42c:	f3ef 8211 	mrs	r2, BASEPRI
 800a430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a434:	f383 8811 	msr	BASEPRI, r3
 800a438:	f3bf 8f6f 	isb	sy
 800a43c:	f3bf 8f4f 	dsb	sy
 800a440:	61fa      	str	r2, [r7, #28]
 800a442:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a444:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a446:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a448:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a44a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a44c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a44e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a450:	429a      	cmp	r2, r3
 800a452:	d302      	bcc.n	800a45a <xQueueGenericSendFromISR+0xc2>
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	2b02      	cmp	r3, #2
 800a458:	d12f      	bne.n	800a4ba <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a45a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a45c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a460:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a464:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a468:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a46a:	683a      	ldr	r2, [r7, #0]
 800a46c:	68b9      	ldr	r1, [r7, #8]
 800a46e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a470:	f000 f9d2 	bl	800a818 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a474:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800a478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a47c:	d112      	bne.n	800a4a4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a47e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a482:	2b00      	cmp	r3, #0
 800a484:	d016      	beq.n	800a4b4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a488:	3324      	adds	r3, #36	@ 0x24
 800a48a:	4618      	mov	r0, r3
 800a48c:	f000 ff1c 	bl	800b2c8 <xTaskRemoveFromEventList>
 800a490:	4603      	mov	r3, r0
 800a492:	2b00      	cmp	r3, #0
 800a494:	d00e      	beq.n	800a4b4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d00b      	beq.n	800a4b4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2201      	movs	r2, #1
 800a4a0:	601a      	str	r2, [r3, #0]
 800a4a2:	e007      	b.n	800a4b4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a4a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a4a8:	3301      	adds	r3, #1
 800a4aa:	b2db      	uxtb	r3, r3
 800a4ac:	b25a      	sxtb	r2, r3
 800a4ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800a4b8:	e001      	b.n	800a4be <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a4be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4c0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a4c2:	697b      	ldr	r3, [r7, #20]
 800a4c4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a4c8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a4ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	3740      	adds	r7, #64	@ 0x40
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bd80      	pop	{r7, pc}

0800a4d4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b08c      	sub	sp, #48	@ 0x30
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	60f8      	str	r0, [r7, #12]
 800a4dc:	60b9      	str	r1, [r7, #8]
 800a4de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a4e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d10b      	bne.n	800a506 <xQueueReceive+0x32>
	__asm volatile
 800a4ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4f2:	f383 8811 	msr	BASEPRI, r3
 800a4f6:	f3bf 8f6f 	isb	sy
 800a4fa:	f3bf 8f4f 	dsb	sy
 800a4fe:	623b      	str	r3, [r7, #32]
}
 800a500:	bf00      	nop
 800a502:	bf00      	nop
 800a504:	e7fd      	b.n	800a502 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a506:	68bb      	ldr	r3, [r7, #8]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d103      	bne.n	800a514 <xQueueReceive+0x40>
 800a50c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a50e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a510:	2b00      	cmp	r3, #0
 800a512:	d101      	bne.n	800a518 <xQueueReceive+0x44>
 800a514:	2301      	movs	r3, #1
 800a516:	e000      	b.n	800a51a <xQueueReceive+0x46>
 800a518:	2300      	movs	r3, #0
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d10b      	bne.n	800a536 <xQueueReceive+0x62>
	__asm volatile
 800a51e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a522:	f383 8811 	msr	BASEPRI, r3
 800a526:	f3bf 8f6f 	isb	sy
 800a52a:	f3bf 8f4f 	dsb	sy
 800a52e:	61fb      	str	r3, [r7, #28]
}
 800a530:	bf00      	nop
 800a532:	bf00      	nop
 800a534:	e7fd      	b.n	800a532 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a536:	f001 f889 	bl	800b64c <xTaskGetSchedulerState>
 800a53a:	4603      	mov	r3, r0
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d102      	bne.n	800a546 <xQueueReceive+0x72>
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d101      	bne.n	800a54a <xQueueReceive+0x76>
 800a546:	2301      	movs	r3, #1
 800a548:	e000      	b.n	800a54c <xQueueReceive+0x78>
 800a54a:	2300      	movs	r3, #0
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d10b      	bne.n	800a568 <xQueueReceive+0x94>
	__asm volatile
 800a550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a554:	f383 8811 	msr	BASEPRI, r3
 800a558:	f3bf 8f6f 	isb	sy
 800a55c:	f3bf 8f4f 	dsb	sy
 800a560:	61bb      	str	r3, [r7, #24]
}
 800a562:	bf00      	nop
 800a564:	bf00      	nop
 800a566:	e7fd      	b.n	800a564 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a568:	f001 faae 	bl	800bac8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a56c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a56e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a570:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a574:	2b00      	cmp	r3, #0
 800a576:	d01f      	beq.n	800a5b8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a578:	68b9      	ldr	r1, [r7, #8]
 800a57a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a57c:	f000 f9b6 	bl	800a8ec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a582:	1e5a      	subs	r2, r3, #1
 800a584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a586:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a58a:	691b      	ldr	r3, [r3, #16]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d00f      	beq.n	800a5b0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a592:	3310      	adds	r3, #16
 800a594:	4618      	mov	r0, r3
 800a596:	f000 fe97 	bl	800b2c8 <xTaskRemoveFromEventList>
 800a59a:	4603      	mov	r3, r0
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d007      	beq.n	800a5b0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a5a0:	4b3c      	ldr	r3, [pc, #240]	@ (800a694 <xQueueReceive+0x1c0>)
 800a5a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5a6:	601a      	str	r2, [r3, #0]
 800a5a8:	f3bf 8f4f 	dsb	sy
 800a5ac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a5b0:	f001 fabc 	bl	800bb2c <vPortExitCritical>
				return pdPASS;
 800a5b4:	2301      	movs	r3, #1
 800a5b6:	e069      	b.n	800a68c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d103      	bne.n	800a5c6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a5be:	f001 fab5 	bl	800bb2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	e062      	b.n	800a68c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a5c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d106      	bne.n	800a5da <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a5cc:	f107 0310 	add.w	r3, r7, #16
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	f000 fedd 	bl	800b390 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a5d6:	2301      	movs	r3, #1
 800a5d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a5da:	f001 faa7 	bl	800bb2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a5de:	f000 fc65 	bl	800aeac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a5e2:	f001 fa71 	bl	800bac8 <vPortEnterCritical>
 800a5e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a5ec:	b25b      	sxtb	r3, r3
 800a5ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5f2:	d103      	bne.n	800a5fc <xQueueReceive+0x128>
 800a5f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a5fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a602:	b25b      	sxtb	r3, r3
 800a604:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a608:	d103      	bne.n	800a612 <xQueueReceive+0x13e>
 800a60a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a60c:	2200      	movs	r2, #0
 800a60e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a612:	f001 fa8b 	bl	800bb2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a616:	1d3a      	adds	r2, r7, #4
 800a618:	f107 0310 	add.w	r3, r7, #16
 800a61c:	4611      	mov	r1, r2
 800a61e:	4618      	mov	r0, r3
 800a620:	f000 fecc 	bl	800b3bc <xTaskCheckForTimeOut>
 800a624:	4603      	mov	r3, r0
 800a626:	2b00      	cmp	r3, #0
 800a628:	d123      	bne.n	800a672 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a62a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a62c:	f000 f9d6 	bl	800a9dc <prvIsQueueEmpty>
 800a630:	4603      	mov	r3, r0
 800a632:	2b00      	cmp	r3, #0
 800a634:	d017      	beq.n	800a666 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a638:	3324      	adds	r3, #36	@ 0x24
 800a63a:	687a      	ldr	r2, [r7, #4]
 800a63c:	4611      	mov	r1, r2
 800a63e:	4618      	mov	r0, r3
 800a640:	f000 fe1c 	bl	800b27c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a644:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a646:	f000 f977 	bl	800a938 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a64a:	f000 fc3d 	bl	800aec8 <xTaskResumeAll>
 800a64e:	4603      	mov	r3, r0
 800a650:	2b00      	cmp	r3, #0
 800a652:	d189      	bne.n	800a568 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a654:	4b0f      	ldr	r3, [pc, #60]	@ (800a694 <xQueueReceive+0x1c0>)
 800a656:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a65a:	601a      	str	r2, [r3, #0]
 800a65c:	f3bf 8f4f 	dsb	sy
 800a660:	f3bf 8f6f 	isb	sy
 800a664:	e780      	b.n	800a568 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a666:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a668:	f000 f966 	bl	800a938 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a66c:	f000 fc2c 	bl	800aec8 <xTaskResumeAll>
 800a670:	e77a      	b.n	800a568 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a672:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a674:	f000 f960 	bl	800a938 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a678:	f000 fc26 	bl	800aec8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a67c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a67e:	f000 f9ad 	bl	800a9dc <prvIsQueueEmpty>
 800a682:	4603      	mov	r3, r0
 800a684:	2b00      	cmp	r3, #0
 800a686:	f43f af6f 	beq.w	800a568 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a68a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3730      	adds	r7, #48	@ 0x30
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}
 800a694:	e000ed04 	.word	0xe000ed04

0800a698 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b08e      	sub	sp, #56	@ 0x38
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	60f8      	str	r0, [r7, #12]
 800a6a0:	60b9      	str	r1, [r7, #8]
 800a6a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a6a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d10b      	bne.n	800a6c6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800a6ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6b2:	f383 8811 	msr	BASEPRI, r3
 800a6b6:	f3bf 8f6f 	isb	sy
 800a6ba:	f3bf 8f4f 	dsb	sy
 800a6be:	623b      	str	r3, [r7, #32]
}
 800a6c0:	bf00      	nop
 800a6c2:	bf00      	nop
 800a6c4:	e7fd      	b.n	800a6c2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d103      	bne.n	800a6d4 <xQueueReceiveFromISR+0x3c>
 800a6cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d101      	bne.n	800a6d8 <xQueueReceiveFromISR+0x40>
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	e000      	b.n	800a6da <xQueueReceiveFromISR+0x42>
 800a6d8:	2300      	movs	r3, #0
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d10b      	bne.n	800a6f6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800a6de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6e2:	f383 8811 	msr	BASEPRI, r3
 800a6e6:	f3bf 8f6f 	isb	sy
 800a6ea:	f3bf 8f4f 	dsb	sy
 800a6ee:	61fb      	str	r3, [r7, #28]
}
 800a6f0:	bf00      	nop
 800a6f2:	bf00      	nop
 800a6f4:	e7fd      	b.n	800a6f2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a6f6:	f001 fac7 	bl	800bc88 <vPortValidateInterruptPriority>
	__asm volatile
 800a6fa:	f3ef 8211 	mrs	r2, BASEPRI
 800a6fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a702:	f383 8811 	msr	BASEPRI, r3
 800a706:	f3bf 8f6f 	isb	sy
 800a70a:	f3bf 8f4f 	dsb	sy
 800a70e:	61ba      	str	r2, [r7, #24]
 800a710:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a712:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a714:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a71a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a71c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d02f      	beq.n	800a782 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a724:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a728:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a72c:	68b9      	ldr	r1, [r7, #8]
 800a72e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a730:	f000 f8dc 	bl	800a8ec <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a736:	1e5a      	subs	r2, r3, #1
 800a738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a73a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a73c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a740:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a744:	d112      	bne.n	800a76c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a748:	691b      	ldr	r3, [r3, #16]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d016      	beq.n	800a77c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a74e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a750:	3310      	adds	r3, #16
 800a752:	4618      	mov	r0, r3
 800a754:	f000 fdb8 	bl	800b2c8 <xTaskRemoveFromEventList>
 800a758:	4603      	mov	r3, r0
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d00e      	beq.n	800a77c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d00b      	beq.n	800a77c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2201      	movs	r2, #1
 800a768:	601a      	str	r2, [r3, #0]
 800a76a:	e007      	b.n	800a77c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a76c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a770:	3301      	adds	r3, #1
 800a772:	b2db      	uxtb	r3, r3
 800a774:	b25a      	sxtb	r2, r3
 800a776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a778:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800a77c:	2301      	movs	r3, #1
 800a77e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a780:	e001      	b.n	800a786 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800a782:	2300      	movs	r3, #0
 800a784:	637b      	str	r3, [r7, #52]	@ 0x34
 800a786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a788:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a78a:	693b      	ldr	r3, [r7, #16]
 800a78c:	f383 8811 	msr	BASEPRI, r3
}
 800a790:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a794:	4618      	mov	r0, r3
 800a796:	3738      	adds	r7, #56	@ 0x38
 800a798:	46bd      	mov	sp, r7
 800a79a:	bd80      	pop	{r7, pc}

0800a79c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b084      	sub	sp, #16
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d10b      	bne.n	800a7c2 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800a7aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ae:	f383 8811 	msr	BASEPRI, r3
 800a7b2:	f3bf 8f6f 	isb	sy
 800a7b6:	f3bf 8f4f 	dsb	sy
 800a7ba:	60bb      	str	r3, [r7, #8]
}
 800a7bc:	bf00      	nop
 800a7be:	bf00      	nop
 800a7c0:	e7fd      	b.n	800a7be <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800a7c2:	f001 f981 	bl	800bac8 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7ca:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800a7cc:	f001 f9ae 	bl	800bb2c <vPortExitCritical>

	return uxReturn;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	3710      	adds	r7, #16
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	bd80      	pop	{r7, pc}

0800a7da <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800a7da:	b480      	push	{r7}
 800a7dc:	b087      	sub	sp, #28
 800a7de:	af00      	add	r7, sp, #0
 800a7e0:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800a7e6:	697b      	ldr	r3, [r7, #20]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d10b      	bne.n	800a804 <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 800a7ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7f0:	f383 8811 	msr	BASEPRI, r3
 800a7f4:	f3bf 8f6f 	isb	sy
 800a7f8:	f3bf 8f4f 	dsb	sy
 800a7fc:	60fb      	str	r3, [r7, #12]
}
 800a7fe:	bf00      	nop
 800a800:	bf00      	nop
 800a802:	e7fd      	b.n	800a800 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 800a804:	697b      	ldr	r3, [r7, #20]
 800a806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a808:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800a80a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800a80c:	4618      	mov	r0, r3
 800a80e:	371c      	adds	r7, #28
 800a810:	46bd      	mov	sp, r7
 800a812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a816:	4770      	bx	lr

0800a818 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a818:	b580      	push	{r7, lr}
 800a81a:	b086      	sub	sp, #24
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	60f8      	str	r0, [r7, #12]
 800a820:	60b9      	str	r1, [r7, #8]
 800a822:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a824:	2300      	movs	r3, #0
 800a826:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a82c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a832:	2b00      	cmp	r3, #0
 800a834:	d10d      	bne.n	800a852 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d14d      	bne.n	800a8da <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	689b      	ldr	r3, [r3, #8]
 800a842:	4618      	mov	r0, r3
 800a844:	f000 ff20 	bl	800b688 <xTaskPriorityDisinherit>
 800a848:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	2200      	movs	r2, #0
 800a84e:	609a      	str	r2, [r3, #8]
 800a850:	e043      	b.n	800a8da <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d119      	bne.n	800a88c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	6858      	ldr	r0, [r3, #4]
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a860:	461a      	mov	r2, r3
 800a862:	68b9      	ldr	r1, [r7, #8]
 800a864:	f003 f90a 	bl	800da7c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	685a      	ldr	r2, [r3, #4]
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a870:	441a      	add	r2, r3
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	685a      	ldr	r2, [r3, #4]
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	689b      	ldr	r3, [r3, #8]
 800a87e:	429a      	cmp	r2, r3
 800a880:	d32b      	bcc.n	800a8da <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	681a      	ldr	r2, [r3, #0]
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	605a      	str	r2, [r3, #4]
 800a88a:	e026      	b.n	800a8da <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	68d8      	ldr	r0, [r3, #12]
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a894:	461a      	mov	r2, r3
 800a896:	68b9      	ldr	r1, [r7, #8]
 800a898:	f003 f8f0 	bl	800da7c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	68da      	ldr	r2, [r3, #12]
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8a4:	425b      	negs	r3, r3
 800a8a6:	441a      	add	r2, r3
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	68da      	ldr	r2, [r3, #12]
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	429a      	cmp	r2, r3
 800a8b6:	d207      	bcs.n	800a8c8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	689a      	ldr	r2, [r3, #8]
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8c0:	425b      	negs	r3, r3
 800a8c2:	441a      	add	r2, r3
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	2b02      	cmp	r3, #2
 800a8cc:	d105      	bne.n	800a8da <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a8ce:	693b      	ldr	r3, [r7, #16]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d002      	beq.n	800a8da <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a8d4:	693b      	ldr	r3, [r7, #16]
 800a8d6:	3b01      	subs	r3, #1
 800a8d8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a8da:	693b      	ldr	r3, [r7, #16]
 800a8dc:	1c5a      	adds	r2, r3, #1
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a8e2:	697b      	ldr	r3, [r7, #20]
}
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	3718      	adds	r7, #24
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	bd80      	pop	{r7, pc}

0800a8ec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b082      	sub	sp, #8
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
 800a8f4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d018      	beq.n	800a930 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	68da      	ldr	r2, [r3, #12]
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a906:	441a      	add	r2, r3
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	68da      	ldr	r2, [r3, #12]
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	689b      	ldr	r3, [r3, #8]
 800a914:	429a      	cmp	r2, r3
 800a916:	d303      	bcc.n	800a920 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681a      	ldr	r2, [r3, #0]
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	68d9      	ldr	r1, [r3, #12]
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a928:	461a      	mov	r2, r3
 800a92a:	6838      	ldr	r0, [r7, #0]
 800a92c:	f003 f8a6 	bl	800da7c <memcpy>
	}
}
 800a930:	bf00      	nop
 800a932:	3708      	adds	r7, #8
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}

0800a938 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b084      	sub	sp, #16
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a940:	f001 f8c2 	bl	800bac8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a94a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a94c:	e011      	b.n	800a972 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a952:	2b00      	cmp	r3, #0
 800a954:	d012      	beq.n	800a97c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	3324      	adds	r3, #36	@ 0x24
 800a95a:	4618      	mov	r0, r3
 800a95c:	f000 fcb4 	bl	800b2c8 <xTaskRemoveFromEventList>
 800a960:	4603      	mov	r3, r0
 800a962:	2b00      	cmp	r3, #0
 800a964:	d001      	beq.n	800a96a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a966:	f000 fd8d 	bl	800b484 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a96a:	7bfb      	ldrb	r3, [r7, #15]
 800a96c:	3b01      	subs	r3, #1
 800a96e:	b2db      	uxtb	r3, r3
 800a970:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a972:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a976:	2b00      	cmp	r3, #0
 800a978:	dce9      	bgt.n	800a94e <prvUnlockQueue+0x16>
 800a97a:	e000      	b.n	800a97e <prvUnlockQueue+0x46>
					break;
 800a97c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	22ff      	movs	r2, #255	@ 0xff
 800a982:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a986:	f001 f8d1 	bl	800bb2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a98a:	f001 f89d 	bl	800bac8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a994:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a996:	e011      	b.n	800a9bc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	691b      	ldr	r3, [r3, #16]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d012      	beq.n	800a9c6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	3310      	adds	r3, #16
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	f000 fc8f 	bl	800b2c8 <xTaskRemoveFromEventList>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d001      	beq.n	800a9b4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a9b0:	f000 fd68 	bl	800b484 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a9b4:	7bbb      	ldrb	r3, [r7, #14]
 800a9b6:	3b01      	subs	r3, #1
 800a9b8:	b2db      	uxtb	r3, r3
 800a9ba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a9bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	dce9      	bgt.n	800a998 <prvUnlockQueue+0x60>
 800a9c4:	e000      	b.n	800a9c8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a9c6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	22ff      	movs	r2, #255	@ 0xff
 800a9cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a9d0:	f001 f8ac 	bl	800bb2c <vPortExitCritical>
}
 800a9d4:	bf00      	nop
 800a9d6:	3710      	adds	r7, #16
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	bd80      	pop	{r7, pc}

0800a9dc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b084      	sub	sp, #16
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a9e4:	f001 f870 	bl	800bac8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d102      	bne.n	800a9f6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a9f0:	2301      	movs	r3, #1
 800a9f2:	60fb      	str	r3, [r7, #12]
 800a9f4:	e001      	b.n	800a9fa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a9fa:	f001 f897 	bl	800bb2c <vPortExitCritical>

	return xReturn;
 800a9fe:	68fb      	ldr	r3, [r7, #12]
}
 800aa00:	4618      	mov	r0, r3
 800aa02:	3710      	adds	r7, #16
 800aa04:	46bd      	mov	sp, r7
 800aa06:	bd80      	pop	{r7, pc}

0800aa08 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	b084      	sub	sp, #16
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800aa10:	f001 f85a 	bl	800bac8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa1c:	429a      	cmp	r2, r3
 800aa1e:	d102      	bne.n	800aa26 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800aa20:	2301      	movs	r3, #1
 800aa22:	60fb      	str	r3, [r7, #12]
 800aa24:	e001      	b.n	800aa2a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800aa26:	2300      	movs	r3, #0
 800aa28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800aa2a:	f001 f87f 	bl	800bb2c <vPortExitCritical>

	return xReturn;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
}
 800aa30:	4618      	mov	r0, r3
 800aa32:	3710      	adds	r7, #16
 800aa34:	46bd      	mov	sp, r7
 800aa36:	bd80      	pop	{r7, pc}

0800aa38 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	b08e      	sub	sp, #56	@ 0x38
 800aa3c:	af04      	add	r7, sp, #16
 800aa3e:	60f8      	str	r0, [r7, #12]
 800aa40:	60b9      	str	r1, [r7, #8]
 800aa42:	607a      	str	r2, [r7, #4]
 800aa44:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800aa46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d10b      	bne.n	800aa64 <xTaskCreateStatic+0x2c>
	__asm volatile
 800aa4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa50:	f383 8811 	msr	BASEPRI, r3
 800aa54:	f3bf 8f6f 	isb	sy
 800aa58:	f3bf 8f4f 	dsb	sy
 800aa5c:	623b      	str	r3, [r7, #32]
}
 800aa5e:	bf00      	nop
 800aa60:	bf00      	nop
 800aa62:	e7fd      	b.n	800aa60 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800aa64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d10b      	bne.n	800aa82 <xTaskCreateStatic+0x4a>
	__asm volatile
 800aa6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa6e:	f383 8811 	msr	BASEPRI, r3
 800aa72:	f3bf 8f6f 	isb	sy
 800aa76:	f3bf 8f4f 	dsb	sy
 800aa7a:	61fb      	str	r3, [r7, #28]
}
 800aa7c:	bf00      	nop
 800aa7e:	bf00      	nop
 800aa80:	e7fd      	b.n	800aa7e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800aa82:	2358      	movs	r3, #88	@ 0x58
 800aa84:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800aa86:	693b      	ldr	r3, [r7, #16]
 800aa88:	2b58      	cmp	r3, #88	@ 0x58
 800aa8a:	d00b      	beq.n	800aaa4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800aa8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa90:	f383 8811 	msr	BASEPRI, r3
 800aa94:	f3bf 8f6f 	isb	sy
 800aa98:	f3bf 8f4f 	dsb	sy
 800aa9c:	61bb      	str	r3, [r7, #24]
}
 800aa9e:	bf00      	nop
 800aaa0:	bf00      	nop
 800aaa2:	e7fd      	b.n	800aaa0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800aaa4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800aaa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d01e      	beq.n	800aaea <xTaskCreateStatic+0xb2>
 800aaac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d01b      	beq.n	800aaea <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aab4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800aab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aab8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aaba:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800aabc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aabe:	2202      	movs	r2, #2
 800aac0:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800aac4:	2300      	movs	r3, #0
 800aac6:	9303      	str	r3, [sp, #12]
 800aac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaca:	9302      	str	r3, [sp, #8]
 800aacc:	f107 0314 	add.w	r3, r7, #20
 800aad0:	9301      	str	r3, [sp, #4]
 800aad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aad4:	9300      	str	r3, [sp, #0]
 800aad6:	683b      	ldr	r3, [r7, #0]
 800aad8:	687a      	ldr	r2, [r7, #4]
 800aada:	68b9      	ldr	r1, [r7, #8]
 800aadc:	68f8      	ldr	r0, [r7, #12]
 800aade:	f000 f850 	bl	800ab82 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800aae2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800aae4:	f000 f8e0 	bl	800aca8 <prvAddNewTaskToReadyList>
 800aae8:	e001      	b.n	800aaee <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800aaea:	2300      	movs	r3, #0
 800aaec:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800aaee:	697b      	ldr	r3, [r7, #20]
	}
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	3728      	adds	r7, #40	@ 0x28
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	bd80      	pop	{r7, pc}

0800aaf8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b08c      	sub	sp, #48	@ 0x30
 800aafc:	af04      	add	r7, sp, #16
 800aafe:	60f8      	str	r0, [r7, #12]
 800ab00:	60b9      	str	r1, [r7, #8]
 800ab02:	603b      	str	r3, [r7, #0]
 800ab04:	4613      	mov	r3, r2
 800ab06:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ab08:	88fb      	ldrh	r3, [r7, #6]
 800ab0a:	009b      	lsls	r3, r3, #2
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	f001 f8fd 	bl	800bd0c <pvPortMalloc>
 800ab12:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ab14:	697b      	ldr	r3, [r7, #20]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d00e      	beq.n	800ab38 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ab1a:	2058      	movs	r0, #88	@ 0x58
 800ab1c:	f001 f8f6 	bl	800bd0c <pvPortMalloc>
 800ab20:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ab22:	69fb      	ldr	r3, [r7, #28]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d003      	beq.n	800ab30 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ab28:	69fb      	ldr	r3, [r7, #28]
 800ab2a:	697a      	ldr	r2, [r7, #20]
 800ab2c:	631a      	str	r2, [r3, #48]	@ 0x30
 800ab2e:	e005      	b.n	800ab3c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ab30:	6978      	ldr	r0, [r7, #20]
 800ab32:	f001 f9bf 	bl	800beb4 <vPortFree>
 800ab36:	e001      	b.n	800ab3c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ab3c:	69fb      	ldr	r3, [r7, #28]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d017      	beq.n	800ab72 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ab42:	69fb      	ldr	r3, [r7, #28]
 800ab44:	2200      	movs	r2, #0
 800ab46:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ab4a:	88fa      	ldrh	r2, [r7, #6]
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	9303      	str	r3, [sp, #12]
 800ab50:	69fb      	ldr	r3, [r7, #28]
 800ab52:	9302      	str	r3, [sp, #8]
 800ab54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab56:	9301      	str	r3, [sp, #4]
 800ab58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab5a:	9300      	str	r3, [sp, #0]
 800ab5c:	683b      	ldr	r3, [r7, #0]
 800ab5e:	68b9      	ldr	r1, [r7, #8]
 800ab60:	68f8      	ldr	r0, [r7, #12]
 800ab62:	f000 f80e 	bl	800ab82 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ab66:	69f8      	ldr	r0, [r7, #28]
 800ab68:	f000 f89e 	bl	800aca8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	61bb      	str	r3, [r7, #24]
 800ab70:	e002      	b.n	800ab78 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ab72:	f04f 33ff 	mov.w	r3, #4294967295
 800ab76:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ab78:	69bb      	ldr	r3, [r7, #24]
	}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3720      	adds	r7, #32
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bd80      	pop	{r7, pc}

0800ab82 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ab82:	b580      	push	{r7, lr}
 800ab84:	b088      	sub	sp, #32
 800ab86:	af00      	add	r7, sp, #0
 800ab88:	60f8      	str	r0, [r7, #12]
 800ab8a:	60b9      	str	r1, [r7, #8]
 800ab8c:	607a      	str	r2, [r7, #4]
 800ab8e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ab90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab92:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	009b      	lsls	r3, r3, #2
 800ab98:	461a      	mov	r2, r3
 800ab9a:	21a5      	movs	r1, #165	@ 0xa5
 800ab9c:	f002 ff2a 	bl	800d9f4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800aba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aba2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800abaa:	3b01      	subs	r3, #1
 800abac:	009b      	lsls	r3, r3, #2
 800abae:	4413      	add	r3, r2
 800abb0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800abb2:	69bb      	ldr	r3, [r7, #24]
 800abb4:	f023 0307 	bic.w	r3, r3, #7
 800abb8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800abba:	69bb      	ldr	r3, [r7, #24]
 800abbc:	f003 0307 	and.w	r3, r3, #7
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d00b      	beq.n	800abdc <prvInitialiseNewTask+0x5a>
	__asm volatile
 800abc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abc8:	f383 8811 	msr	BASEPRI, r3
 800abcc:	f3bf 8f6f 	isb	sy
 800abd0:	f3bf 8f4f 	dsb	sy
 800abd4:	617b      	str	r3, [r7, #20]
}
 800abd6:	bf00      	nop
 800abd8:	bf00      	nop
 800abda:	e7fd      	b.n	800abd8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800abdc:	68bb      	ldr	r3, [r7, #8]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d01f      	beq.n	800ac22 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800abe2:	2300      	movs	r3, #0
 800abe4:	61fb      	str	r3, [r7, #28]
 800abe6:	e012      	b.n	800ac0e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800abe8:	68ba      	ldr	r2, [r7, #8]
 800abea:	69fb      	ldr	r3, [r7, #28]
 800abec:	4413      	add	r3, r2
 800abee:	7819      	ldrb	r1, [r3, #0]
 800abf0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800abf2:	69fb      	ldr	r3, [r7, #28]
 800abf4:	4413      	add	r3, r2
 800abf6:	3334      	adds	r3, #52	@ 0x34
 800abf8:	460a      	mov	r2, r1
 800abfa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800abfc:	68ba      	ldr	r2, [r7, #8]
 800abfe:	69fb      	ldr	r3, [r7, #28]
 800ac00:	4413      	add	r3, r2
 800ac02:	781b      	ldrb	r3, [r3, #0]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d006      	beq.n	800ac16 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ac08:	69fb      	ldr	r3, [r7, #28]
 800ac0a:	3301      	adds	r3, #1
 800ac0c:	61fb      	str	r3, [r7, #28]
 800ac0e:	69fb      	ldr	r3, [r7, #28]
 800ac10:	2b0f      	cmp	r3, #15
 800ac12:	d9e9      	bls.n	800abe8 <prvInitialiseNewTask+0x66>
 800ac14:	e000      	b.n	800ac18 <prvInitialiseNewTask+0x96>
			{
				break;
 800ac16:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ac18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ac20:	e003      	b.n	800ac2a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ac22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac24:	2200      	movs	r2, #0
 800ac26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ac2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac2c:	2b06      	cmp	r3, #6
 800ac2e:	d901      	bls.n	800ac34 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ac30:	2306      	movs	r3, #6
 800ac32:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ac34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ac38:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ac3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ac3e:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800ac40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac42:	2200      	movs	r2, #0
 800ac44:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ac46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac48:	3304      	adds	r3, #4
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	f7ff f8cc 	bl	8009de8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ac50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac52:	3318      	adds	r3, #24
 800ac54:	4618      	mov	r0, r3
 800ac56:	f7ff f8c7 	bl	8009de8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ac5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac5e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac62:	f1c3 0207 	rsb	r2, r3, #7
 800ac66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac68:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ac6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac6e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 800ac70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac72:	2200      	movs	r2, #0
 800ac74:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ac76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac78:	2200      	movs	r2, #0
 800ac7a:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ac7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac7e:	2200      	movs	r2, #0
 800ac80:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ac84:	683a      	ldr	r2, [r7, #0]
 800ac86:	68f9      	ldr	r1, [r7, #12]
 800ac88:	69b8      	ldr	r0, [r7, #24]
 800ac8a:	f000 fdeb 	bl	800b864 <pxPortInitialiseStack>
 800ac8e:	4602      	mov	r2, r0
 800ac90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac92:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ac94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d002      	beq.n	800aca0 <prvInitialiseNewTask+0x11e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ac9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ac9e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aca0:	bf00      	nop
 800aca2:	3720      	adds	r7, #32
 800aca4:	46bd      	mov	sp, r7
 800aca6:	bd80      	pop	{r7, pc}

0800aca8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800aca8:	b580      	push	{r7, lr}
 800acaa:	b082      	sub	sp, #8
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800acb0:	f000 ff0a 	bl	800bac8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800acb4:	4b2a      	ldr	r3, [pc, #168]	@ (800ad60 <prvAddNewTaskToReadyList+0xb8>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	3301      	adds	r3, #1
 800acba:	4a29      	ldr	r2, [pc, #164]	@ (800ad60 <prvAddNewTaskToReadyList+0xb8>)
 800acbc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800acbe:	4b29      	ldr	r3, [pc, #164]	@ (800ad64 <prvAddNewTaskToReadyList+0xbc>)
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d109      	bne.n	800acda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800acc6:	4a27      	ldr	r2, [pc, #156]	@ (800ad64 <prvAddNewTaskToReadyList+0xbc>)
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800accc:	4b24      	ldr	r3, [pc, #144]	@ (800ad60 <prvAddNewTaskToReadyList+0xb8>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	2b01      	cmp	r3, #1
 800acd2:	d110      	bne.n	800acf6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800acd4:	f000 fbfc 	bl	800b4d0 <prvInitialiseTaskLists>
 800acd8:	e00d      	b.n	800acf6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800acda:	4b23      	ldr	r3, [pc, #140]	@ (800ad68 <prvAddNewTaskToReadyList+0xc0>)
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d109      	bne.n	800acf6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ace2:	4b20      	ldr	r3, [pc, #128]	@ (800ad64 <prvAddNewTaskToReadyList+0xbc>)
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acec:	429a      	cmp	r2, r3
 800acee:	d802      	bhi.n	800acf6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800acf0:	4a1c      	ldr	r2, [pc, #112]	@ (800ad64 <prvAddNewTaskToReadyList+0xbc>)
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800acf6:	4b1d      	ldr	r3, [pc, #116]	@ (800ad6c <prvAddNewTaskToReadyList+0xc4>)
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	3301      	adds	r3, #1
 800acfc:	4a1b      	ldr	r2, [pc, #108]	@ (800ad6c <prvAddNewTaskToReadyList+0xc4>)
 800acfe:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad04:	2201      	movs	r2, #1
 800ad06:	409a      	lsls	r2, r3
 800ad08:	4b19      	ldr	r3, [pc, #100]	@ (800ad70 <prvAddNewTaskToReadyList+0xc8>)
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	4313      	orrs	r3, r2
 800ad0e:	4a18      	ldr	r2, [pc, #96]	@ (800ad70 <prvAddNewTaskToReadyList+0xc8>)
 800ad10:	6013      	str	r3, [r2, #0]
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad16:	4613      	mov	r3, r2
 800ad18:	009b      	lsls	r3, r3, #2
 800ad1a:	4413      	add	r3, r2
 800ad1c:	009b      	lsls	r3, r3, #2
 800ad1e:	4a15      	ldr	r2, [pc, #84]	@ (800ad74 <prvAddNewTaskToReadyList+0xcc>)
 800ad20:	441a      	add	r2, r3
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	3304      	adds	r3, #4
 800ad26:	4619      	mov	r1, r3
 800ad28:	4610      	mov	r0, r2
 800ad2a:	f7ff f86a 	bl	8009e02 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ad2e:	f000 fefd 	bl	800bb2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ad32:	4b0d      	ldr	r3, [pc, #52]	@ (800ad68 <prvAddNewTaskToReadyList+0xc0>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d00e      	beq.n	800ad58 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ad3a:	4b0a      	ldr	r3, [pc, #40]	@ (800ad64 <prvAddNewTaskToReadyList+0xbc>)
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad44:	429a      	cmp	r2, r3
 800ad46:	d207      	bcs.n	800ad58 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ad48:	4b0b      	ldr	r3, [pc, #44]	@ (800ad78 <prvAddNewTaskToReadyList+0xd0>)
 800ad4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad4e:	601a      	str	r2, [r3, #0]
 800ad50:	f3bf 8f4f 	dsb	sy
 800ad54:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ad58:	bf00      	nop
 800ad5a:	3708      	adds	r7, #8
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}
 800ad60:	200001a0 	.word	0x200001a0
 800ad64:	200000a0 	.word	0x200000a0
 800ad68:	200001ac 	.word	0x200001ac
 800ad6c:	200001bc 	.word	0x200001bc
 800ad70:	200001a8 	.word	0x200001a8
 800ad74:	200000a4 	.word	0x200000a4
 800ad78:	e000ed04 	.word	0xe000ed04

0800ad7c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b084      	sub	sp, #16
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ad84:	2300      	movs	r3, #0
 800ad86:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d018      	beq.n	800adc0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ad8e:	4b14      	ldr	r3, [pc, #80]	@ (800ade0 <vTaskDelay+0x64>)
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d00b      	beq.n	800adae <vTaskDelay+0x32>
	__asm volatile
 800ad96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad9a:	f383 8811 	msr	BASEPRI, r3
 800ad9e:	f3bf 8f6f 	isb	sy
 800ada2:	f3bf 8f4f 	dsb	sy
 800ada6:	60bb      	str	r3, [r7, #8]
}
 800ada8:	bf00      	nop
 800adaa:	bf00      	nop
 800adac:	e7fd      	b.n	800adaa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800adae:	f000 f87d 	bl	800aeac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800adb2:	2100      	movs	r1, #0
 800adb4:	6878      	ldr	r0, [r7, #4]
 800adb6:	f000 fcef 	bl	800b798 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800adba:	f000 f885 	bl	800aec8 <xTaskResumeAll>
 800adbe:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d107      	bne.n	800add6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800adc6:	4b07      	ldr	r3, [pc, #28]	@ (800ade4 <vTaskDelay+0x68>)
 800adc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800adcc:	601a      	str	r2, [r3, #0]
 800adce:	f3bf 8f4f 	dsb	sy
 800add2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800add6:	bf00      	nop
 800add8:	3710      	adds	r7, #16
 800adda:	46bd      	mov	sp, r7
 800addc:	bd80      	pop	{r7, pc}
 800adde:	bf00      	nop
 800ade0:	200001c8 	.word	0x200001c8
 800ade4:	e000ed04 	.word	0xe000ed04

0800ade8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b08a      	sub	sp, #40	@ 0x28
 800adec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800adee:	2300      	movs	r3, #0
 800adf0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800adf2:	2300      	movs	r3, #0
 800adf4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800adf6:	463a      	mov	r2, r7
 800adf8:	1d39      	adds	r1, r7, #4
 800adfa:	f107 0308 	add.w	r3, r7, #8
 800adfe:	4618      	mov	r0, r3
 800ae00:	f001 fb0e 	bl	800c420 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ae04:	6839      	ldr	r1, [r7, #0]
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	68ba      	ldr	r2, [r7, #8]
 800ae0a:	9202      	str	r2, [sp, #8]
 800ae0c:	9301      	str	r3, [sp, #4]
 800ae0e:	2300      	movs	r3, #0
 800ae10:	9300      	str	r3, [sp, #0]
 800ae12:	2300      	movs	r3, #0
 800ae14:	460a      	mov	r2, r1
 800ae16:	491f      	ldr	r1, [pc, #124]	@ (800ae94 <vTaskStartScheduler+0xac>)
 800ae18:	481f      	ldr	r0, [pc, #124]	@ (800ae98 <vTaskStartScheduler+0xb0>)
 800ae1a:	f7ff fe0d 	bl	800aa38 <xTaskCreateStatic>
 800ae1e:	4603      	mov	r3, r0
 800ae20:	4a1e      	ldr	r2, [pc, #120]	@ (800ae9c <vTaskStartScheduler+0xb4>)
 800ae22:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ae24:	4b1d      	ldr	r3, [pc, #116]	@ (800ae9c <vTaskStartScheduler+0xb4>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d002      	beq.n	800ae32 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ae2c:	2301      	movs	r3, #1
 800ae2e:	617b      	str	r3, [r7, #20]
 800ae30:	e001      	b.n	800ae36 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ae32:	2300      	movs	r3, #0
 800ae34:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ae36:	697b      	ldr	r3, [r7, #20]
 800ae38:	2b01      	cmp	r3, #1
 800ae3a:	d116      	bne.n	800ae6a <vTaskStartScheduler+0x82>
	__asm volatile
 800ae3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae40:	f383 8811 	msr	BASEPRI, r3
 800ae44:	f3bf 8f6f 	isb	sy
 800ae48:	f3bf 8f4f 	dsb	sy
 800ae4c:	613b      	str	r3, [r7, #16]
}
 800ae4e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ae50:	4b13      	ldr	r3, [pc, #76]	@ (800aea0 <vTaskStartScheduler+0xb8>)
 800ae52:	f04f 32ff 	mov.w	r2, #4294967295
 800ae56:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ae58:	4b12      	ldr	r3, [pc, #72]	@ (800aea4 <vTaskStartScheduler+0xbc>)
 800ae5a:	2201      	movs	r2, #1
 800ae5c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ae5e:	4b12      	ldr	r3, [pc, #72]	@ (800aea8 <vTaskStartScheduler+0xc0>)
 800ae60:	2200      	movs	r2, #0
 800ae62:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ae64:	f000 fd8c 	bl	800b980 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ae68:	e00f      	b.n	800ae8a <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ae6a:	697b      	ldr	r3, [r7, #20]
 800ae6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae70:	d10b      	bne.n	800ae8a <vTaskStartScheduler+0xa2>
	__asm volatile
 800ae72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae76:	f383 8811 	msr	BASEPRI, r3
 800ae7a:	f3bf 8f6f 	isb	sy
 800ae7e:	f3bf 8f4f 	dsb	sy
 800ae82:	60fb      	str	r3, [r7, #12]
}
 800ae84:	bf00      	nop
 800ae86:	bf00      	nop
 800ae88:	e7fd      	b.n	800ae86 <vTaskStartScheduler+0x9e>
}
 800ae8a:	bf00      	nop
 800ae8c:	3718      	adds	r7, #24
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	bd80      	pop	{r7, pc}
 800ae92:	bf00      	nop
 800ae94:	0800db80 	.word	0x0800db80
 800ae98:	0800b49d 	.word	0x0800b49d
 800ae9c:	200001c4 	.word	0x200001c4
 800aea0:	200001c0 	.word	0x200001c0
 800aea4:	200001ac 	.word	0x200001ac
 800aea8:	200001a4 	.word	0x200001a4

0800aeac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800aeac:	b480      	push	{r7}
 800aeae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800aeb0:	4b04      	ldr	r3, [pc, #16]	@ (800aec4 <vTaskSuspendAll+0x18>)
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	3301      	adds	r3, #1
 800aeb6:	4a03      	ldr	r2, [pc, #12]	@ (800aec4 <vTaskSuspendAll+0x18>)
 800aeb8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800aeba:	bf00      	nop
 800aebc:	46bd      	mov	sp, r7
 800aebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec2:	4770      	bx	lr
 800aec4:	200001c8 	.word	0x200001c8

0800aec8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b084      	sub	sp, #16
 800aecc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800aece:	2300      	movs	r3, #0
 800aed0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800aed2:	2300      	movs	r3, #0
 800aed4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800aed6:	4b42      	ldr	r3, [pc, #264]	@ (800afe0 <xTaskResumeAll+0x118>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d10b      	bne.n	800aef6 <xTaskResumeAll+0x2e>
	__asm volatile
 800aede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aee2:	f383 8811 	msr	BASEPRI, r3
 800aee6:	f3bf 8f6f 	isb	sy
 800aeea:	f3bf 8f4f 	dsb	sy
 800aeee:	603b      	str	r3, [r7, #0]
}
 800aef0:	bf00      	nop
 800aef2:	bf00      	nop
 800aef4:	e7fd      	b.n	800aef2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800aef6:	f000 fde7 	bl	800bac8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800aefa:	4b39      	ldr	r3, [pc, #228]	@ (800afe0 <xTaskResumeAll+0x118>)
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	3b01      	subs	r3, #1
 800af00:	4a37      	ldr	r2, [pc, #220]	@ (800afe0 <xTaskResumeAll+0x118>)
 800af02:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af04:	4b36      	ldr	r3, [pc, #216]	@ (800afe0 <xTaskResumeAll+0x118>)
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d161      	bne.n	800afd0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800af0c:	4b35      	ldr	r3, [pc, #212]	@ (800afe4 <xTaskResumeAll+0x11c>)
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d05d      	beq.n	800afd0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800af14:	e02e      	b.n	800af74 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af16:	4b34      	ldr	r3, [pc, #208]	@ (800afe8 <xTaskResumeAll+0x120>)
 800af18:	68db      	ldr	r3, [r3, #12]
 800af1a:	68db      	ldr	r3, [r3, #12]
 800af1c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	3318      	adds	r3, #24
 800af22:	4618      	mov	r0, r3
 800af24:	f7fe ffca 	bl	8009ebc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	3304      	adds	r3, #4
 800af2c:	4618      	mov	r0, r3
 800af2e:	f7fe ffc5 	bl	8009ebc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af36:	2201      	movs	r2, #1
 800af38:	409a      	lsls	r2, r3
 800af3a:	4b2c      	ldr	r3, [pc, #176]	@ (800afec <xTaskResumeAll+0x124>)
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	4313      	orrs	r3, r2
 800af40:	4a2a      	ldr	r2, [pc, #168]	@ (800afec <xTaskResumeAll+0x124>)
 800af42:	6013      	str	r3, [r2, #0]
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af48:	4613      	mov	r3, r2
 800af4a:	009b      	lsls	r3, r3, #2
 800af4c:	4413      	add	r3, r2
 800af4e:	009b      	lsls	r3, r3, #2
 800af50:	4a27      	ldr	r2, [pc, #156]	@ (800aff0 <xTaskResumeAll+0x128>)
 800af52:	441a      	add	r2, r3
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	3304      	adds	r3, #4
 800af58:	4619      	mov	r1, r3
 800af5a:	4610      	mov	r0, r2
 800af5c:	f7fe ff51 	bl	8009e02 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af64:	4b23      	ldr	r3, [pc, #140]	@ (800aff4 <xTaskResumeAll+0x12c>)
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af6a:	429a      	cmp	r2, r3
 800af6c:	d302      	bcc.n	800af74 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800af6e:	4b22      	ldr	r3, [pc, #136]	@ (800aff8 <xTaskResumeAll+0x130>)
 800af70:	2201      	movs	r2, #1
 800af72:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800af74:	4b1c      	ldr	r3, [pc, #112]	@ (800afe8 <xTaskResumeAll+0x120>)
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d1cc      	bne.n	800af16 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d001      	beq.n	800af86 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800af82:	f000 fb43 	bl	800b60c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800af86:	4b1d      	ldr	r3, [pc, #116]	@ (800affc <xTaskResumeAll+0x134>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d010      	beq.n	800afb4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800af92:	f000 f837 	bl	800b004 <xTaskIncrementTick>
 800af96:	4603      	mov	r3, r0
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d002      	beq.n	800afa2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800af9c:	4b16      	ldr	r3, [pc, #88]	@ (800aff8 <xTaskResumeAll+0x130>)
 800af9e:	2201      	movs	r2, #1
 800afa0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	3b01      	subs	r3, #1
 800afa6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d1f1      	bne.n	800af92 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800afae:	4b13      	ldr	r3, [pc, #76]	@ (800affc <xTaskResumeAll+0x134>)
 800afb0:	2200      	movs	r2, #0
 800afb2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800afb4:	4b10      	ldr	r3, [pc, #64]	@ (800aff8 <xTaskResumeAll+0x130>)
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d009      	beq.n	800afd0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800afbc:	2301      	movs	r3, #1
 800afbe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800afc0:	4b0f      	ldr	r3, [pc, #60]	@ (800b000 <xTaskResumeAll+0x138>)
 800afc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800afc6:	601a      	str	r2, [r3, #0]
 800afc8:	f3bf 8f4f 	dsb	sy
 800afcc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800afd0:	f000 fdac 	bl	800bb2c <vPortExitCritical>

	return xAlreadyYielded;
 800afd4:	68bb      	ldr	r3, [r7, #8]
}
 800afd6:	4618      	mov	r0, r3
 800afd8:	3710      	adds	r7, #16
 800afda:	46bd      	mov	sp, r7
 800afdc:	bd80      	pop	{r7, pc}
 800afde:	bf00      	nop
 800afe0:	200001c8 	.word	0x200001c8
 800afe4:	200001a0 	.word	0x200001a0
 800afe8:	20000160 	.word	0x20000160
 800afec:	200001a8 	.word	0x200001a8
 800aff0:	200000a4 	.word	0x200000a4
 800aff4:	200000a0 	.word	0x200000a0
 800aff8:	200001b4 	.word	0x200001b4
 800affc:	200001b0 	.word	0x200001b0
 800b000:	e000ed04 	.word	0xe000ed04

0800b004 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b086      	sub	sp, #24
 800b008:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b00a:	2300      	movs	r3, #0
 800b00c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b00e:	4b4f      	ldr	r3, [pc, #316]	@ (800b14c <xTaskIncrementTick+0x148>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	2b00      	cmp	r3, #0
 800b014:	f040 808f 	bne.w	800b136 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b018:	4b4d      	ldr	r3, [pc, #308]	@ (800b150 <xTaskIncrementTick+0x14c>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	3301      	adds	r3, #1
 800b01e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b020:	4a4b      	ldr	r2, [pc, #300]	@ (800b150 <xTaskIncrementTick+0x14c>)
 800b022:	693b      	ldr	r3, [r7, #16]
 800b024:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b026:	693b      	ldr	r3, [r7, #16]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d121      	bne.n	800b070 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b02c:	4b49      	ldr	r3, [pc, #292]	@ (800b154 <xTaskIncrementTick+0x150>)
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	2b00      	cmp	r3, #0
 800b034:	d00b      	beq.n	800b04e <xTaskIncrementTick+0x4a>
	__asm volatile
 800b036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b03a:	f383 8811 	msr	BASEPRI, r3
 800b03e:	f3bf 8f6f 	isb	sy
 800b042:	f3bf 8f4f 	dsb	sy
 800b046:	603b      	str	r3, [r7, #0]
}
 800b048:	bf00      	nop
 800b04a:	bf00      	nop
 800b04c:	e7fd      	b.n	800b04a <xTaskIncrementTick+0x46>
 800b04e:	4b41      	ldr	r3, [pc, #260]	@ (800b154 <xTaskIncrementTick+0x150>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	60fb      	str	r3, [r7, #12]
 800b054:	4b40      	ldr	r3, [pc, #256]	@ (800b158 <xTaskIncrementTick+0x154>)
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	4a3e      	ldr	r2, [pc, #248]	@ (800b154 <xTaskIncrementTick+0x150>)
 800b05a:	6013      	str	r3, [r2, #0]
 800b05c:	4a3e      	ldr	r2, [pc, #248]	@ (800b158 <xTaskIncrementTick+0x154>)
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	6013      	str	r3, [r2, #0]
 800b062:	4b3e      	ldr	r3, [pc, #248]	@ (800b15c <xTaskIncrementTick+0x158>)
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	3301      	adds	r3, #1
 800b068:	4a3c      	ldr	r2, [pc, #240]	@ (800b15c <xTaskIncrementTick+0x158>)
 800b06a:	6013      	str	r3, [r2, #0]
 800b06c:	f000 face 	bl	800b60c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b070:	4b3b      	ldr	r3, [pc, #236]	@ (800b160 <xTaskIncrementTick+0x15c>)
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	693a      	ldr	r2, [r7, #16]
 800b076:	429a      	cmp	r2, r3
 800b078:	d348      	bcc.n	800b10c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b07a:	4b36      	ldr	r3, [pc, #216]	@ (800b154 <xTaskIncrementTick+0x150>)
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d104      	bne.n	800b08e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b084:	4b36      	ldr	r3, [pc, #216]	@ (800b160 <xTaskIncrementTick+0x15c>)
 800b086:	f04f 32ff 	mov.w	r2, #4294967295
 800b08a:	601a      	str	r2, [r3, #0]
					break;
 800b08c:	e03e      	b.n	800b10c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b08e:	4b31      	ldr	r3, [pc, #196]	@ (800b154 <xTaskIncrementTick+0x150>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	68db      	ldr	r3, [r3, #12]
 800b094:	68db      	ldr	r3, [r3, #12]
 800b096:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b098:	68bb      	ldr	r3, [r7, #8]
 800b09a:	685b      	ldr	r3, [r3, #4]
 800b09c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b09e:	693a      	ldr	r2, [r7, #16]
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	429a      	cmp	r2, r3
 800b0a4:	d203      	bcs.n	800b0ae <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b0a6:	4a2e      	ldr	r2, [pc, #184]	@ (800b160 <xTaskIncrementTick+0x15c>)
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b0ac:	e02e      	b.n	800b10c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b0ae:	68bb      	ldr	r3, [r7, #8]
 800b0b0:	3304      	adds	r3, #4
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	f7fe ff02 	bl	8009ebc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d004      	beq.n	800b0ca <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	3318      	adds	r3, #24
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	f7fe fef9 	bl	8009ebc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0ce:	2201      	movs	r2, #1
 800b0d0:	409a      	lsls	r2, r3
 800b0d2:	4b24      	ldr	r3, [pc, #144]	@ (800b164 <xTaskIncrementTick+0x160>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	4313      	orrs	r3, r2
 800b0d8:	4a22      	ldr	r2, [pc, #136]	@ (800b164 <xTaskIncrementTick+0x160>)
 800b0da:	6013      	str	r3, [r2, #0]
 800b0dc:	68bb      	ldr	r3, [r7, #8]
 800b0de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0e0:	4613      	mov	r3, r2
 800b0e2:	009b      	lsls	r3, r3, #2
 800b0e4:	4413      	add	r3, r2
 800b0e6:	009b      	lsls	r3, r3, #2
 800b0e8:	4a1f      	ldr	r2, [pc, #124]	@ (800b168 <xTaskIncrementTick+0x164>)
 800b0ea:	441a      	add	r2, r3
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	3304      	adds	r3, #4
 800b0f0:	4619      	mov	r1, r3
 800b0f2:	4610      	mov	r0, r2
 800b0f4:	f7fe fe85 	bl	8009e02 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b0f8:	68bb      	ldr	r3, [r7, #8]
 800b0fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b0fc:	4b1b      	ldr	r3, [pc, #108]	@ (800b16c <xTaskIncrementTick+0x168>)
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b102:	429a      	cmp	r2, r3
 800b104:	d3b9      	bcc.n	800b07a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b106:	2301      	movs	r3, #1
 800b108:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b10a:	e7b6      	b.n	800b07a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b10c:	4b17      	ldr	r3, [pc, #92]	@ (800b16c <xTaskIncrementTick+0x168>)
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b112:	4915      	ldr	r1, [pc, #84]	@ (800b168 <xTaskIncrementTick+0x164>)
 800b114:	4613      	mov	r3, r2
 800b116:	009b      	lsls	r3, r3, #2
 800b118:	4413      	add	r3, r2
 800b11a:	009b      	lsls	r3, r3, #2
 800b11c:	440b      	add	r3, r1
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	2b01      	cmp	r3, #1
 800b122:	d901      	bls.n	800b128 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800b124:	2301      	movs	r3, #1
 800b126:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b128:	4b11      	ldr	r3, [pc, #68]	@ (800b170 <xTaskIncrementTick+0x16c>)
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d007      	beq.n	800b140 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800b130:	2301      	movs	r3, #1
 800b132:	617b      	str	r3, [r7, #20]
 800b134:	e004      	b.n	800b140 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b136:	4b0f      	ldr	r3, [pc, #60]	@ (800b174 <xTaskIncrementTick+0x170>)
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	3301      	adds	r3, #1
 800b13c:	4a0d      	ldr	r2, [pc, #52]	@ (800b174 <xTaskIncrementTick+0x170>)
 800b13e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b140:	697b      	ldr	r3, [r7, #20]
}
 800b142:	4618      	mov	r0, r3
 800b144:	3718      	adds	r7, #24
 800b146:	46bd      	mov	sp, r7
 800b148:	bd80      	pop	{r7, pc}
 800b14a:	bf00      	nop
 800b14c:	200001c8 	.word	0x200001c8
 800b150:	200001a4 	.word	0x200001a4
 800b154:	20000158 	.word	0x20000158
 800b158:	2000015c 	.word	0x2000015c
 800b15c:	200001b8 	.word	0x200001b8
 800b160:	200001c0 	.word	0x200001c0
 800b164:	200001a8 	.word	0x200001a8
 800b168:	200000a4 	.word	0x200000a4
 800b16c:	200000a0 	.word	0x200000a0
 800b170:	200001b4 	.word	0x200001b4
 800b174:	200001b0 	.word	0x200001b0

0800b178 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b088      	sub	sp, #32
 800b17c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b17e:	4b3a      	ldr	r3, [pc, #232]	@ (800b268 <vTaskSwitchContext+0xf0>)
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d003      	beq.n	800b18e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b186:	4b39      	ldr	r3, [pc, #228]	@ (800b26c <vTaskSwitchContext+0xf4>)
 800b188:	2201      	movs	r2, #1
 800b18a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b18c:	e067      	b.n	800b25e <vTaskSwitchContext+0xe6>
		xYieldPending = pdFALSE;
 800b18e:	4b37      	ldr	r3, [pc, #220]	@ (800b26c <vTaskSwitchContext+0xf4>)
 800b190:	2200      	movs	r2, #0
 800b192:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800b194:	4b36      	ldr	r3, [pc, #216]	@ (800b270 <vTaskSwitchContext+0xf8>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b19a:	61fb      	str	r3, [r7, #28]
 800b19c:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800b1a0:	61bb      	str	r3, [r7, #24]
 800b1a2:	69fb      	ldr	r3, [r7, #28]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	69ba      	ldr	r2, [r7, #24]
 800b1a8:	429a      	cmp	r2, r3
 800b1aa:	d111      	bne.n	800b1d0 <vTaskSwitchContext+0x58>
 800b1ac:	69fb      	ldr	r3, [r7, #28]
 800b1ae:	3304      	adds	r3, #4
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	69ba      	ldr	r2, [r7, #24]
 800b1b4:	429a      	cmp	r2, r3
 800b1b6:	d10b      	bne.n	800b1d0 <vTaskSwitchContext+0x58>
 800b1b8:	69fb      	ldr	r3, [r7, #28]
 800b1ba:	3308      	adds	r3, #8
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	69ba      	ldr	r2, [r7, #24]
 800b1c0:	429a      	cmp	r2, r3
 800b1c2:	d105      	bne.n	800b1d0 <vTaskSwitchContext+0x58>
 800b1c4:	69fb      	ldr	r3, [r7, #28]
 800b1c6:	330c      	adds	r3, #12
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	69ba      	ldr	r2, [r7, #24]
 800b1cc:	429a      	cmp	r2, r3
 800b1ce:	d008      	beq.n	800b1e2 <vTaskSwitchContext+0x6a>
 800b1d0:	4b27      	ldr	r3, [pc, #156]	@ (800b270 <vTaskSwitchContext+0xf8>)
 800b1d2:	681a      	ldr	r2, [r3, #0]
 800b1d4:	4b26      	ldr	r3, [pc, #152]	@ (800b270 <vTaskSwitchContext+0xf8>)
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	3334      	adds	r3, #52	@ 0x34
 800b1da:	4619      	mov	r1, r3
 800b1dc:	4610      	mov	r0, r2
 800b1de:	f001 f90c 	bl	800c3fa <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b1e2:	4b24      	ldr	r3, [pc, #144]	@ (800b274 <vTaskSwitchContext+0xfc>)
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	fab3 f383 	clz	r3, r3
 800b1ee:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b1f0:	7afb      	ldrb	r3, [r7, #11]
 800b1f2:	f1c3 031f 	rsb	r3, r3, #31
 800b1f6:	617b      	str	r3, [r7, #20]
 800b1f8:	491f      	ldr	r1, [pc, #124]	@ (800b278 <vTaskSwitchContext+0x100>)
 800b1fa:	697a      	ldr	r2, [r7, #20]
 800b1fc:	4613      	mov	r3, r2
 800b1fe:	009b      	lsls	r3, r3, #2
 800b200:	4413      	add	r3, r2
 800b202:	009b      	lsls	r3, r3, #2
 800b204:	440b      	add	r3, r1
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d10b      	bne.n	800b224 <vTaskSwitchContext+0xac>
	__asm volatile
 800b20c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b210:	f383 8811 	msr	BASEPRI, r3
 800b214:	f3bf 8f6f 	isb	sy
 800b218:	f3bf 8f4f 	dsb	sy
 800b21c:	607b      	str	r3, [r7, #4]
}
 800b21e:	bf00      	nop
 800b220:	bf00      	nop
 800b222:	e7fd      	b.n	800b220 <vTaskSwitchContext+0xa8>
 800b224:	697a      	ldr	r2, [r7, #20]
 800b226:	4613      	mov	r3, r2
 800b228:	009b      	lsls	r3, r3, #2
 800b22a:	4413      	add	r3, r2
 800b22c:	009b      	lsls	r3, r3, #2
 800b22e:	4a12      	ldr	r2, [pc, #72]	@ (800b278 <vTaskSwitchContext+0x100>)
 800b230:	4413      	add	r3, r2
 800b232:	613b      	str	r3, [r7, #16]
 800b234:	693b      	ldr	r3, [r7, #16]
 800b236:	685b      	ldr	r3, [r3, #4]
 800b238:	685a      	ldr	r2, [r3, #4]
 800b23a:	693b      	ldr	r3, [r7, #16]
 800b23c:	605a      	str	r2, [r3, #4]
 800b23e:	693b      	ldr	r3, [r7, #16]
 800b240:	685a      	ldr	r2, [r3, #4]
 800b242:	693b      	ldr	r3, [r7, #16]
 800b244:	3308      	adds	r3, #8
 800b246:	429a      	cmp	r2, r3
 800b248:	d104      	bne.n	800b254 <vTaskSwitchContext+0xdc>
 800b24a:	693b      	ldr	r3, [r7, #16]
 800b24c:	685b      	ldr	r3, [r3, #4]
 800b24e:	685a      	ldr	r2, [r3, #4]
 800b250:	693b      	ldr	r3, [r7, #16]
 800b252:	605a      	str	r2, [r3, #4]
 800b254:	693b      	ldr	r3, [r7, #16]
 800b256:	685b      	ldr	r3, [r3, #4]
 800b258:	68db      	ldr	r3, [r3, #12]
 800b25a:	4a05      	ldr	r2, [pc, #20]	@ (800b270 <vTaskSwitchContext+0xf8>)
 800b25c:	6013      	str	r3, [r2, #0]
}
 800b25e:	bf00      	nop
 800b260:	3720      	adds	r7, #32
 800b262:	46bd      	mov	sp, r7
 800b264:	bd80      	pop	{r7, pc}
 800b266:	bf00      	nop
 800b268:	200001c8 	.word	0x200001c8
 800b26c:	200001b4 	.word	0x200001b4
 800b270:	200000a0 	.word	0x200000a0
 800b274:	200001a8 	.word	0x200001a8
 800b278:	200000a4 	.word	0x200000a4

0800b27c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b084      	sub	sp, #16
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
 800b284:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d10b      	bne.n	800b2a4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b28c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b290:	f383 8811 	msr	BASEPRI, r3
 800b294:	f3bf 8f6f 	isb	sy
 800b298:	f3bf 8f4f 	dsb	sy
 800b29c:	60fb      	str	r3, [r7, #12]
}
 800b29e:	bf00      	nop
 800b2a0:	bf00      	nop
 800b2a2:	e7fd      	b.n	800b2a0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b2a4:	4b07      	ldr	r3, [pc, #28]	@ (800b2c4 <vTaskPlaceOnEventList+0x48>)
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	3318      	adds	r3, #24
 800b2aa:	4619      	mov	r1, r3
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f7fe fdcc 	bl	8009e4a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b2b2:	2101      	movs	r1, #1
 800b2b4:	6838      	ldr	r0, [r7, #0]
 800b2b6:	f000 fa6f 	bl	800b798 <prvAddCurrentTaskToDelayedList>
}
 800b2ba:	bf00      	nop
 800b2bc:	3710      	adds	r7, #16
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	bd80      	pop	{r7, pc}
 800b2c2:	bf00      	nop
 800b2c4:	200000a0 	.word	0x200000a0

0800b2c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b2c8:	b580      	push	{r7, lr}
 800b2ca:	b086      	sub	sp, #24
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	68db      	ldr	r3, [r3, #12]
 800b2d4:	68db      	ldr	r3, [r3, #12]
 800b2d6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b2d8:	693b      	ldr	r3, [r7, #16]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d10b      	bne.n	800b2f6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b2de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2e2:	f383 8811 	msr	BASEPRI, r3
 800b2e6:	f3bf 8f6f 	isb	sy
 800b2ea:	f3bf 8f4f 	dsb	sy
 800b2ee:	60fb      	str	r3, [r7, #12]
}
 800b2f0:	bf00      	nop
 800b2f2:	bf00      	nop
 800b2f4:	e7fd      	b.n	800b2f2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b2f6:	693b      	ldr	r3, [r7, #16]
 800b2f8:	3318      	adds	r3, #24
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	f7fe fdde 	bl	8009ebc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b300:	4b1d      	ldr	r3, [pc, #116]	@ (800b378 <xTaskRemoveFromEventList+0xb0>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d11c      	bne.n	800b342 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b308:	693b      	ldr	r3, [r7, #16]
 800b30a:	3304      	adds	r3, #4
 800b30c:	4618      	mov	r0, r3
 800b30e:	f7fe fdd5 	bl	8009ebc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b312:	693b      	ldr	r3, [r7, #16]
 800b314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b316:	2201      	movs	r2, #1
 800b318:	409a      	lsls	r2, r3
 800b31a:	4b18      	ldr	r3, [pc, #96]	@ (800b37c <xTaskRemoveFromEventList+0xb4>)
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	4313      	orrs	r3, r2
 800b320:	4a16      	ldr	r2, [pc, #88]	@ (800b37c <xTaskRemoveFromEventList+0xb4>)
 800b322:	6013      	str	r3, [r2, #0]
 800b324:	693b      	ldr	r3, [r7, #16]
 800b326:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b328:	4613      	mov	r3, r2
 800b32a:	009b      	lsls	r3, r3, #2
 800b32c:	4413      	add	r3, r2
 800b32e:	009b      	lsls	r3, r3, #2
 800b330:	4a13      	ldr	r2, [pc, #76]	@ (800b380 <xTaskRemoveFromEventList+0xb8>)
 800b332:	441a      	add	r2, r3
 800b334:	693b      	ldr	r3, [r7, #16]
 800b336:	3304      	adds	r3, #4
 800b338:	4619      	mov	r1, r3
 800b33a:	4610      	mov	r0, r2
 800b33c:	f7fe fd61 	bl	8009e02 <vListInsertEnd>
 800b340:	e005      	b.n	800b34e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b342:	693b      	ldr	r3, [r7, #16]
 800b344:	3318      	adds	r3, #24
 800b346:	4619      	mov	r1, r3
 800b348:	480e      	ldr	r0, [pc, #56]	@ (800b384 <xTaskRemoveFromEventList+0xbc>)
 800b34a:	f7fe fd5a 	bl	8009e02 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b34e:	693b      	ldr	r3, [r7, #16]
 800b350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b352:	4b0d      	ldr	r3, [pc, #52]	@ (800b388 <xTaskRemoveFromEventList+0xc0>)
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b358:	429a      	cmp	r2, r3
 800b35a:	d905      	bls.n	800b368 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b35c:	2301      	movs	r3, #1
 800b35e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b360:	4b0a      	ldr	r3, [pc, #40]	@ (800b38c <xTaskRemoveFromEventList+0xc4>)
 800b362:	2201      	movs	r2, #1
 800b364:	601a      	str	r2, [r3, #0]
 800b366:	e001      	b.n	800b36c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b368:	2300      	movs	r3, #0
 800b36a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b36c:	697b      	ldr	r3, [r7, #20]
}
 800b36e:	4618      	mov	r0, r3
 800b370:	3718      	adds	r7, #24
 800b372:	46bd      	mov	sp, r7
 800b374:	bd80      	pop	{r7, pc}
 800b376:	bf00      	nop
 800b378:	200001c8 	.word	0x200001c8
 800b37c:	200001a8 	.word	0x200001a8
 800b380:	200000a4 	.word	0x200000a4
 800b384:	20000160 	.word	0x20000160
 800b388:	200000a0 	.word	0x200000a0
 800b38c:	200001b4 	.word	0x200001b4

0800b390 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b390:	b480      	push	{r7}
 800b392:	b083      	sub	sp, #12
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b398:	4b06      	ldr	r3, [pc, #24]	@ (800b3b4 <vTaskInternalSetTimeOutState+0x24>)
 800b39a:	681a      	ldr	r2, [r3, #0]
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b3a0:	4b05      	ldr	r3, [pc, #20]	@ (800b3b8 <vTaskInternalSetTimeOutState+0x28>)
 800b3a2:	681a      	ldr	r2, [r3, #0]
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	605a      	str	r2, [r3, #4]
}
 800b3a8:	bf00      	nop
 800b3aa:	370c      	adds	r7, #12
 800b3ac:	46bd      	mov	sp, r7
 800b3ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b2:	4770      	bx	lr
 800b3b4:	200001b8 	.word	0x200001b8
 800b3b8:	200001a4 	.word	0x200001a4

0800b3bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b088      	sub	sp, #32
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
 800b3c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d10b      	bne.n	800b3e4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b3cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3d0:	f383 8811 	msr	BASEPRI, r3
 800b3d4:	f3bf 8f6f 	isb	sy
 800b3d8:	f3bf 8f4f 	dsb	sy
 800b3dc:	613b      	str	r3, [r7, #16]
}
 800b3de:	bf00      	nop
 800b3e0:	bf00      	nop
 800b3e2:	e7fd      	b.n	800b3e0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d10b      	bne.n	800b402 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b3ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3ee:	f383 8811 	msr	BASEPRI, r3
 800b3f2:	f3bf 8f6f 	isb	sy
 800b3f6:	f3bf 8f4f 	dsb	sy
 800b3fa:	60fb      	str	r3, [r7, #12]
}
 800b3fc:	bf00      	nop
 800b3fe:	bf00      	nop
 800b400:	e7fd      	b.n	800b3fe <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b402:	f000 fb61 	bl	800bac8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b406:	4b1d      	ldr	r3, [pc, #116]	@ (800b47c <xTaskCheckForTimeOut+0xc0>)
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	685b      	ldr	r3, [r3, #4]
 800b410:	69ba      	ldr	r2, [r7, #24]
 800b412:	1ad3      	subs	r3, r2, r3
 800b414:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b41e:	d102      	bne.n	800b426 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b420:	2300      	movs	r3, #0
 800b422:	61fb      	str	r3, [r7, #28]
 800b424:	e023      	b.n	800b46e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681a      	ldr	r2, [r3, #0]
 800b42a:	4b15      	ldr	r3, [pc, #84]	@ (800b480 <xTaskCheckForTimeOut+0xc4>)
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	429a      	cmp	r2, r3
 800b430:	d007      	beq.n	800b442 <xTaskCheckForTimeOut+0x86>
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	685b      	ldr	r3, [r3, #4]
 800b436:	69ba      	ldr	r2, [r7, #24]
 800b438:	429a      	cmp	r2, r3
 800b43a:	d302      	bcc.n	800b442 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b43c:	2301      	movs	r3, #1
 800b43e:	61fb      	str	r3, [r7, #28]
 800b440:	e015      	b.n	800b46e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	697a      	ldr	r2, [r7, #20]
 800b448:	429a      	cmp	r2, r3
 800b44a:	d20b      	bcs.n	800b464 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b44c:	683b      	ldr	r3, [r7, #0]
 800b44e:	681a      	ldr	r2, [r3, #0]
 800b450:	697b      	ldr	r3, [r7, #20]
 800b452:	1ad2      	subs	r2, r2, r3
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b458:	6878      	ldr	r0, [r7, #4]
 800b45a:	f7ff ff99 	bl	800b390 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b45e:	2300      	movs	r3, #0
 800b460:	61fb      	str	r3, [r7, #28]
 800b462:	e004      	b.n	800b46e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	2200      	movs	r2, #0
 800b468:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b46a:	2301      	movs	r3, #1
 800b46c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b46e:	f000 fb5d 	bl	800bb2c <vPortExitCritical>

	return xReturn;
 800b472:	69fb      	ldr	r3, [r7, #28]
}
 800b474:	4618      	mov	r0, r3
 800b476:	3720      	adds	r7, #32
 800b478:	46bd      	mov	sp, r7
 800b47a:	bd80      	pop	{r7, pc}
 800b47c:	200001a4 	.word	0x200001a4
 800b480:	200001b8 	.word	0x200001b8

0800b484 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b484:	b480      	push	{r7}
 800b486:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b488:	4b03      	ldr	r3, [pc, #12]	@ (800b498 <vTaskMissedYield+0x14>)
 800b48a:	2201      	movs	r2, #1
 800b48c:	601a      	str	r2, [r3, #0]
}
 800b48e:	bf00      	nop
 800b490:	46bd      	mov	sp, r7
 800b492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b496:	4770      	bx	lr
 800b498:	200001b4 	.word	0x200001b4

0800b49c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b082      	sub	sp, #8
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b4a4:	f000 f854 	bl	800b550 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b4a8:	4b07      	ldr	r3, [pc, #28]	@ (800b4c8 <prvIdleTask+0x2c>)
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	2b01      	cmp	r3, #1
 800b4ae:	d907      	bls.n	800b4c0 <prvIdleTask+0x24>
			{
				taskYIELD();
 800b4b0:	4b06      	ldr	r3, [pc, #24]	@ (800b4cc <prvIdleTask+0x30>)
 800b4b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4b6:	601a      	str	r2, [r3, #0]
 800b4b8:	f3bf 8f4f 	dsb	sy
 800b4bc:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800b4c0:	f000 ff94 	bl	800c3ec <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800b4c4:	e7ee      	b.n	800b4a4 <prvIdleTask+0x8>
 800b4c6:	bf00      	nop
 800b4c8:	200000a4 	.word	0x200000a4
 800b4cc:	e000ed04 	.word	0xe000ed04

0800b4d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b082      	sub	sp, #8
 800b4d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	607b      	str	r3, [r7, #4]
 800b4da:	e00c      	b.n	800b4f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b4dc:	687a      	ldr	r2, [r7, #4]
 800b4de:	4613      	mov	r3, r2
 800b4e0:	009b      	lsls	r3, r3, #2
 800b4e2:	4413      	add	r3, r2
 800b4e4:	009b      	lsls	r3, r3, #2
 800b4e6:	4a12      	ldr	r2, [pc, #72]	@ (800b530 <prvInitialiseTaskLists+0x60>)
 800b4e8:	4413      	add	r3, r2
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	f7fe fc5c 	bl	8009da8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	3301      	adds	r3, #1
 800b4f4:	607b      	str	r3, [r7, #4]
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	2b06      	cmp	r3, #6
 800b4fa:	d9ef      	bls.n	800b4dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b4fc:	480d      	ldr	r0, [pc, #52]	@ (800b534 <prvInitialiseTaskLists+0x64>)
 800b4fe:	f7fe fc53 	bl	8009da8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b502:	480d      	ldr	r0, [pc, #52]	@ (800b538 <prvInitialiseTaskLists+0x68>)
 800b504:	f7fe fc50 	bl	8009da8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b508:	480c      	ldr	r0, [pc, #48]	@ (800b53c <prvInitialiseTaskLists+0x6c>)
 800b50a:	f7fe fc4d 	bl	8009da8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b50e:	480c      	ldr	r0, [pc, #48]	@ (800b540 <prvInitialiseTaskLists+0x70>)
 800b510:	f7fe fc4a 	bl	8009da8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b514:	480b      	ldr	r0, [pc, #44]	@ (800b544 <prvInitialiseTaskLists+0x74>)
 800b516:	f7fe fc47 	bl	8009da8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b51a:	4b0b      	ldr	r3, [pc, #44]	@ (800b548 <prvInitialiseTaskLists+0x78>)
 800b51c:	4a05      	ldr	r2, [pc, #20]	@ (800b534 <prvInitialiseTaskLists+0x64>)
 800b51e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b520:	4b0a      	ldr	r3, [pc, #40]	@ (800b54c <prvInitialiseTaskLists+0x7c>)
 800b522:	4a05      	ldr	r2, [pc, #20]	@ (800b538 <prvInitialiseTaskLists+0x68>)
 800b524:	601a      	str	r2, [r3, #0]
}
 800b526:	bf00      	nop
 800b528:	3708      	adds	r7, #8
 800b52a:	46bd      	mov	sp, r7
 800b52c:	bd80      	pop	{r7, pc}
 800b52e:	bf00      	nop
 800b530:	200000a4 	.word	0x200000a4
 800b534:	20000130 	.word	0x20000130
 800b538:	20000144 	.word	0x20000144
 800b53c:	20000160 	.word	0x20000160
 800b540:	20000174 	.word	0x20000174
 800b544:	2000018c 	.word	0x2000018c
 800b548:	20000158 	.word	0x20000158
 800b54c:	2000015c 	.word	0x2000015c

0800b550 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b550:	b580      	push	{r7, lr}
 800b552:	b082      	sub	sp, #8
 800b554:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b556:	e019      	b.n	800b58c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b558:	f000 fab6 	bl	800bac8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b55c:	4b10      	ldr	r3, [pc, #64]	@ (800b5a0 <prvCheckTasksWaitingTermination+0x50>)
 800b55e:	68db      	ldr	r3, [r3, #12]
 800b560:	68db      	ldr	r3, [r3, #12]
 800b562:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	3304      	adds	r3, #4
 800b568:	4618      	mov	r0, r3
 800b56a:	f7fe fca7 	bl	8009ebc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b56e:	4b0d      	ldr	r3, [pc, #52]	@ (800b5a4 <prvCheckTasksWaitingTermination+0x54>)
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	3b01      	subs	r3, #1
 800b574:	4a0b      	ldr	r2, [pc, #44]	@ (800b5a4 <prvCheckTasksWaitingTermination+0x54>)
 800b576:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b578:	4b0b      	ldr	r3, [pc, #44]	@ (800b5a8 <prvCheckTasksWaitingTermination+0x58>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	3b01      	subs	r3, #1
 800b57e:	4a0a      	ldr	r2, [pc, #40]	@ (800b5a8 <prvCheckTasksWaitingTermination+0x58>)
 800b580:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b582:	f000 fad3 	bl	800bb2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b586:	6878      	ldr	r0, [r7, #4]
 800b588:	f000 f810 	bl	800b5ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b58c:	4b06      	ldr	r3, [pc, #24]	@ (800b5a8 <prvCheckTasksWaitingTermination+0x58>)
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d1e1      	bne.n	800b558 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b594:	bf00      	nop
 800b596:	bf00      	nop
 800b598:	3708      	adds	r7, #8
 800b59a:	46bd      	mov	sp, r7
 800b59c:	bd80      	pop	{r7, pc}
 800b59e:	bf00      	nop
 800b5a0:	20000174 	.word	0x20000174
 800b5a4:	200001a0 	.word	0x200001a0
 800b5a8:	20000188 	.word	0x20000188

0800b5ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b084      	sub	sp, #16
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d108      	bne.n	800b5d0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	f000 fc76 	bl	800beb4 <vPortFree>
				vPortFree( pxTCB );
 800b5c8:	6878      	ldr	r0, [r7, #4]
 800b5ca:	f000 fc73 	bl	800beb4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b5ce:	e019      	b.n	800b604 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800b5d6:	2b01      	cmp	r3, #1
 800b5d8:	d103      	bne.n	800b5e2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b5da:	6878      	ldr	r0, [r7, #4]
 800b5dc:	f000 fc6a 	bl	800beb4 <vPortFree>
	}
 800b5e0:	e010      	b.n	800b604 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 800b5e8:	2b02      	cmp	r3, #2
 800b5ea:	d00b      	beq.n	800b604 <prvDeleteTCB+0x58>
	__asm volatile
 800b5ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5f0:	f383 8811 	msr	BASEPRI, r3
 800b5f4:	f3bf 8f6f 	isb	sy
 800b5f8:	f3bf 8f4f 	dsb	sy
 800b5fc:	60fb      	str	r3, [r7, #12]
}
 800b5fe:	bf00      	nop
 800b600:	bf00      	nop
 800b602:	e7fd      	b.n	800b600 <prvDeleteTCB+0x54>
	}
 800b604:	bf00      	nop
 800b606:	3710      	adds	r7, #16
 800b608:	46bd      	mov	sp, r7
 800b60a:	bd80      	pop	{r7, pc}

0800b60c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b60c:	b480      	push	{r7}
 800b60e:	b083      	sub	sp, #12
 800b610:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b612:	4b0c      	ldr	r3, [pc, #48]	@ (800b644 <prvResetNextTaskUnblockTime+0x38>)
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d104      	bne.n	800b626 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b61c:	4b0a      	ldr	r3, [pc, #40]	@ (800b648 <prvResetNextTaskUnblockTime+0x3c>)
 800b61e:	f04f 32ff 	mov.w	r2, #4294967295
 800b622:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b624:	e008      	b.n	800b638 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b626:	4b07      	ldr	r3, [pc, #28]	@ (800b644 <prvResetNextTaskUnblockTime+0x38>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	68db      	ldr	r3, [r3, #12]
 800b62c:	68db      	ldr	r3, [r3, #12]
 800b62e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	685b      	ldr	r3, [r3, #4]
 800b634:	4a04      	ldr	r2, [pc, #16]	@ (800b648 <prvResetNextTaskUnblockTime+0x3c>)
 800b636:	6013      	str	r3, [r2, #0]
}
 800b638:	bf00      	nop
 800b63a:	370c      	adds	r7, #12
 800b63c:	46bd      	mov	sp, r7
 800b63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b642:	4770      	bx	lr
 800b644:	20000158 	.word	0x20000158
 800b648:	200001c0 	.word	0x200001c0

0800b64c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b64c:	b480      	push	{r7}
 800b64e:	b083      	sub	sp, #12
 800b650:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b652:	4b0b      	ldr	r3, [pc, #44]	@ (800b680 <xTaskGetSchedulerState+0x34>)
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d102      	bne.n	800b660 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b65a:	2301      	movs	r3, #1
 800b65c:	607b      	str	r3, [r7, #4]
 800b65e:	e008      	b.n	800b672 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b660:	4b08      	ldr	r3, [pc, #32]	@ (800b684 <xTaskGetSchedulerState+0x38>)
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d102      	bne.n	800b66e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b668:	2302      	movs	r3, #2
 800b66a:	607b      	str	r3, [r7, #4]
 800b66c:	e001      	b.n	800b672 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b66e:	2300      	movs	r3, #0
 800b670:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b672:	687b      	ldr	r3, [r7, #4]
	}
 800b674:	4618      	mov	r0, r3
 800b676:	370c      	adds	r7, #12
 800b678:	46bd      	mov	sp, r7
 800b67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b67e:	4770      	bx	lr
 800b680:	200001ac 	.word	0x200001ac
 800b684:	200001c8 	.word	0x200001c8

0800b688 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b688:	b580      	push	{r7, lr}
 800b68a:	b086      	sub	sp, #24
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b694:	2300      	movs	r3, #0
 800b696:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d070      	beq.n	800b780 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b69e:	4b3b      	ldr	r3, [pc, #236]	@ (800b78c <xTaskPriorityDisinherit+0x104>)
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	693a      	ldr	r2, [r7, #16]
 800b6a4:	429a      	cmp	r2, r3
 800b6a6:	d00b      	beq.n	800b6c0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b6a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6ac:	f383 8811 	msr	BASEPRI, r3
 800b6b0:	f3bf 8f6f 	isb	sy
 800b6b4:	f3bf 8f4f 	dsb	sy
 800b6b8:	60fb      	str	r3, [r7, #12]
}
 800b6ba:	bf00      	nop
 800b6bc:	bf00      	nop
 800b6be:	e7fd      	b.n	800b6bc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b6c0:	693b      	ldr	r3, [r7, #16]
 800b6c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d10b      	bne.n	800b6e0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b6c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6cc:	f383 8811 	msr	BASEPRI, r3
 800b6d0:	f3bf 8f6f 	isb	sy
 800b6d4:	f3bf 8f4f 	dsb	sy
 800b6d8:	60bb      	str	r3, [r7, #8]
}
 800b6da:	bf00      	nop
 800b6dc:	bf00      	nop
 800b6de:	e7fd      	b.n	800b6dc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b6e0:	693b      	ldr	r3, [r7, #16]
 800b6e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6e4:	1e5a      	subs	r2, r3, #1
 800b6e6:	693b      	ldr	r3, [r7, #16]
 800b6e8:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b6ea:	693b      	ldr	r3, [r7, #16]
 800b6ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6ee:	693b      	ldr	r3, [r7, #16]
 800b6f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6f2:	429a      	cmp	r2, r3
 800b6f4:	d044      	beq.n	800b780 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b6f6:	693b      	ldr	r3, [r7, #16]
 800b6f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d140      	bne.n	800b780 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b6fe:	693b      	ldr	r3, [r7, #16]
 800b700:	3304      	adds	r3, #4
 800b702:	4618      	mov	r0, r3
 800b704:	f7fe fbda 	bl	8009ebc <uxListRemove>
 800b708:	4603      	mov	r3, r0
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d115      	bne.n	800b73a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b70e:	693b      	ldr	r3, [r7, #16]
 800b710:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b712:	491f      	ldr	r1, [pc, #124]	@ (800b790 <xTaskPriorityDisinherit+0x108>)
 800b714:	4613      	mov	r3, r2
 800b716:	009b      	lsls	r3, r3, #2
 800b718:	4413      	add	r3, r2
 800b71a:	009b      	lsls	r3, r3, #2
 800b71c:	440b      	add	r3, r1
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	2b00      	cmp	r3, #0
 800b722:	d10a      	bne.n	800b73a <xTaskPriorityDisinherit+0xb2>
 800b724:	693b      	ldr	r3, [r7, #16]
 800b726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b728:	2201      	movs	r2, #1
 800b72a:	fa02 f303 	lsl.w	r3, r2, r3
 800b72e:	43da      	mvns	r2, r3
 800b730:	4b18      	ldr	r3, [pc, #96]	@ (800b794 <xTaskPriorityDisinherit+0x10c>)
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	4013      	ands	r3, r2
 800b736:	4a17      	ldr	r2, [pc, #92]	@ (800b794 <xTaskPriorityDisinherit+0x10c>)
 800b738:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b73a:	693b      	ldr	r3, [r7, #16]
 800b73c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b73e:	693b      	ldr	r3, [r7, #16]
 800b740:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b742:	693b      	ldr	r3, [r7, #16]
 800b744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b746:	f1c3 0207 	rsb	r2, r3, #7
 800b74a:	693b      	ldr	r3, [r7, #16]
 800b74c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b74e:	693b      	ldr	r3, [r7, #16]
 800b750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b752:	2201      	movs	r2, #1
 800b754:	409a      	lsls	r2, r3
 800b756:	4b0f      	ldr	r3, [pc, #60]	@ (800b794 <xTaskPriorityDisinherit+0x10c>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	4313      	orrs	r3, r2
 800b75c:	4a0d      	ldr	r2, [pc, #52]	@ (800b794 <xTaskPriorityDisinherit+0x10c>)
 800b75e:	6013      	str	r3, [r2, #0]
 800b760:	693b      	ldr	r3, [r7, #16]
 800b762:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b764:	4613      	mov	r3, r2
 800b766:	009b      	lsls	r3, r3, #2
 800b768:	4413      	add	r3, r2
 800b76a:	009b      	lsls	r3, r3, #2
 800b76c:	4a08      	ldr	r2, [pc, #32]	@ (800b790 <xTaskPriorityDisinherit+0x108>)
 800b76e:	441a      	add	r2, r3
 800b770:	693b      	ldr	r3, [r7, #16]
 800b772:	3304      	adds	r3, #4
 800b774:	4619      	mov	r1, r3
 800b776:	4610      	mov	r0, r2
 800b778:	f7fe fb43 	bl	8009e02 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b77c:	2301      	movs	r3, #1
 800b77e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b780:	697b      	ldr	r3, [r7, #20]
	}
 800b782:	4618      	mov	r0, r3
 800b784:	3718      	adds	r7, #24
 800b786:	46bd      	mov	sp, r7
 800b788:	bd80      	pop	{r7, pc}
 800b78a:	bf00      	nop
 800b78c:	200000a0 	.word	0x200000a0
 800b790:	200000a4 	.word	0x200000a4
 800b794:	200001a8 	.word	0x200001a8

0800b798 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b798:	b580      	push	{r7, lr}
 800b79a:	b084      	sub	sp, #16
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	6078      	str	r0, [r7, #4]
 800b7a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b7a2:	4b29      	ldr	r3, [pc, #164]	@ (800b848 <prvAddCurrentTaskToDelayedList+0xb0>)
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b7a8:	4b28      	ldr	r3, [pc, #160]	@ (800b84c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	3304      	adds	r3, #4
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	f7fe fb84 	bl	8009ebc <uxListRemove>
 800b7b4:	4603      	mov	r3, r0
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d10b      	bne.n	800b7d2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b7ba:	4b24      	ldr	r3, [pc, #144]	@ (800b84c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7c0:	2201      	movs	r2, #1
 800b7c2:	fa02 f303 	lsl.w	r3, r2, r3
 800b7c6:	43da      	mvns	r2, r3
 800b7c8:	4b21      	ldr	r3, [pc, #132]	@ (800b850 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	4013      	ands	r3, r2
 800b7ce:	4a20      	ldr	r2, [pc, #128]	@ (800b850 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b7d0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7d8:	d10a      	bne.n	800b7f0 <prvAddCurrentTaskToDelayedList+0x58>
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d007      	beq.n	800b7f0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b7e0:	4b1a      	ldr	r3, [pc, #104]	@ (800b84c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	3304      	adds	r3, #4
 800b7e6:	4619      	mov	r1, r3
 800b7e8:	481a      	ldr	r0, [pc, #104]	@ (800b854 <prvAddCurrentTaskToDelayedList+0xbc>)
 800b7ea:	f7fe fb0a 	bl	8009e02 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b7ee:	e026      	b.n	800b83e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b7f0:	68fa      	ldr	r2, [r7, #12]
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	4413      	add	r3, r2
 800b7f6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b7f8:	4b14      	ldr	r3, [pc, #80]	@ (800b84c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	68ba      	ldr	r2, [r7, #8]
 800b7fe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b800:	68ba      	ldr	r2, [r7, #8]
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	429a      	cmp	r2, r3
 800b806:	d209      	bcs.n	800b81c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b808:	4b13      	ldr	r3, [pc, #76]	@ (800b858 <prvAddCurrentTaskToDelayedList+0xc0>)
 800b80a:	681a      	ldr	r2, [r3, #0]
 800b80c:	4b0f      	ldr	r3, [pc, #60]	@ (800b84c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	3304      	adds	r3, #4
 800b812:	4619      	mov	r1, r3
 800b814:	4610      	mov	r0, r2
 800b816:	f7fe fb18 	bl	8009e4a <vListInsert>
}
 800b81a:	e010      	b.n	800b83e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b81c:	4b0f      	ldr	r3, [pc, #60]	@ (800b85c <prvAddCurrentTaskToDelayedList+0xc4>)
 800b81e:	681a      	ldr	r2, [r3, #0]
 800b820:	4b0a      	ldr	r3, [pc, #40]	@ (800b84c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	3304      	adds	r3, #4
 800b826:	4619      	mov	r1, r3
 800b828:	4610      	mov	r0, r2
 800b82a:	f7fe fb0e 	bl	8009e4a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b82e:	4b0c      	ldr	r3, [pc, #48]	@ (800b860 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	68ba      	ldr	r2, [r7, #8]
 800b834:	429a      	cmp	r2, r3
 800b836:	d202      	bcs.n	800b83e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b838:	4a09      	ldr	r2, [pc, #36]	@ (800b860 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b83a:	68bb      	ldr	r3, [r7, #8]
 800b83c:	6013      	str	r3, [r2, #0]
}
 800b83e:	bf00      	nop
 800b840:	3710      	adds	r7, #16
 800b842:	46bd      	mov	sp, r7
 800b844:	bd80      	pop	{r7, pc}
 800b846:	bf00      	nop
 800b848:	200001a4 	.word	0x200001a4
 800b84c:	200000a0 	.word	0x200000a0
 800b850:	200001a8 	.word	0x200001a8
 800b854:	2000018c 	.word	0x2000018c
 800b858:	2000015c 	.word	0x2000015c
 800b85c:	20000158 	.word	0x20000158
 800b860:	200001c0 	.word	0x200001c0

0800b864 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b864:	b480      	push	{r7}
 800b866:	b085      	sub	sp, #20
 800b868:	af00      	add	r7, sp, #0
 800b86a:	60f8      	str	r0, [r7, #12]
 800b86c:	60b9      	str	r1, [r7, #8]
 800b86e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	3b04      	subs	r3, #4
 800b874:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b87c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	3b04      	subs	r3, #4
 800b882:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b884:	68bb      	ldr	r3, [r7, #8]
 800b886:	f023 0201 	bic.w	r2, r3, #1
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	3b04      	subs	r3, #4
 800b892:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b894:	4a0c      	ldr	r2, [pc, #48]	@ (800b8c8 <pxPortInitialiseStack+0x64>)
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	3b14      	subs	r3, #20
 800b89e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b8a0:	687a      	ldr	r2, [r7, #4]
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	3b04      	subs	r3, #4
 800b8aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	f06f 0202 	mvn.w	r2, #2
 800b8b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	3b20      	subs	r3, #32
 800b8b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b8ba:	68fb      	ldr	r3, [r7, #12]
}
 800b8bc:	4618      	mov	r0, r3
 800b8be:	3714      	adds	r7, #20
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c6:	4770      	bx	lr
 800b8c8:	0800b8cd 	.word	0x0800b8cd

0800b8cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b085      	sub	sp, #20
 800b8d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b8d6:	4b13      	ldr	r3, [pc, #76]	@ (800b924 <prvTaskExitError+0x58>)
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8de:	d00b      	beq.n	800b8f8 <prvTaskExitError+0x2c>
	__asm volatile
 800b8e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8e4:	f383 8811 	msr	BASEPRI, r3
 800b8e8:	f3bf 8f6f 	isb	sy
 800b8ec:	f3bf 8f4f 	dsb	sy
 800b8f0:	60fb      	str	r3, [r7, #12]
}
 800b8f2:	bf00      	nop
 800b8f4:	bf00      	nop
 800b8f6:	e7fd      	b.n	800b8f4 <prvTaskExitError+0x28>
	__asm volatile
 800b8f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8fc:	f383 8811 	msr	BASEPRI, r3
 800b900:	f3bf 8f6f 	isb	sy
 800b904:	f3bf 8f4f 	dsb	sy
 800b908:	60bb      	str	r3, [r7, #8]
}
 800b90a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b90c:	bf00      	nop
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d0fc      	beq.n	800b90e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b914:	bf00      	nop
 800b916:	bf00      	nop
 800b918:	3714      	adds	r7, #20
 800b91a:	46bd      	mov	sp, r7
 800b91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b920:	4770      	bx	lr
 800b922:	bf00      	nop
 800b924:	20000028 	.word	0x20000028
	...

0800b930 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b930:	4b07      	ldr	r3, [pc, #28]	@ (800b950 <pxCurrentTCBConst2>)
 800b932:	6819      	ldr	r1, [r3, #0]
 800b934:	6808      	ldr	r0, [r1, #0]
 800b936:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b93a:	f380 8809 	msr	PSP, r0
 800b93e:	f3bf 8f6f 	isb	sy
 800b942:	f04f 0000 	mov.w	r0, #0
 800b946:	f380 8811 	msr	BASEPRI, r0
 800b94a:	4770      	bx	lr
 800b94c:	f3af 8000 	nop.w

0800b950 <pxCurrentTCBConst2>:
 800b950:	200000a0 	.word	0x200000a0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b954:	bf00      	nop
 800b956:	bf00      	nop

0800b958 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b958:	4808      	ldr	r0, [pc, #32]	@ (800b97c <prvPortStartFirstTask+0x24>)
 800b95a:	6800      	ldr	r0, [r0, #0]
 800b95c:	6800      	ldr	r0, [r0, #0]
 800b95e:	f380 8808 	msr	MSP, r0
 800b962:	f04f 0000 	mov.w	r0, #0
 800b966:	f380 8814 	msr	CONTROL, r0
 800b96a:	b662      	cpsie	i
 800b96c:	b661      	cpsie	f
 800b96e:	f3bf 8f4f 	dsb	sy
 800b972:	f3bf 8f6f 	isb	sy
 800b976:	df00      	svc	0
 800b978:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b97a:	bf00      	nop
 800b97c:	e000ed08 	.word	0xe000ed08

0800b980 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b980:	b580      	push	{r7, lr}
 800b982:	b086      	sub	sp, #24
 800b984:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b986:	4b47      	ldr	r3, [pc, #284]	@ (800baa4 <xPortStartScheduler+0x124>)
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	4a47      	ldr	r2, [pc, #284]	@ (800baa8 <xPortStartScheduler+0x128>)
 800b98c:	4293      	cmp	r3, r2
 800b98e:	d10b      	bne.n	800b9a8 <xPortStartScheduler+0x28>
	__asm volatile
 800b990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b994:	f383 8811 	msr	BASEPRI, r3
 800b998:	f3bf 8f6f 	isb	sy
 800b99c:	f3bf 8f4f 	dsb	sy
 800b9a0:	60fb      	str	r3, [r7, #12]
}
 800b9a2:	bf00      	nop
 800b9a4:	bf00      	nop
 800b9a6:	e7fd      	b.n	800b9a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b9a8:	4b3e      	ldr	r3, [pc, #248]	@ (800baa4 <xPortStartScheduler+0x124>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	4a3f      	ldr	r2, [pc, #252]	@ (800baac <xPortStartScheduler+0x12c>)
 800b9ae:	4293      	cmp	r3, r2
 800b9b0:	d10b      	bne.n	800b9ca <xPortStartScheduler+0x4a>
	__asm volatile
 800b9b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9b6:	f383 8811 	msr	BASEPRI, r3
 800b9ba:	f3bf 8f6f 	isb	sy
 800b9be:	f3bf 8f4f 	dsb	sy
 800b9c2:	613b      	str	r3, [r7, #16]
}
 800b9c4:	bf00      	nop
 800b9c6:	bf00      	nop
 800b9c8:	e7fd      	b.n	800b9c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b9ca:	4b39      	ldr	r3, [pc, #228]	@ (800bab0 <xPortStartScheduler+0x130>)
 800b9cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b9ce:	697b      	ldr	r3, [r7, #20]
 800b9d0:	781b      	ldrb	r3, [r3, #0]
 800b9d2:	b2db      	uxtb	r3, r3
 800b9d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b9d6:	697b      	ldr	r3, [r7, #20]
 800b9d8:	22ff      	movs	r2, #255	@ 0xff
 800b9da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b9dc:	697b      	ldr	r3, [r7, #20]
 800b9de:	781b      	ldrb	r3, [r3, #0]
 800b9e0:	b2db      	uxtb	r3, r3
 800b9e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b9e4:	78fb      	ldrb	r3, [r7, #3]
 800b9e6:	b2db      	uxtb	r3, r3
 800b9e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b9ec:	b2da      	uxtb	r2, r3
 800b9ee:	4b31      	ldr	r3, [pc, #196]	@ (800bab4 <xPortStartScheduler+0x134>)
 800b9f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b9f2:	4b31      	ldr	r3, [pc, #196]	@ (800bab8 <xPortStartScheduler+0x138>)
 800b9f4:	2207      	movs	r2, #7
 800b9f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b9f8:	e009      	b.n	800ba0e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b9fa:	4b2f      	ldr	r3, [pc, #188]	@ (800bab8 <xPortStartScheduler+0x138>)
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	3b01      	subs	r3, #1
 800ba00:	4a2d      	ldr	r2, [pc, #180]	@ (800bab8 <xPortStartScheduler+0x138>)
 800ba02:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ba04:	78fb      	ldrb	r3, [r7, #3]
 800ba06:	b2db      	uxtb	r3, r3
 800ba08:	005b      	lsls	r3, r3, #1
 800ba0a:	b2db      	uxtb	r3, r3
 800ba0c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ba0e:	78fb      	ldrb	r3, [r7, #3]
 800ba10:	b2db      	uxtb	r3, r3
 800ba12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba16:	2b80      	cmp	r3, #128	@ 0x80
 800ba18:	d0ef      	beq.n	800b9fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ba1a:	4b27      	ldr	r3, [pc, #156]	@ (800bab8 <xPortStartScheduler+0x138>)
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	f1c3 0307 	rsb	r3, r3, #7
 800ba22:	2b04      	cmp	r3, #4
 800ba24:	d00b      	beq.n	800ba3e <xPortStartScheduler+0xbe>
	__asm volatile
 800ba26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba2a:	f383 8811 	msr	BASEPRI, r3
 800ba2e:	f3bf 8f6f 	isb	sy
 800ba32:	f3bf 8f4f 	dsb	sy
 800ba36:	60bb      	str	r3, [r7, #8]
}
 800ba38:	bf00      	nop
 800ba3a:	bf00      	nop
 800ba3c:	e7fd      	b.n	800ba3a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ba3e:	4b1e      	ldr	r3, [pc, #120]	@ (800bab8 <xPortStartScheduler+0x138>)
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	021b      	lsls	r3, r3, #8
 800ba44:	4a1c      	ldr	r2, [pc, #112]	@ (800bab8 <xPortStartScheduler+0x138>)
 800ba46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ba48:	4b1b      	ldr	r3, [pc, #108]	@ (800bab8 <xPortStartScheduler+0x138>)
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ba50:	4a19      	ldr	r2, [pc, #100]	@ (800bab8 <xPortStartScheduler+0x138>)
 800ba52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	b2da      	uxtb	r2, r3
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ba5c:	4b17      	ldr	r3, [pc, #92]	@ (800babc <xPortStartScheduler+0x13c>)
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	4a16      	ldr	r2, [pc, #88]	@ (800babc <xPortStartScheduler+0x13c>)
 800ba62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ba66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ba68:	4b14      	ldr	r3, [pc, #80]	@ (800babc <xPortStartScheduler+0x13c>)
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	4a13      	ldr	r2, [pc, #76]	@ (800babc <xPortStartScheduler+0x13c>)
 800ba6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ba72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ba74:	f000 f8da 	bl	800bc2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ba78:	4b11      	ldr	r3, [pc, #68]	@ (800bac0 <xPortStartScheduler+0x140>)
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ba7e:	f000 f8f9 	bl	800bc74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ba82:	4b10      	ldr	r3, [pc, #64]	@ (800bac4 <xPortStartScheduler+0x144>)
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	4a0f      	ldr	r2, [pc, #60]	@ (800bac4 <xPortStartScheduler+0x144>)
 800ba88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ba8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ba8e:	f7ff ff63 	bl	800b958 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ba92:	f7ff fb71 	bl	800b178 <vTaskSwitchContext>
	prvTaskExitError();
 800ba96:	f7ff ff19 	bl	800b8cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ba9a:	2300      	movs	r3, #0
}
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	3718      	adds	r7, #24
 800baa0:	46bd      	mov	sp, r7
 800baa2:	bd80      	pop	{r7, pc}
 800baa4:	e000ed00 	.word	0xe000ed00
 800baa8:	410fc271 	.word	0x410fc271
 800baac:	410fc270 	.word	0x410fc270
 800bab0:	e000e400 	.word	0xe000e400
 800bab4:	200001cc 	.word	0x200001cc
 800bab8:	200001d0 	.word	0x200001d0
 800babc:	e000ed20 	.word	0xe000ed20
 800bac0:	20000028 	.word	0x20000028
 800bac4:	e000ef34 	.word	0xe000ef34

0800bac8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bac8:	b480      	push	{r7}
 800baca:	b083      	sub	sp, #12
 800bacc:	af00      	add	r7, sp, #0
	__asm volatile
 800bace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bad2:	f383 8811 	msr	BASEPRI, r3
 800bad6:	f3bf 8f6f 	isb	sy
 800bada:	f3bf 8f4f 	dsb	sy
 800bade:	607b      	str	r3, [r7, #4]
}
 800bae0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bae2:	4b10      	ldr	r3, [pc, #64]	@ (800bb24 <vPortEnterCritical+0x5c>)
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	3301      	adds	r3, #1
 800bae8:	4a0e      	ldr	r2, [pc, #56]	@ (800bb24 <vPortEnterCritical+0x5c>)
 800baea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800baec:	4b0d      	ldr	r3, [pc, #52]	@ (800bb24 <vPortEnterCritical+0x5c>)
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	2b01      	cmp	r3, #1
 800baf2:	d110      	bne.n	800bb16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800baf4:	4b0c      	ldr	r3, [pc, #48]	@ (800bb28 <vPortEnterCritical+0x60>)
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	b2db      	uxtb	r3, r3
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d00b      	beq.n	800bb16 <vPortEnterCritical+0x4e>
	__asm volatile
 800bafe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb02:	f383 8811 	msr	BASEPRI, r3
 800bb06:	f3bf 8f6f 	isb	sy
 800bb0a:	f3bf 8f4f 	dsb	sy
 800bb0e:	603b      	str	r3, [r7, #0]
}
 800bb10:	bf00      	nop
 800bb12:	bf00      	nop
 800bb14:	e7fd      	b.n	800bb12 <vPortEnterCritical+0x4a>
	}
}
 800bb16:	bf00      	nop
 800bb18:	370c      	adds	r7, #12
 800bb1a:	46bd      	mov	sp, r7
 800bb1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb20:	4770      	bx	lr
 800bb22:	bf00      	nop
 800bb24:	20000028 	.word	0x20000028
 800bb28:	e000ed04 	.word	0xe000ed04

0800bb2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bb2c:	b480      	push	{r7}
 800bb2e:	b083      	sub	sp, #12
 800bb30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bb32:	4b12      	ldr	r3, [pc, #72]	@ (800bb7c <vPortExitCritical+0x50>)
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d10b      	bne.n	800bb52 <vPortExitCritical+0x26>
	__asm volatile
 800bb3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb3e:	f383 8811 	msr	BASEPRI, r3
 800bb42:	f3bf 8f6f 	isb	sy
 800bb46:	f3bf 8f4f 	dsb	sy
 800bb4a:	607b      	str	r3, [r7, #4]
}
 800bb4c:	bf00      	nop
 800bb4e:	bf00      	nop
 800bb50:	e7fd      	b.n	800bb4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bb52:	4b0a      	ldr	r3, [pc, #40]	@ (800bb7c <vPortExitCritical+0x50>)
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	3b01      	subs	r3, #1
 800bb58:	4a08      	ldr	r2, [pc, #32]	@ (800bb7c <vPortExitCritical+0x50>)
 800bb5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bb5c:	4b07      	ldr	r3, [pc, #28]	@ (800bb7c <vPortExitCritical+0x50>)
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d105      	bne.n	800bb70 <vPortExitCritical+0x44>
 800bb64:	2300      	movs	r3, #0
 800bb66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	f383 8811 	msr	BASEPRI, r3
}
 800bb6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bb70:	bf00      	nop
 800bb72:	370c      	adds	r7, #12
 800bb74:	46bd      	mov	sp, r7
 800bb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7a:	4770      	bx	lr
 800bb7c:	20000028 	.word	0x20000028

0800bb80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bb80:	f3ef 8009 	mrs	r0, PSP
 800bb84:	f3bf 8f6f 	isb	sy
 800bb88:	4b15      	ldr	r3, [pc, #84]	@ (800bbe0 <pxCurrentTCBConst>)
 800bb8a:	681a      	ldr	r2, [r3, #0]
 800bb8c:	f01e 0f10 	tst.w	lr, #16
 800bb90:	bf08      	it	eq
 800bb92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bb96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb9a:	6010      	str	r0, [r2, #0]
 800bb9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bba0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bba4:	f380 8811 	msr	BASEPRI, r0
 800bba8:	f3bf 8f4f 	dsb	sy
 800bbac:	f3bf 8f6f 	isb	sy
 800bbb0:	f7ff fae2 	bl	800b178 <vTaskSwitchContext>
 800bbb4:	f04f 0000 	mov.w	r0, #0
 800bbb8:	f380 8811 	msr	BASEPRI, r0
 800bbbc:	bc09      	pop	{r0, r3}
 800bbbe:	6819      	ldr	r1, [r3, #0]
 800bbc0:	6808      	ldr	r0, [r1, #0]
 800bbc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbc6:	f01e 0f10 	tst.w	lr, #16
 800bbca:	bf08      	it	eq
 800bbcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bbd0:	f380 8809 	msr	PSP, r0
 800bbd4:	f3bf 8f6f 	isb	sy
 800bbd8:	4770      	bx	lr
 800bbda:	bf00      	nop
 800bbdc:	f3af 8000 	nop.w

0800bbe0 <pxCurrentTCBConst>:
 800bbe0:	200000a0 	.word	0x200000a0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bbe4:	bf00      	nop
 800bbe6:	bf00      	nop

0800bbe8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b082      	sub	sp, #8
 800bbec:	af00      	add	r7, sp, #0
	__asm volatile
 800bbee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbf2:	f383 8811 	msr	BASEPRI, r3
 800bbf6:	f3bf 8f6f 	isb	sy
 800bbfa:	f3bf 8f4f 	dsb	sy
 800bbfe:	607b      	str	r3, [r7, #4]
}
 800bc00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bc02:	f7ff f9ff 	bl	800b004 <xTaskIncrementTick>
 800bc06:	4603      	mov	r3, r0
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d003      	beq.n	800bc14 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bc0c:	4b06      	ldr	r3, [pc, #24]	@ (800bc28 <SysTick_Handler+0x40>)
 800bc0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc12:	601a      	str	r2, [r3, #0]
 800bc14:	2300      	movs	r3, #0
 800bc16:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bc18:	683b      	ldr	r3, [r7, #0]
 800bc1a:	f383 8811 	msr	BASEPRI, r3
}
 800bc1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bc20:	bf00      	nop
 800bc22:	3708      	adds	r7, #8
 800bc24:	46bd      	mov	sp, r7
 800bc26:	bd80      	pop	{r7, pc}
 800bc28:	e000ed04 	.word	0xe000ed04

0800bc2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bc2c:	b480      	push	{r7}
 800bc2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bc30:	4b0b      	ldr	r3, [pc, #44]	@ (800bc60 <vPortSetupTimerInterrupt+0x34>)
 800bc32:	2200      	movs	r2, #0
 800bc34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bc36:	4b0b      	ldr	r3, [pc, #44]	@ (800bc64 <vPortSetupTimerInterrupt+0x38>)
 800bc38:	2200      	movs	r2, #0
 800bc3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bc3c:	4b0a      	ldr	r3, [pc, #40]	@ (800bc68 <vPortSetupTimerInterrupt+0x3c>)
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	4a0a      	ldr	r2, [pc, #40]	@ (800bc6c <vPortSetupTimerInterrupt+0x40>)
 800bc42:	fba2 2303 	umull	r2, r3, r2, r3
 800bc46:	099b      	lsrs	r3, r3, #6
 800bc48:	4a09      	ldr	r2, [pc, #36]	@ (800bc70 <vPortSetupTimerInterrupt+0x44>)
 800bc4a:	3b01      	subs	r3, #1
 800bc4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bc4e:	4b04      	ldr	r3, [pc, #16]	@ (800bc60 <vPortSetupTimerInterrupt+0x34>)
 800bc50:	2207      	movs	r2, #7
 800bc52:	601a      	str	r2, [r3, #0]
}
 800bc54:	bf00      	nop
 800bc56:	46bd      	mov	sp, r7
 800bc58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc5c:	4770      	bx	lr
 800bc5e:	bf00      	nop
 800bc60:	e000e010 	.word	0xe000e010
 800bc64:	e000e018 	.word	0xe000e018
 800bc68:	2000002c 	.word	0x2000002c
 800bc6c:	10624dd3 	.word	0x10624dd3
 800bc70:	e000e014 	.word	0xe000e014

0800bc74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bc74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bc84 <vPortEnableVFP+0x10>
 800bc78:	6801      	ldr	r1, [r0, #0]
 800bc7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bc7e:	6001      	str	r1, [r0, #0]
 800bc80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bc82:	bf00      	nop
 800bc84:	e000ed88 	.word	0xe000ed88

0800bc88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bc88:	b480      	push	{r7}
 800bc8a:	b085      	sub	sp, #20
 800bc8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bc8e:	f3ef 8305 	mrs	r3, IPSR
 800bc92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	2b0f      	cmp	r3, #15
 800bc98:	d915      	bls.n	800bcc6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bc9a:	4a18      	ldr	r2, [pc, #96]	@ (800bcfc <vPortValidateInterruptPriority+0x74>)
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	4413      	add	r3, r2
 800bca0:	781b      	ldrb	r3, [r3, #0]
 800bca2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bca4:	4b16      	ldr	r3, [pc, #88]	@ (800bd00 <vPortValidateInterruptPriority+0x78>)
 800bca6:	781b      	ldrb	r3, [r3, #0]
 800bca8:	7afa      	ldrb	r2, [r7, #11]
 800bcaa:	429a      	cmp	r2, r3
 800bcac:	d20b      	bcs.n	800bcc6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bcae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcb2:	f383 8811 	msr	BASEPRI, r3
 800bcb6:	f3bf 8f6f 	isb	sy
 800bcba:	f3bf 8f4f 	dsb	sy
 800bcbe:	607b      	str	r3, [r7, #4]
}
 800bcc0:	bf00      	nop
 800bcc2:	bf00      	nop
 800bcc4:	e7fd      	b.n	800bcc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bcc6:	4b0f      	ldr	r3, [pc, #60]	@ (800bd04 <vPortValidateInterruptPriority+0x7c>)
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800bcce:	4b0e      	ldr	r3, [pc, #56]	@ (800bd08 <vPortValidateInterruptPriority+0x80>)
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	429a      	cmp	r2, r3
 800bcd4:	d90b      	bls.n	800bcee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800bcd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcda:	f383 8811 	msr	BASEPRI, r3
 800bcde:	f3bf 8f6f 	isb	sy
 800bce2:	f3bf 8f4f 	dsb	sy
 800bce6:	603b      	str	r3, [r7, #0]
}
 800bce8:	bf00      	nop
 800bcea:	bf00      	nop
 800bcec:	e7fd      	b.n	800bcea <vPortValidateInterruptPriority+0x62>
	}
 800bcee:	bf00      	nop
 800bcf0:	3714      	adds	r7, #20
 800bcf2:	46bd      	mov	sp, r7
 800bcf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf8:	4770      	bx	lr
 800bcfa:	bf00      	nop
 800bcfc:	e000e3f0 	.word	0xe000e3f0
 800bd00:	200001cc 	.word	0x200001cc
 800bd04:	e000ed0c 	.word	0xe000ed0c
 800bd08:	200001d0 	.word	0x200001d0

0800bd0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b08a      	sub	sp, #40	@ 0x28
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bd14:	2300      	movs	r3, #0
 800bd16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bd18:	f7ff f8c8 	bl	800aeac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bd1c:	4b5f      	ldr	r3, [pc, #380]	@ (800be9c <pvPortMalloc+0x190>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d101      	bne.n	800bd28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bd24:	f000 f92a 	bl	800bf7c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bd28:	4b5d      	ldr	r3, [pc, #372]	@ (800bea0 <pvPortMalloc+0x194>)
 800bd2a:	681a      	ldr	r2, [r3, #0]
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	4013      	ands	r3, r2
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	f040 8095 	bne.w	800be60 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d01e      	beq.n	800bd7a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800bd3c:	2208      	movs	r2, #8
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	4413      	add	r3, r2
 800bd42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f003 0307 	and.w	r3, r3, #7
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d015      	beq.n	800bd7a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	f023 0307 	bic.w	r3, r3, #7
 800bd54:	3308      	adds	r3, #8
 800bd56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	f003 0307 	and.w	r3, r3, #7
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d00b      	beq.n	800bd7a <pvPortMalloc+0x6e>
	__asm volatile
 800bd62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd66:	f383 8811 	msr	BASEPRI, r3
 800bd6a:	f3bf 8f6f 	isb	sy
 800bd6e:	f3bf 8f4f 	dsb	sy
 800bd72:	617b      	str	r3, [r7, #20]
}
 800bd74:	bf00      	nop
 800bd76:	bf00      	nop
 800bd78:	e7fd      	b.n	800bd76 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d06f      	beq.n	800be60 <pvPortMalloc+0x154>
 800bd80:	4b48      	ldr	r3, [pc, #288]	@ (800bea4 <pvPortMalloc+0x198>)
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	687a      	ldr	r2, [r7, #4]
 800bd86:	429a      	cmp	r2, r3
 800bd88:	d86a      	bhi.n	800be60 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bd8a:	4b47      	ldr	r3, [pc, #284]	@ (800bea8 <pvPortMalloc+0x19c>)
 800bd8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bd8e:	4b46      	ldr	r3, [pc, #280]	@ (800bea8 <pvPortMalloc+0x19c>)
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bd94:	e004      	b.n	800bda0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800bd96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bd9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bda0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bda2:	685b      	ldr	r3, [r3, #4]
 800bda4:	687a      	ldr	r2, [r7, #4]
 800bda6:	429a      	cmp	r2, r3
 800bda8:	d903      	bls.n	800bdb2 <pvPortMalloc+0xa6>
 800bdaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d1f1      	bne.n	800bd96 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bdb2:	4b3a      	ldr	r3, [pc, #232]	@ (800be9c <pvPortMalloc+0x190>)
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdb8:	429a      	cmp	r2, r3
 800bdba:	d051      	beq.n	800be60 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bdbc:	6a3b      	ldr	r3, [r7, #32]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	2208      	movs	r2, #8
 800bdc2:	4413      	add	r3, r2
 800bdc4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bdc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc8:	681a      	ldr	r2, [r3, #0]
 800bdca:	6a3b      	ldr	r3, [r7, #32]
 800bdcc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bdce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdd0:	685a      	ldr	r2, [r3, #4]
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	1ad2      	subs	r2, r2, r3
 800bdd6:	2308      	movs	r3, #8
 800bdd8:	005b      	lsls	r3, r3, #1
 800bdda:	429a      	cmp	r2, r3
 800bddc:	d920      	bls.n	800be20 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bdde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	4413      	add	r3, r2
 800bde4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bde6:	69bb      	ldr	r3, [r7, #24]
 800bde8:	f003 0307 	and.w	r3, r3, #7
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d00b      	beq.n	800be08 <pvPortMalloc+0xfc>
	__asm volatile
 800bdf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdf4:	f383 8811 	msr	BASEPRI, r3
 800bdf8:	f3bf 8f6f 	isb	sy
 800bdfc:	f3bf 8f4f 	dsb	sy
 800be00:	613b      	str	r3, [r7, #16]
}
 800be02:	bf00      	nop
 800be04:	bf00      	nop
 800be06:	e7fd      	b.n	800be04 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800be08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be0a:	685a      	ldr	r2, [r3, #4]
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	1ad2      	subs	r2, r2, r3
 800be10:	69bb      	ldr	r3, [r7, #24]
 800be12:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800be14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be16:	687a      	ldr	r2, [r7, #4]
 800be18:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800be1a:	69b8      	ldr	r0, [r7, #24]
 800be1c:	f000 f910 	bl	800c040 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800be20:	4b20      	ldr	r3, [pc, #128]	@ (800bea4 <pvPortMalloc+0x198>)
 800be22:	681a      	ldr	r2, [r3, #0]
 800be24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be26:	685b      	ldr	r3, [r3, #4]
 800be28:	1ad3      	subs	r3, r2, r3
 800be2a:	4a1e      	ldr	r2, [pc, #120]	@ (800bea4 <pvPortMalloc+0x198>)
 800be2c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800be2e:	4b1d      	ldr	r3, [pc, #116]	@ (800bea4 <pvPortMalloc+0x198>)
 800be30:	681a      	ldr	r2, [r3, #0]
 800be32:	4b1e      	ldr	r3, [pc, #120]	@ (800beac <pvPortMalloc+0x1a0>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	429a      	cmp	r2, r3
 800be38:	d203      	bcs.n	800be42 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800be3a:	4b1a      	ldr	r3, [pc, #104]	@ (800bea4 <pvPortMalloc+0x198>)
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	4a1b      	ldr	r2, [pc, #108]	@ (800beac <pvPortMalloc+0x1a0>)
 800be40:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800be42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be44:	685a      	ldr	r2, [r3, #4]
 800be46:	4b16      	ldr	r3, [pc, #88]	@ (800bea0 <pvPortMalloc+0x194>)
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	431a      	orrs	r2, r3
 800be4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be4e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800be50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be52:	2200      	movs	r2, #0
 800be54:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800be56:	4b16      	ldr	r3, [pc, #88]	@ (800beb0 <pvPortMalloc+0x1a4>)
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	3301      	adds	r3, #1
 800be5c:	4a14      	ldr	r2, [pc, #80]	@ (800beb0 <pvPortMalloc+0x1a4>)
 800be5e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800be60:	f7ff f832 	bl	800aec8 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800be64:	69fb      	ldr	r3, [r7, #28]
 800be66:	2b00      	cmp	r3, #0
 800be68:	d101      	bne.n	800be6e <pvPortMalloc+0x162>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800be6a:	f000 fad1 	bl	800c410 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800be6e:	69fb      	ldr	r3, [r7, #28]
 800be70:	f003 0307 	and.w	r3, r3, #7
 800be74:	2b00      	cmp	r3, #0
 800be76:	d00b      	beq.n	800be90 <pvPortMalloc+0x184>
	__asm volatile
 800be78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be7c:	f383 8811 	msr	BASEPRI, r3
 800be80:	f3bf 8f6f 	isb	sy
 800be84:	f3bf 8f4f 	dsb	sy
 800be88:	60fb      	str	r3, [r7, #12]
}
 800be8a:	bf00      	nop
 800be8c:	bf00      	nop
 800be8e:	e7fd      	b.n	800be8c <pvPortMalloc+0x180>
	return pvReturn;
 800be90:	69fb      	ldr	r3, [r7, #28]
}
 800be92:	4618      	mov	r0, r3
 800be94:	3728      	adds	r7, #40	@ 0x28
 800be96:	46bd      	mov	sp, r7
 800be98:	bd80      	pop	{r7, pc}
 800be9a:	bf00      	nop
 800be9c:	200081dc 	.word	0x200081dc
 800bea0:	200081f0 	.word	0x200081f0
 800bea4:	200081e0 	.word	0x200081e0
 800bea8:	200081d4 	.word	0x200081d4
 800beac:	200081e4 	.word	0x200081e4
 800beb0:	200081e8 	.word	0x200081e8

0800beb4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b086      	sub	sp, #24
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d04f      	beq.n	800bf66 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bec6:	2308      	movs	r3, #8
 800bec8:	425b      	negs	r3, r3
 800beca:	697a      	ldr	r2, [r7, #20]
 800becc:	4413      	add	r3, r2
 800bece:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bed0:	697b      	ldr	r3, [r7, #20]
 800bed2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bed4:	693b      	ldr	r3, [r7, #16]
 800bed6:	685a      	ldr	r2, [r3, #4]
 800bed8:	4b25      	ldr	r3, [pc, #148]	@ (800bf70 <vPortFree+0xbc>)
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	4013      	ands	r3, r2
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d10b      	bne.n	800befa <vPortFree+0x46>
	__asm volatile
 800bee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bee6:	f383 8811 	msr	BASEPRI, r3
 800beea:	f3bf 8f6f 	isb	sy
 800beee:	f3bf 8f4f 	dsb	sy
 800bef2:	60fb      	str	r3, [r7, #12]
}
 800bef4:	bf00      	nop
 800bef6:	bf00      	nop
 800bef8:	e7fd      	b.n	800bef6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800befa:	693b      	ldr	r3, [r7, #16]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d00b      	beq.n	800bf1a <vPortFree+0x66>
	__asm volatile
 800bf02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf06:	f383 8811 	msr	BASEPRI, r3
 800bf0a:	f3bf 8f6f 	isb	sy
 800bf0e:	f3bf 8f4f 	dsb	sy
 800bf12:	60bb      	str	r3, [r7, #8]
}
 800bf14:	bf00      	nop
 800bf16:	bf00      	nop
 800bf18:	e7fd      	b.n	800bf16 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bf1a:	693b      	ldr	r3, [r7, #16]
 800bf1c:	685a      	ldr	r2, [r3, #4]
 800bf1e:	4b14      	ldr	r3, [pc, #80]	@ (800bf70 <vPortFree+0xbc>)
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	4013      	ands	r3, r2
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d01e      	beq.n	800bf66 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bf28:	693b      	ldr	r3, [r7, #16]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d11a      	bne.n	800bf66 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bf30:	693b      	ldr	r3, [r7, #16]
 800bf32:	685a      	ldr	r2, [r3, #4]
 800bf34:	4b0e      	ldr	r3, [pc, #56]	@ (800bf70 <vPortFree+0xbc>)
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	43db      	mvns	r3, r3
 800bf3a:	401a      	ands	r2, r3
 800bf3c:	693b      	ldr	r3, [r7, #16]
 800bf3e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bf40:	f7fe ffb4 	bl	800aeac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bf44:	693b      	ldr	r3, [r7, #16]
 800bf46:	685a      	ldr	r2, [r3, #4]
 800bf48:	4b0a      	ldr	r3, [pc, #40]	@ (800bf74 <vPortFree+0xc0>)
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	4413      	add	r3, r2
 800bf4e:	4a09      	ldr	r2, [pc, #36]	@ (800bf74 <vPortFree+0xc0>)
 800bf50:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bf52:	6938      	ldr	r0, [r7, #16]
 800bf54:	f000 f874 	bl	800c040 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bf58:	4b07      	ldr	r3, [pc, #28]	@ (800bf78 <vPortFree+0xc4>)
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	3301      	adds	r3, #1
 800bf5e:	4a06      	ldr	r2, [pc, #24]	@ (800bf78 <vPortFree+0xc4>)
 800bf60:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800bf62:	f7fe ffb1 	bl	800aec8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bf66:	bf00      	nop
 800bf68:	3718      	adds	r7, #24
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	bd80      	pop	{r7, pc}
 800bf6e:	bf00      	nop
 800bf70:	200081f0 	.word	0x200081f0
 800bf74:	200081e0 	.word	0x200081e0
 800bf78:	200081ec 	.word	0x200081ec

0800bf7c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bf7c:	b480      	push	{r7}
 800bf7e:	b085      	sub	sp, #20
 800bf80:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bf82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bf86:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bf88:	4b27      	ldr	r3, [pc, #156]	@ (800c028 <prvHeapInit+0xac>)
 800bf8a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	f003 0307 	and.w	r3, r3, #7
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d00c      	beq.n	800bfb0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	3307      	adds	r3, #7
 800bf9a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	f023 0307 	bic.w	r3, r3, #7
 800bfa2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bfa4:	68ba      	ldr	r2, [r7, #8]
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	1ad3      	subs	r3, r2, r3
 800bfaa:	4a1f      	ldr	r2, [pc, #124]	@ (800c028 <prvHeapInit+0xac>)
 800bfac:	4413      	add	r3, r2
 800bfae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bfb4:	4a1d      	ldr	r2, [pc, #116]	@ (800c02c <prvHeapInit+0xb0>)
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bfba:	4b1c      	ldr	r3, [pc, #112]	@ (800c02c <prvHeapInit+0xb0>)
 800bfbc:	2200      	movs	r2, #0
 800bfbe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	68ba      	ldr	r2, [r7, #8]
 800bfc4:	4413      	add	r3, r2
 800bfc6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bfc8:	2208      	movs	r2, #8
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	1a9b      	subs	r3, r3, r2
 800bfce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	f023 0307 	bic.w	r3, r3, #7
 800bfd6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	4a15      	ldr	r2, [pc, #84]	@ (800c030 <prvHeapInit+0xb4>)
 800bfdc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bfde:	4b14      	ldr	r3, [pc, #80]	@ (800c030 <prvHeapInit+0xb4>)
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bfe6:	4b12      	ldr	r3, [pc, #72]	@ (800c030 <prvHeapInit+0xb4>)
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	2200      	movs	r2, #0
 800bfec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bff2:	683b      	ldr	r3, [r7, #0]
 800bff4:	68fa      	ldr	r2, [r7, #12]
 800bff6:	1ad2      	subs	r2, r2, r3
 800bff8:	683b      	ldr	r3, [r7, #0]
 800bffa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bffc:	4b0c      	ldr	r3, [pc, #48]	@ (800c030 <prvHeapInit+0xb4>)
 800bffe:	681a      	ldr	r2, [r3, #0]
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c004:	683b      	ldr	r3, [r7, #0]
 800c006:	685b      	ldr	r3, [r3, #4]
 800c008:	4a0a      	ldr	r2, [pc, #40]	@ (800c034 <prvHeapInit+0xb8>)
 800c00a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c00c:	683b      	ldr	r3, [r7, #0]
 800c00e:	685b      	ldr	r3, [r3, #4]
 800c010:	4a09      	ldr	r2, [pc, #36]	@ (800c038 <prvHeapInit+0xbc>)
 800c012:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c014:	4b09      	ldr	r3, [pc, #36]	@ (800c03c <prvHeapInit+0xc0>)
 800c016:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c01a:	601a      	str	r2, [r3, #0]
}
 800c01c:	bf00      	nop
 800c01e:	3714      	adds	r7, #20
 800c020:	46bd      	mov	sp, r7
 800c022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c026:	4770      	bx	lr
 800c028:	200001d4 	.word	0x200001d4
 800c02c:	200081d4 	.word	0x200081d4
 800c030:	200081dc 	.word	0x200081dc
 800c034:	200081e4 	.word	0x200081e4
 800c038:	200081e0 	.word	0x200081e0
 800c03c:	200081f0 	.word	0x200081f0

0800c040 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c040:	b480      	push	{r7}
 800c042:	b085      	sub	sp, #20
 800c044:	af00      	add	r7, sp, #0
 800c046:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c048:	4b28      	ldr	r3, [pc, #160]	@ (800c0ec <prvInsertBlockIntoFreeList+0xac>)
 800c04a:	60fb      	str	r3, [r7, #12]
 800c04c:	e002      	b.n	800c054 <prvInsertBlockIntoFreeList+0x14>
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	60fb      	str	r3, [r7, #12]
 800c054:	68fb      	ldr	r3, [r7, #12]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	687a      	ldr	r2, [r7, #4]
 800c05a:	429a      	cmp	r2, r3
 800c05c:	d8f7      	bhi.n	800c04e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	685b      	ldr	r3, [r3, #4]
 800c066:	68ba      	ldr	r2, [r7, #8]
 800c068:	4413      	add	r3, r2
 800c06a:	687a      	ldr	r2, [r7, #4]
 800c06c:	429a      	cmp	r2, r3
 800c06e:	d108      	bne.n	800c082 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	685a      	ldr	r2, [r3, #4]
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	685b      	ldr	r3, [r3, #4]
 800c078:	441a      	add	r2, r3
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	685b      	ldr	r3, [r3, #4]
 800c08a:	68ba      	ldr	r2, [r7, #8]
 800c08c:	441a      	add	r2, r3
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	429a      	cmp	r2, r3
 800c094:	d118      	bne.n	800c0c8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	681a      	ldr	r2, [r3, #0]
 800c09a:	4b15      	ldr	r3, [pc, #84]	@ (800c0f0 <prvInsertBlockIntoFreeList+0xb0>)
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	429a      	cmp	r2, r3
 800c0a0:	d00d      	beq.n	800c0be <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	685a      	ldr	r2, [r3, #4]
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	685b      	ldr	r3, [r3, #4]
 800c0ac:	441a      	add	r2, r3
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	681a      	ldr	r2, [r3, #0]
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	601a      	str	r2, [r3, #0]
 800c0bc:	e008      	b.n	800c0d0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c0be:	4b0c      	ldr	r3, [pc, #48]	@ (800c0f0 <prvInsertBlockIntoFreeList+0xb0>)
 800c0c0:	681a      	ldr	r2, [r3, #0]
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	601a      	str	r2, [r3, #0]
 800c0c6:	e003      	b.n	800c0d0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	681a      	ldr	r2, [r3, #0]
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c0d0:	68fa      	ldr	r2, [r7, #12]
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	429a      	cmp	r2, r3
 800c0d6:	d002      	beq.n	800c0de <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	687a      	ldr	r2, [r7, #4]
 800c0dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c0de:	bf00      	nop
 800c0e0:	3714      	adds	r7, #20
 800c0e2:	46bd      	mov	sp, r7
 800c0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e8:	4770      	bx	lr
 800c0ea:	bf00      	nop
 800c0ec:	200081d4 	.word	0x200081d4
 800c0f0:	200081dc 	.word	0x200081dc

0800c0f4 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 800c0f4:	b580      	push	{r7, lr}
 800c0f6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800c0f8:	4b06      	ldr	r3, [pc, #24]	@ (800c114 <MX_CRC_Init+0x20>)
 800c0fa:	4a07      	ldr	r2, [pc, #28]	@ (800c118 <MX_CRC_Init+0x24>)
 800c0fc:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800c0fe:	4805      	ldr	r0, [pc, #20]	@ (800c114 <MX_CRC_Init+0x20>)
 800c100:	f7f4 fb54 	bl	80007ac <HAL_CRC_Init>
 800c104:	4603      	mov	r3, r0
 800c106:	2b00      	cmp	r3, #0
 800c108:	d001      	beq.n	800c10e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800c10a:	f000 fdf7 	bl	800ccfc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800c10e:	bf00      	nop
 800c110:	bd80      	pop	{r7, pc}
 800c112:	bf00      	nop
 800c114:	200081f4 	.word	0x200081f4
 800c118:	40023000 	.word	0x40023000

0800c11c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 800c11c:	b480      	push	{r7}
 800c11e:	b085      	sub	sp, #20
 800c120:	af00      	add	r7, sp, #0
 800c122:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	4a0b      	ldr	r2, [pc, #44]	@ (800c158 <HAL_CRC_MspInit+0x3c>)
 800c12a:	4293      	cmp	r3, r2
 800c12c:	d10d      	bne.n	800c14a <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800c12e:	2300      	movs	r3, #0
 800c130:	60fb      	str	r3, [r7, #12]
 800c132:	4b0a      	ldr	r3, [pc, #40]	@ (800c15c <HAL_CRC_MspInit+0x40>)
 800c134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c136:	4a09      	ldr	r2, [pc, #36]	@ (800c15c <HAL_CRC_MspInit+0x40>)
 800c138:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800c13c:	6313      	str	r3, [r2, #48]	@ 0x30
 800c13e:	4b07      	ldr	r3, [pc, #28]	@ (800c15c <HAL_CRC_MspInit+0x40>)
 800c140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c142:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c146:	60fb      	str	r3, [r7, #12]
 800c148:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800c14a:	bf00      	nop
 800c14c:	3714      	adds	r7, #20
 800c14e:	46bd      	mov	sp, r7
 800c150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c154:	4770      	bx	lr
 800c156:	bf00      	nop
 800c158:	40023000 	.word	0x40023000
 800c15c:	40023800 	.word	0x40023800

0800c160 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 800c160:	b580      	push	{r7, lr}
 800c162:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 800c164:	4b15      	ldr	r3, [pc, #84]	@ (800c1bc <MX_DMA2D_Init+0x5c>)
 800c166:	4a16      	ldr	r2, [pc, #88]	@ (800c1c0 <MX_DMA2D_Init+0x60>)
 800c168:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800c16a:	4b14      	ldr	r3, [pc, #80]	@ (800c1bc <MX_DMA2D_Init+0x5c>)
 800c16c:	2200      	movs	r2, #0
 800c16e:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 800c170:	4b12      	ldr	r3, [pc, #72]	@ (800c1bc <MX_DMA2D_Init+0x5c>)
 800c172:	2200      	movs	r2, #0
 800c174:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800c176:	4b11      	ldr	r3, [pc, #68]	@ (800c1bc <MX_DMA2D_Init+0x5c>)
 800c178:	2200      	movs	r2, #0
 800c17a:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 800c17c:	4b0f      	ldr	r3, [pc, #60]	@ (800c1bc <MX_DMA2D_Init+0x5c>)
 800c17e:	2200      	movs	r2, #0
 800c180:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800c182:	4b0e      	ldr	r3, [pc, #56]	@ (800c1bc <MX_DMA2D_Init+0x5c>)
 800c184:	2200      	movs	r2, #0
 800c186:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800c188:	4b0c      	ldr	r3, [pc, #48]	@ (800c1bc <MX_DMA2D_Init+0x5c>)
 800c18a:	2200      	movs	r2, #0
 800c18c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800c18e:	4b0b      	ldr	r3, [pc, #44]	@ (800c1bc <MX_DMA2D_Init+0x5c>)
 800c190:	2200      	movs	r2, #0
 800c192:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800c194:	4809      	ldr	r0, [pc, #36]	@ (800c1bc <MX_DMA2D_Init+0x5c>)
 800c196:	f7f4 fb25 	bl	80007e4 <HAL_DMA2D_Init>
 800c19a:	4603      	mov	r3, r0
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d001      	beq.n	800c1a4 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 800c1a0:	f000 fdac 	bl	800ccfc <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800c1a4:	2101      	movs	r1, #1
 800c1a6:	4805      	ldr	r0, [pc, #20]	@ (800c1bc <MX_DMA2D_Init+0x5c>)
 800c1a8:	f7f4 fc76 	bl	8000a98 <HAL_DMA2D_ConfigLayer>
 800c1ac:	4603      	mov	r3, r0
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d001      	beq.n	800c1b6 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800c1b2:	f000 fda3 	bl	800ccfc <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800c1b6:	bf00      	nop
 800c1b8:	bd80      	pop	{r7, pc}
 800c1ba:	bf00      	nop
 800c1bc:	200081fc 	.word	0x200081fc
 800c1c0:	4002b000 	.word	0x4002b000

0800c1c4 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 800c1c4:	b580      	push	{r7, lr}
 800c1c6:	b084      	sub	sp, #16
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	4a0e      	ldr	r2, [pc, #56]	@ (800c20c <HAL_DMA2D_MspInit+0x48>)
 800c1d2:	4293      	cmp	r3, r2
 800c1d4:	d115      	bne.n	800c202 <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800c1d6:	2300      	movs	r3, #0
 800c1d8:	60fb      	str	r3, [r7, #12]
 800c1da:	4b0d      	ldr	r3, [pc, #52]	@ (800c210 <HAL_DMA2D_MspInit+0x4c>)
 800c1dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c1de:	4a0c      	ldr	r2, [pc, #48]	@ (800c210 <HAL_DMA2D_MspInit+0x4c>)
 800c1e0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c1e4:	6313      	str	r3, [r2, #48]	@ 0x30
 800c1e6:	4b0a      	ldr	r3, [pc, #40]	@ (800c210 <HAL_DMA2D_MspInit+0x4c>)
 800c1e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c1ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c1ee:	60fb      	str	r3, [r7, #12]
 800c1f0:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	2105      	movs	r1, #5
 800c1f6:	205a      	movs	r0, #90	@ 0x5a
 800c1f8:	f7f4 faae 	bl	8000758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 800c1fc:	205a      	movs	r0, #90	@ 0x5a
 800c1fe:	f7f4 fac7 	bl	8000790 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 800c202:	bf00      	nop
 800c204:	3710      	adds	r7, #16
 800c206:	46bd      	mov	sp, r7
 800c208:	bd80      	pop	{r7, pc}
 800c20a:	bf00      	nop
 800c20c:	4002b000 	.word	0x4002b000
 800c210:	40023800 	.word	0x40023800

0800c214 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 800c214:	b580      	push	{r7, lr}
 800c216:	b088      	sub	sp, #32
 800c218:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800c21a:	1d3b      	adds	r3, r7, #4
 800c21c:	2200      	movs	r2, #0
 800c21e:	601a      	str	r2, [r3, #0]
 800c220:	605a      	str	r2, [r3, #4]
 800c222:	609a      	str	r2, [r3, #8]
 800c224:	60da      	str	r2, [r3, #12]
 800c226:	611a      	str	r2, [r3, #16]
 800c228:	615a      	str	r2, [r3, #20]
 800c22a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 800c22c:	4b1f      	ldr	r3, [pc, #124]	@ (800c2ac <MX_FMC_Init+0x98>)
 800c22e:	4a20      	ldr	r2, [pc, #128]	@ (800c2b0 <MX_FMC_Init+0x9c>)
 800c230:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 800c232:	4b1e      	ldr	r3, [pc, #120]	@ (800c2ac <MX_FMC_Init+0x98>)
 800c234:	2201      	movs	r2, #1
 800c236:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800c238:	4b1c      	ldr	r3, [pc, #112]	@ (800c2ac <MX_FMC_Init+0x98>)
 800c23a:	2200      	movs	r2, #0
 800c23c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800c23e:	4b1b      	ldr	r3, [pc, #108]	@ (800c2ac <MX_FMC_Init+0x98>)
 800c240:	2204      	movs	r2, #4
 800c242:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800c244:	4b19      	ldr	r3, [pc, #100]	@ (800c2ac <MX_FMC_Init+0x98>)
 800c246:	2210      	movs	r2, #16
 800c248:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800c24a:	4b18      	ldr	r3, [pc, #96]	@ (800c2ac <MX_FMC_Init+0x98>)
 800c24c:	2240      	movs	r2, #64	@ 0x40
 800c24e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 800c250:	4b16      	ldr	r3, [pc, #88]	@ (800c2ac <MX_FMC_Init+0x98>)
 800c252:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800c256:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800c258:	4b14      	ldr	r3, [pc, #80]	@ (800c2ac <MX_FMC_Init+0x98>)
 800c25a:	2200      	movs	r2, #0
 800c25c:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800c25e:	4b13      	ldr	r3, [pc, #76]	@ (800c2ac <MX_FMC_Init+0x98>)
 800c260:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c264:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 800c266:	4b11      	ldr	r3, [pc, #68]	@ (800c2ac <MX_FMC_Init+0x98>)
 800c268:	2200      	movs	r2, #0
 800c26a:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 800c26c:	4b0f      	ldr	r3, [pc, #60]	@ (800c2ac <MX_FMC_Init+0x98>)
 800c26e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800c272:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800c274:	2302      	movs	r3, #2
 800c276:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 800c278:	2307      	movs	r3, #7
 800c27a:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 800c27c:	2304      	movs	r3, #4
 800c27e:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 800c280:	2307      	movs	r3, #7
 800c282:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 800c284:	2303      	movs	r3, #3
 800c286:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 800c288:	2302      	movs	r3, #2
 800c28a:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 800c28c:	2302      	movs	r3, #2
 800c28e:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800c290:	1d3b      	adds	r3, r7, #4
 800c292:	4619      	mov	r1, r3
 800c294:	4805      	ldr	r0, [pc, #20]	@ (800c2ac <MX_FMC_Init+0x98>)
 800c296:	f7f8 fac1 	bl	800481c <HAL_SDRAM_Init>
 800c29a:	4603      	mov	r3, r0
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d001      	beq.n	800c2a4 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 800c2a0:	f000 fd2c 	bl	800ccfc <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800c2a4:	bf00      	nop
 800c2a6:	3720      	adds	r7, #32
 800c2a8:	46bd      	mov	sp, r7
 800c2aa:	bd80      	pop	{r7, pc}
 800c2ac:	2000823c 	.word	0x2000823c
 800c2b0:	a0000140 	.word	0xa0000140

0800c2b4 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b086      	sub	sp, #24
 800c2b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c2ba:	1d3b      	adds	r3, r7, #4
 800c2bc:	2200      	movs	r2, #0
 800c2be:	601a      	str	r2, [r3, #0]
 800c2c0:	605a      	str	r2, [r3, #4]
 800c2c2:	609a      	str	r2, [r3, #8]
 800c2c4:	60da      	str	r2, [r3, #12]
 800c2c6:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800c2c8:	4b3b      	ldr	r3, [pc, #236]	@ (800c3b8 <HAL_FMC_MspInit+0x104>)
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d16f      	bne.n	800c3b0 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 800c2d0:	4b39      	ldr	r3, [pc, #228]	@ (800c3b8 <HAL_FMC_MspInit+0x104>)
 800c2d2:	2201      	movs	r2, #1
 800c2d4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	603b      	str	r3, [r7, #0]
 800c2da:	4b38      	ldr	r3, [pc, #224]	@ (800c3bc <HAL_FMC_MspInit+0x108>)
 800c2dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2de:	4a37      	ldr	r2, [pc, #220]	@ (800c3bc <HAL_FMC_MspInit+0x108>)
 800c2e0:	f043 0301 	orr.w	r3, r3, #1
 800c2e4:	6393      	str	r3, [r2, #56]	@ 0x38
 800c2e6:	4b35      	ldr	r3, [pc, #212]	@ (800c3bc <HAL_FMC_MspInit+0x108>)
 800c2e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2ea:	f003 0301 	and.w	r3, r3, #1
 800c2ee:	603b      	str	r3, [r7, #0]
 800c2f0:	683b      	ldr	r3, [r7, #0]
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 800c2f2:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 800c2f6:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c2f8:	2302      	movs	r3, #2
 800c2fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c300:	2303      	movs	r3, #3
 800c302:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800c304:	230c      	movs	r3, #12
 800c306:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800c308:	1d3b      	adds	r3, r7, #4
 800c30a:	4619      	mov	r1, r3
 800c30c:	482c      	ldr	r0, [pc, #176]	@ (800c3c0 <HAL_FMC_MspInit+0x10c>)
 800c30e:	f7f4 fc55 	bl	8000bbc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 800c312:	2301      	movs	r3, #1
 800c314:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c316:	2302      	movs	r3, #2
 800c318:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c31a:	2300      	movs	r3, #0
 800c31c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c31e:	2303      	movs	r3, #3
 800c320:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800c322:	230c      	movs	r3, #12
 800c324:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 800c326:	1d3b      	adds	r3, r7, #4
 800c328:	4619      	mov	r1, r3
 800c32a:	4826      	ldr	r0, [pc, #152]	@ (800c3c4 <HAL_FMC_MspInit+0x110>)
 800c32c:	f7f4 fc46 	bl	8000bbc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 800c330:	f248 1333 	movw	r3, #33075	@ 0x8133
 800c334:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c336:	2302      	movs	r3, #2
 800c338:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c33a:	2300      	movs	r3, #0
 800c33c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c33e:	2303      	movs	r3, #3
 800c340:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800c342:	230c      	movs	r3, #12
 800c344:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800c346:	1d3b      	adds	r3, r7, #4
 800c348:	4619      	mov	r1, r3
 800c34a:	481f      	ldr	r0, [pc, #124]	@ (800c3c8 <HAL_FMC_MspInit+0x114>)
 800c34c:	f7f4 fc36 	bl	8000bbc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 800c350:	f64f 7383 	movw	r3, #65411	@ 0xff83
 800c354:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c356:	2302      	movs	r3, #2
 800c358:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c35a:	2300      	movs	r3, #0
 800c35c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c35e:	2303      	movs	r3, #3
 800c360:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800c362:	230c      	movs	r3, #12
 800c364:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800c366:	1d3b      	adds	r3, r7, #4
 800c368:	4619      	mov	r1, r3
 800c36a:	4818      	ldr	r0, [pc, #96]	@ (800c3cc <HAL_FMC_MspInit+0x118>)
 800c36c:	f7f4 fc26 	bl	8000bbc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 800c370:	f24c 7303 	movw	r3, #50947	@ 0xc703
 800c374:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c376:	2302      	movs	r3, #2
 800c378:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c37a:	2300      	movs	r3, #0
 800c37c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c37e:	2303      	movs	r3, #3
 800c380:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800c382:	230c      	movs	r3, #12
 800c384:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c386:	1d3b      	adds	r3, r7, #4
 800c388:	4619      	mov	r1, r3
 800c38a:	4811      	ldr	r0, [pc, #68]	@ (800c3d0 <HAL_FMC_MspInit+0x11c>)
 800c38c:	f7f4 fc16 	bl	8000bbc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 800c390:	2360      	movs	r3, #96	@ 0x60
 800c392:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c394:	2302      	movs	r3, #2
 800c396:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c398:	2300      	movs	r3, #0
 800c39a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c39c:	2303      	movs	r3, #3
 800c39e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800c3a0:	230c      	movs	r3, #12
 800c3a2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c3a4:	1d3b      	adds	r3, r7, #4
 800c3a6:	4619      	mov	r1, r3
 800c3a8:	480a      	ldr	r0, [pc, #40]	@ (800c3d4 <HAL_FMC_MspInit+0x120>)
 800c3aa:	f7f4 fc07 	bl	8000bbc <HAL_GPIO_Init>
 800c3ae:	e000      	b.n	800c3b2 <HAL_FMC_MspInit+0xfe>
    return;
 800c3b0:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800c3b2:	3718      	adds	r7, #24
 800c3b4:	46bd      	mov	sp, r7
 800c3b6:	bd80      	pop	{r7, pc}
 800c3b8:	20008270 	.word	0x20008270
 800c3bc:	40023800 	.word	0x40023800
 800c3c0:	40021400 	.word	0x40021400
 800c3c4:	40020800 	.word	0x40020800
 800c3c8:	40021800 	.word	0x40021800
 800c3cc:	40021000 	.word	0x40021000
 800c3d0:	40020c00 	.word	0x40020c00
 800c3d4:	40020400 	.word	0x40020400

0800c3d8 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b082      	sub	sp, #8
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800c3e0:	f7ff ff68 	bl	800c2b4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800c3e4:	bf00      	nop
 800c3e6:	3708      	adds	r7, #8
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	bd80      	pop	{r7, pc}

0800c3ec <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 800c3ec:	b480      	push	{r7}
 800c3ee:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 800c3f0:	bf00      	nop
 800c3f2:	46bd      	mov	sp, r7
 800c3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f8:	4770      	bx	lr

0800c3fa <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800c3fa:	b480      	push	{r7}
 800c3fc:	b083      	sub	sp, #12
 800c3fe:	af00      	add	r7, sp, #0
 800c400:	6078      	str	r0, [r7, #4]
 800c402:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 800c404:	bf00      	nop
 800c406:	370c      	adds	r7, #12
 800c408:	46bd      	mov	sp, r7
 800c40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c40e:	4770      	bx	lr

0800c410 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 800c410:	b480      	push	{r7}
 800c412:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 800c414:	bf00      	nop
 800c416:	46bd      	mov	sp, r7
 800c418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c41c:	4770      	bx	lr
	...

0800c420 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800c420:	b480      	push	{r7}
 800c422:	b085      	sub	sp, #20
 800c424:	af00      	add	r7, sp, #0
 800c426:	60f8      	str	r0, [r7, #12]
 800c428:	60b9      	str	r1, [r7, #8]
 800c42a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	4a07      	ldr	r2, [pc, #28]	@ (800c44c <vApplicationGetIdleTaskMemory+0x2c>)
 800c430:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800c432:	68bb      	ldr	r3, [r7, #8]
 800c434:	4a06      	ldr	r2, [pc, #24]	@ (800c450 <vApplicationGetIdleTaskMemory+0x30>)
 800c436:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	2280      	movs	r2, #128	@ 0x80
 800c43c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800c43e:	bf00      	nop
 800c440:	3714      	adds	r7, #20
 800c442:	46bd      	mov	sp, r7
 800c444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c448:	4770      	bx	lr
 800c44a:	bf00      	nop
 800c44c:	20008278 	.word	0x20008278
 800c450:	200082d0 	.word	0x200082d0

0800c454 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800c454:	b5b0      	push	{r4, r5, r7, lr}
 800c456:	b088      	sub	sp, #32
 800c458:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 800c45a:	4b0a      	ldr	r3, [pc, #40]	@ (800c484 <MX_FREERTOS_Init+0x30>)
 800c45c:	1d3c      	adds	r4, r7, #4
 800c45e:	461d      	mov	r5, r3
 800c460:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c462:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c464:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800c468:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800c46c:	1d3b      	adds	r3, r7, #4
 800c46e:	2100      	movs	r1, #0
 800c470:	4618      	mov	r0, r3
 800c472:	f7fd fb46 	bl	8009b02 <osThreadCreate>
 800c476:	4603      	mov	r3, r0
 800c478:	4a03      	ldr	r2, [pc, #12]	@ (800c488 <MX_FREERTOS_Init+0x34>)
 800c47a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800c47c:	bf00      	nop
 800c47e:	3720      	adds	r7, #32
 800c480:	46bd      	mov	sp, r7
 800c482:	bdb0      	pop	{r4, r5, r7, pc}
 800c484:	0800db94 	.word	0x0800db94
 800c488:	20008274 	.word	0x20008274

0800c48c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800c48c:	b580      	push	{r7, lr}
 800c48e:	b082      	sub	sp, #8
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 800c494:	f000 fece 	bl	800d234 <MX_USB_HOST_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800c498:	2001      	movs	r0, #1
 800c49a:	f7fd fb7e 	bl	8009b9a <osDelay>
 800c49e:	e7fb      	b.n	800c498 <StartDefaultTask+0xc>

0800c4a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	b08e      	sub	sp, #56	@ 0x38
 800c4a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c4a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	601a      	str	r2, [r3, #0]
 800c4ae:	605a      	str	r2, [r3, #4]
 800c4b0:	609a      	str	r2, [r3, #8]
 800c4b2:	60da      	str	r2, [r3, #12]
 800c4b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	623b      	str	r3, [r7, #32]
 800c4ba:	4b7d      	ldr	r3, [pc, #500]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c4bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4be:	4a7c      	ldr	r2, [pc, #496]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c4c0:	f043 0304 	orr.w	r3, r3, #4
 800c4c4:	6313      	str	r3, [r2, #48]	@ 0x30
 800c4c6:	4b7a      	ldr	r3, [pc, #488]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c4c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4ca:	f003 0304 	and.w	r3, r3, #4
 800c4ce:	623b      	str	r3, [r7, #32]
 800c4d0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	61fb      	str	r3, [r7, #28]
 800c4d6:	4b76      	ldr	r3, [pc, #472]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c4d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4da:	4a75      	ldr	r2, [pc, #468]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c4dc:	f043 0320 	orr.w	r3, r3, #32
 800c4e0:	6313      	str	r3, [r2, #48]	@ 0x30
 800c4e2:	4b73      	ldr	r3, [pc, #460]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c4e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4e6:	f003 0320 	and.w	r3, r3, #32
 800c4ea:	61fb      	str	r3, [r7, #28]
 800c4ec:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	61bb      	str	r3, [r7, #24]
 800c4f2:	4b6f      	ldr	r3, [pc, #444]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c4f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4f6:	4a6e      	ldr	r2, [pc, #440]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c4f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4fc:	6313      	str	r3, [r2, #48]	@ 0x30
 800c4fe:	4b6c      	ldr	r3, [pc, #432]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c506:	61bb      	str	r3, [r7, #24]
 800c508:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800c50a:	2300      	movs	r3, #0
 800c50c:	617b      	str	r3, [r7, #20]
 800c50e:	4b68      	ldr	r3, [pc, #416]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c512:	4a67      	ldr	r2, [pc, #412]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c514:	f043 0301 	orr.w	r3, r3, #1
 800c518:	6313      	str	r3, [r2, #48]	@ 0x30
 800c51a:	4b65      	ldr	r3, [pc, #404]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c51c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c51e:	f003 0301 	and.w	r3, r3, #1
 800c522:	617b      	str	r3, [r7, #20]
 800c524:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800c526:	2300      	movs	r3, #0
 800c528:	613b      	str	r3, [r7, #16]
 800c52a:	4b61      	ldr	r3, [pc, #388]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c52c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c52e:	4a60      	ldr	r2, [pc, #384]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c530:	f043 0302 	orr.w	r3, r3, #2
 800c534:	6313      	str	r3, [r2, #48]	@ 0x30
 800c536:	4b5e      	ldr	r3, [pc, #376]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c53a:	f003 0302 	and.w	r3, r3, #2
 800c53e:	613b      	str	r3, [r7, #16]
 800c540:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800c542:	2300      	movs	r3, #0
 800c544:	60fb      	str	r3, [r7, #12]
 800c546:	4b5a      	ldr	r3, [pc, #360]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c54a:	4a59      	ldr	r2, [pc, #356]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c54c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c550:	6313      	str	r3, [r2, #48]	@ 0x30
 800c552:	4b57      	ldr	r3, [pc, #348]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c55a:	60fb      	str	r3, [r7, #12]
 800c55c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800c55e:	2300      	movs	r3, #0
 800c560:	60bb      	str	r3, [r7, #8]
 800c562:	4b53      	ldr	r3, [pc, #332]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c566:	4a52      	ldr	r2, [pc, #328]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c568:	f043 0310 	orr.w	r3, r3, #16
 800c56c:	6313      	str	r3, [r2, #48]	@ 0x30
 800c56e:	4b50      	ldr	r3, [pc, #320]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c572:	f003 0310 	and.w	r3, r3, #16
 800c576:	60bb      	str	r3, [r7, #8]
 800c578:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800c57a:	2300      	movs	r3, #0
 800c57c:	607b      	str	r3, [r7, #4]
 800c57e:	4b4c      	ldr	r3, [pc, #304]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c582:	4a4b      	ldr	r2, [pc, #300]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c584:	f043 0308 	orr.w	r3, r3, #8
 800c588:	6313      	str	r3, [r2, #48]	@ 0x30
 800c58a:	4b49      	ldr	r3, [pc, #292]	@ (800c6b0 <MX_GPIO_Init+0x210>)
 800c58c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c58e:	f003 0308 	and.w	r3, r3, #8
 800c592:	607b      	str	r3, [r7, #4]
 800c594:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 800c596:	2201      	movs	r2, #1
 800c598:	2102      	movs	r1, #2
 800c59a:	4846      	ldr	r0, [pc, #280]	@ (800c6b4 <MX_GPIO_Init+0x214>)
 800c59c:	f7f4 fcba 	bl	8000f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 800c5a0:	2200      	movs	r2, #0
 800c5a2:	2114      	movs	r1, #20
 800c5a4:	4843      	ldr	r0, [pc, #268]	@ (800c6b4 <MX_GPIO_Init+0x214>)
 800c5a6:	f7f4 fcb5 	bl	8000f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 800c5aa:	2200      	movs	r2, #0
 800c5ac:	2180      	movs	r1, #128	@ 0x80
 800c5ae:	4842      	ldr	r0, [pc, #264]	@ (800c6b8 <MX_GPIO_Init+0x218>)
 800c5b0:	f7f4 fcb0 	bl	8000f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800c5b4:	2200      	movs	r2, #0
 800c5b6:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 800c5ba:	4840      	ldr	r0, [pc, #256]	@ (800c6bc <MX_GPIO_Init+0x21c>)
 800c5bc:	f7f4 fcaa 	bl	8000f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 800c5c6:	483e      	ldr	r0, [pc, #248]	@ (800c6c0 <MX_GPIO_Init+0x220>)
 800c5c8:	f7f4 fca4 	bl	8000f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GYRO_CS_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 800c5cc:	2316      	movs	r3, #22
 800c5ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c5d0:	2301      	movs	r3, #1
 800c5d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c5d4:	2300      	movs	r3, #0
 800c5d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c5d8:	2300      	movs	r3, #0
 800c5da:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c5dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c5e0:	4619      	mov	r1, r3
 800c5e2:	4834      	ldr	r0, [pc, #208]	@ (800c6b4 <MX_GPIO_Init+0x214>)
 800c5e4:	f7f4 faea 	bl	8000bbc <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 800c5e8:	f248 0307 	movw	r3, #32775	@ 0x8007
 800c5ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800c5ee:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800c5f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c5f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c5fc:	4619      	mov	r1, r3
 800c5fe:	482e      	ldr	r0, [pc, #184]	@ (800c6b8 <MX_GPIO_Init+0x218>)
 800c600:	f7f4 fadc 	bl	8000bbc <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 800c604:	2380      	movs	r3, #128	@ 0x80
 800c606:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c608:	2301      	movs	r3, #1
 800c60a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c60c:	2300      	movs	r3, #0
 800c60e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c610:	2300      	movs	r3, #0
 800c612:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 800c614:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c618:	4619      	mov	r1, r3
 800c61a:	4827      	ldr	r0, [pc, #156]	@ (800c6b8 <MX_GPIO_Init+0x218>)
 800c61c:	f7f4 face 	bl	8000bbc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 800c620:	2320      	movs	r3, #32
 800c622:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800c624:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800c628:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c62a:	2300      	movs	r3, #0
 800c62c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 800c62e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c632:	4619      	mov	r1, r3
 800c634:	481f      	ldr	r0, [pc, #124]	@ (800c6b4 <MX_GPIO_Init+0x214>)
 800c636:	f7f4 fac1 	bl	8000bbc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800c63a:	2304      	movs	r3, #4
 800c63c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c63e:	2300      	movs	r3, #0
 800c640:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c642:	2300      	movs	r3, #0
 800c644:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800c646:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c64a:	4619      	mov	r1, r3
 800c64c:	481d      	ldr	r0, [pc, #116]	@ (800c6c4 <MX_GPIO_Init+0x224>)
 800c64e:	f7f4 fab5 	bl	8000bbc <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 800c652:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c656:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c658:	2300      	movs	r3, #0
 800c65a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c65c:	2300      	movs	r3, #0
 800c65e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 800c660:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c664:	4619      	mov	r1, r3
 800c666:	4815      	ldr	r0, [pc, #84]	@ (800c6bc <MX_GPIO_Init+0x21c>)
 800c668:	f7f4 faa8 	bl	8000bbc <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 800c66c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800c670:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c672:	2301      	movs	r3, #1
 800c674:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c676:	2300      	movs	r3, #0
 800c678:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c67a:	2300      	movs	r3, #0
 800c67c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c67e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c682:	4619      	mov	r1, r3
 800c684:	480d      	ldr	r0, [pc, #52]	@ (800c6bc <MX_GPIO_Init+0x21c>)
 800c686:	f7f4 fa99 	bl	8000bbc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 800c68a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800c68e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c690:	2301      	movs	r3, #1
 800c692:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c694:	2300      	movs	r3, #0
 800c696:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c698:	2300      	movs	r3, #0
 800c69a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800c69c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c6a0:	4619      	mov	r1, r3
 800c6a2:	4807      	ldr	r0, [pc, #28]	@ (800c6c0 <MX_GPIO_Init+0x220>)
 800c6a4:	f7f4 fa8a 	bl	8000bbc <HAL_GPIO_Init>

}
 800c6a8:	bf00      	nop
 800c6aa:	3738      	adds	r7, #56	@ 0x38
 800c6ac:	46bd      	mov	sp, r7
 800c6ae:	bd80      	pop	{r7, pc}
 800c6b0:	40023800 	.word	0x40023800
 800c6b4:	40020800 	.word	0x40020800
 800c6b8:	40020000 	.word	0x40020000
 800c6bc:	40020c00 	.word	0x40020c00
 800c6c0:	40021800 	.word	0x40021800
 800c6c4:	40020400 	.word	0x40020400

0800c6c8 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 800c6c8:	b580      	push	{r7, lr}
 800c6ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800c6cc:	4b1b      	ldr	r3, [pc, #108]	@ (800c73c <MX_I2C3_Init+0x74>)
 800c6ce:	4a1c      	ldr	r2, [pc, #112]	@ (800c740 <MX_I2C3_Init+0x78>)
 800c6d0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800c6d2:	4b1a      	ldr	r3, [pc, #104]	@ (800c73c <MX_I2C3_Init+0x74>)
 800c6d4:	4a1b      	ldr	r2, [pc, #108]	@ (800c744 <MX_I2C3_Init+0x7c>)
 800c6d6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800c6d8:	4b18      	ldr	r3, [pc, #96]	@ (800c73c <MX_I2C3_Init+0x74>)
 800c6da:	2200      	movs	r2, #0
 800c6dc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800c6de:	4b17      	ldr	r3, [pc, #92]	@ (800c73c <MX_I2C3_Init+0x74>)
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800c6e4:	4b15      	ldr	r3, [pc, #84]	@ (800c73c <MX_I2C3_Init+0x74>)
 800c6e6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800c6ea:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800c6ec:	4b13      	ldr	r3, [pc, #76]	@ (800c73c <MX_I2C3_Init+0x74>)
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800c6f2:	4b12      	ldr	r3, [pc, #72]	@ (800c73c <MX_I2C3_Init+0x74>)
 800c6f4:	2200      	movs	r2, #0
 800c6f6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800c6f8:	4b10      	ldr	r3, [pc, #64]	@ (800c73c <MX_I2C3_Init+0x74>)
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800c6fe:	4b0f      	ldr	r3, [pc, #60]	@ (800c73c <MX_I2C3_Init+0x74>)
 800c700:	2200      	movs	r2, #0
 800c702:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800c704:	480d      	ldr	r0, [pc, #52]	@ (800c73c <MX_I2C3_Init+0x74>)
 800c706:	f7f6 fd2f 	bl	8003168 <HAL_I2C_Init>
 800c70a:	4603      	mov	r3, r0
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d001      	beq.n	800c714 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800c710:	f000 faf4 	bl	800ccfc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800c714:	2100      	movs	r1, #0
 800c716:	4809      	ldr	r0, [pc, #36]	@ (800c73c <MX_I2C3_Init+0x74>)
 800c718:	f7f6 fe6a 	bl	80033f0 <HAL_I2CEx_ConfigAnalogFilter>
 800c71c:	4603      	mov	r3, r0
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d001      	beq.n	800c726 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 800c722:	f000 faeb 	bl	800ccfc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800c726:	2100      	movs	r1, #0
 800c728:	4804      	ldr	r0, [pc, #16]	@ (800c73c <MX_I2C3_Init+0x74>)
 800c72a:	f7f6 fe9d 	bl	8003468 <HAL_I2CEx_ConfigDigitalFilter>
 800c72e:	4603      	mov	r3, r0
 800c730:	2b00      	cmp	r3, #0
 800c732:	d001      	beq.n	800c738 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 800c734:	f000 fae2 	bl	800ccfc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800c738:	bf00      	nop
 800c73a:	bd80      	pop	{r7, pc}
 800c73c:	200084d0 	.word	0x200084d0
 800c740:	40005c00 	.word	0x40005c00
 800c744:	000186a0 	.word	0x000186a0

0800c748 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b08a      	sub	sp, #40	@ 0x28
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c750:	f107 0314 	add.w	r3, r7, #20
 800c754:	2200      	movs	r2, #0
 800c756:	601a      	str	r2, [r3, #0]
 800c758:	605a      	str	r2, [r3, #4]
 800c75a:	609a      	str	r2, [r3, #8]
 800c75c:	60da      	str	r2, [r3, #12]
 800c75e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	4a29      	ldr	r2, [pc, #164]	@ (800c80c <HAL_I2C_MspInit+0xc4>)
 800c766:	4293      	cmp	r3, r2
 800c768:	d14b      	bne.n	800c802 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c76a:	2300      	movs	r3, #0
 800c76c:	613b      	str	r3, [r7, #16]
 800c76e:	4b28      	ldr	r3, [pc, #160]	@ (800c810 <HAL_I2C_MspInit+0xc8>)
 800c770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c772:	4a27      	ldr	r2, [pc, #156]	@ (800c810 <HAL_I2C_MspInit+0xc8>)
 800c774:	f043 0304 	orr.w	r3, r3, #4
 800c778:	6313      	str	r3, [r2, #48]	@ 0x30
 800c77a:	4b25      	ldr	r3, [pc, #148]	@ (800c810 <HAL_I2C_MspInit+0xc8>)
 800c77c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c77e:	f003 0304 	and.w	r3, r3, #4
 800c782:	613b      	str	r3, [r7, #16]
 800c784:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c786:	2300      	movs	r3, #0
 800c788:	60fb      	str	r3, [r7, #12]
 800c78a:	4b21      	ldr	r3, [pc, #132]	@ (800c810 <HAL_I2C_MspInit+0xc8>)
 800c78c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c78e:	4a20      	ldr	r2, [pc, #128]	@ (800c810 <HAL_I2C_MspInit+0xc8>)
 800c790:	f043 0301 	orr.w	r3, r3, #1
 800c794:	6313      	str	r3, [r2, #48]	@ 0x30
 800c796:	4b1e      	ldr	r3, [pc, #120]	@ (800c810 <HAL_I2C_MspInit+0xc8>)
 800c798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c79a:	f003 0301 	and.w	r3, r3, #1
 800c79e:	60fb      	str	r3, [r7, #12]
 800c7a0:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 800c7a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c7a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800c7a8:	2312      	movs	r3, #18
 800c7aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c7ac:	2301      	movs	r3, #1
 800c7ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c7b0:	2300      	movs	r3, #0
 800c7b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800c7b4:	2304      	movs	r3, #4
 800c7b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 800c7b8:	f107 0314 	add.w	r3, r7, #20
 800c7bc:	4619      	mov	r1, r3
 800c7be:	4815      	ldr	r0, [pc, #84]	@ (800c814 <HAL_I2C_MspInit+0xcc>)
 800c7c0:	f7f4 f9fc 	bl	8000bbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 800c7c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c7c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800c7ca:	2312      	movs	r3, #18
 800c7cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800c7ce:	2301      	movs	r3, #1
 800c7d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800c7d6:	2304      	movs	r3, #4
 800c7d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800c7da:	f107 0314 	add.w	r3, r7, #20
 800c7de:	4619      	mov	r1, r3
 800c7e0:	480d      	ldr	r0, [pc, #52]	@ (800c818 <HAL_I2C_MspInit+0xd0>)
 800c7e2:	f7f4 f9eb 	bl	8000bbc <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	60bb      	str	r3, [r7, #8]
 800c7ea:	4b09      	ldr	r3, [pc, #36]	@ (800c810 <HAL_I2C_MspInit+0xc8>)
 800c7ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7ee:	4a08      	ldr	r2, [pc, #32]	@ (800c810 <HAL_I2C_MspInit+0xc8>)
 800c7f0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c7f4:	6413      	str	r3, [r2, #64]	@ 0x40
 800c7f6:	4b06      	ldr	r3, [pc, #24]	@ (800c810 <HAL_I2C_MspInit+0xc8>)
 800c7f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c7fe:	60bb      	str	r3, [r7, #8]
 800c800:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800c802:	bf00      	nop
 800c804:	3728      	adds	r7, #40	@ 0x28
 800c806:	46bd      	mov	sp, r7
 800c808:	bd80      	pop	{r7, pc}
 800c80a:	bf00      	nop
 800c80c:	40005c00 	.word	0x40005c00
 800c810:	40023800 	.word	0x40023800
 800c814:	40020800 	.word	0x40020800
 800c818:	40020000 	.word	0x40020000

0800c81c <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 800c81c:	b580      	push	{r7, lr}
 800c81e:	b08e      	sub	sp, #56	@ 0x38
 800c820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800c822:	1d3b      	adds	r3, r7, #4
 800c824:	2234      	movs	r2, #52	@ 0x34
 800c826:	2100      	movs	r1, #0
 800c828:	4618      	mov	r0, r3
 800c82a:	f001 f8e3 	bl	800d9f4 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 800c82e:	4b39      	ldr	r3, [pc, #228]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c830:	4a39      	ldr	r2, [pc, #228]	@ (800c918 <MX_LTDC_Init+0xfc>)
 800c832:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800c834:	4b37      	ldr	r3, [pc, #220]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c836:	2200      	movs	r2, #0
 800c838:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800c83a:	4b36      	ldr	r3, [pc, #216]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c83c:	2200      	movs	r2, #0
 800c83e:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800c840:	4b34      	ldr	r3, [pc, #208]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c842:	2200      	movs	r2, #0
 800c844:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800c846:	4b33      	ldr	r3, [pc, #204]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c848:	2200      	movs	r2, #0
 800c84a:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 800c84c:	4b31      	ldr	r3, [pc, #196]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c84e:	2209      	movs	r2, #9
 800c850:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 800c852:	4b30      	ldr	r3, [pc, #192]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c854:	2201      	movs	r2, #1
 800c856:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 800c858:	4b2e      	ldr	r3, [pc, #184]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c85a:	221d      	movs	r2, #29
 800c85c:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 800c85e:	4b2d      	ldr	r3, [pc, #180]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c860:	2203      	movs	r2, #3
 800c862:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 800c864:	4b2b      	ldr	r3, [pc, #172]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c866:	f240 120d 	movw	r2, #269	@ 0x10d
 800c86a:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 800c86c:	4b29      	ldr	r3, [pc, #164]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c86e:	f240 1243 	movw	r2, #323	@ 0x143
 800c872:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 279;
 800c874:	4b27      	ldr	r3, [pc, #156]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c876:	f240 1217 	movw	r2, #279	@ 0x117
 800c87a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 327;
 800c87c:	4b25      	ldr	r3, [pc, #148]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c87e:	f240 1247 	movw	r2, #327	@ 0x147
 800c882:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800c884:	4b23      	ldr	r3, [pc, #140]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c886:	2200      	movs	r2, #0
 800c888:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 800c88c:	4b21      	ldr	r3, [pc, #132]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c88e:	2200      	movs	r2, #0
 800c890:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 800c894:	4b1f      	ldr	r3, [pc, #124]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c896:	2200      	movs	r2, #0
 800c898:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800c89c:	481d      	ldr	r0, [pc, #116]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c89e:	f7f6 fe22 	bl	80034e6 <HAL_LTDC_Init>
 800c8a2:	4603      	mov	r3, r0
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d001      	beq.n	800c8ac <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 800c8a8:	f000 fa28 	bl	800ccfc <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 800c8b0:	23f0      	movs	r3, #240	@ 0xf0
 800c8b2:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 800c8b8:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800c8bc:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800c8be:	2302      	movs	r3, #2
 800c8c0:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 800c8c2:	23ff      	movs	r3, #255	@ 0xff
 800c8c4:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 800c8c6:	2300      	movs	r3, #0
 800c8c8:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800c8ca:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800c8ce:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800c8d0:	2307      	movs	r3, #7
 800c8d2:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 800c8d4:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 800c8d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 240;
 800c8da:	23f0      	movs	r3, #240	@ 0xf0
 800c8dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 320;
 800c8de:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800c8e2:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800c8f6:	1d3b      	adds	r3, r7, #4
 800c8f8:	2200      	movs	r2, #0
 800c8fa:	4619      	mov	r1, r3
 800c8fc:	4805      	ldr	r0, [pc, #20]	@ (800c914 <MX_LTDC_Init+0xf8>)
 800c8fe:	f7f6 ff51 	bl	80037a4 <HAL_LTDC_ConfigLayer>
 800c902:	4603      	mov	r3, r0
 800c904:	2b00      	cmp	r3, #0
 800c906:	d001      	beq.n	800c90c <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 800c908:	f000 f9f8 	bl	800ccfc <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 800c90c:	bf00      	nop
 800c90e:	3738      	adds	r7, #56	@ 0x38
 800c910:	46bd      	mov	sp, r7
 800c912:	bd80      	pop	{r7, pc}
 800c914:	20008524 	.word	0x20008524
 800c918:	40016800 	.word	0x40016800

0800c91c <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 800c91c:	b580      	push	{r7, lr}
 800c91e:	b09a      	sub	sp, #104	@ 0x68
 800c920:	af00      	add	r7, sp, #0
 800c922:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c924:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800c928:	2200      	movs	r2, #0
 800c92a:	601a      	str	r2, [r3, #0]
 800c92c:	605a      	str	r2, [r3, #4]
 800c92e:	609a      	str	r2, [r3, #8]
 800c930:	60da      	str	r2, [r3, #12]
 800c932:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c934:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c938:	2230      	movs	r2, #48	@ 0x30
 800c93a:	2100      	movs	r1, #0
 800c93c:	4618      	mov	r0, r3
 800c93e:	f001 f859 	bl	800d9f4 <memset>
  if(ltdcHandle->Instance==LTDC)
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	4a85      	ldr	r2, [pc, #532]	@ (800cb5c <HAL_LTDC_MspInit+0x240>)
 800c948:	4293      	cmp	r3, r2
 800c94a:	f040 8102 	bne.w	800cb52 <HAL_LTDC_MspInit+0x236>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800c94e:	2308      	movs	r3, #8
 800c950:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 800c952:	2332      	movs	r3, #50	@ 0x32
 800c954:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800c956:	2302      	movs	r3, #2
 800c958:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 800c95a:	2300      	movs	r3, #0
 800c95c:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c95e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c962:	4618      	mov	r0, r3
 800c964:	f7f7 fd9a 	bl	800449c <HAL_RCCEx_PeriphCLKConfig>
 800c968:	4603      	mov	r3, r0
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d001      	beq.n	800c972 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 800c96e:	f000 f9c5 	bl	800ccfc <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800c972:	2300      	movs	r3, #0
 800c974:	623b      	str	r3, [r7, #32]
 800c976:	4b7a      	ldr	r3, [pc, #488]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800c978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c97a:	4a79      	ldr	r2, [pc, #484]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800c97c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c980:	6453      	str	r3, [r2, #68]	@ 0x44
 800c982:	4b77      	ldr	r3, [pc, #476]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800c984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c986:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c98a:	623b      	str	r3, [r7, #32]
 800c98c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800c98e:	2300      	movs	r3, #0
 800c990:	61fb      	str	r3, [r7, #28]
 800c992:	4b73      	ldr	r3, [pc, #460]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800c994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c996:	4a72      	ldr	r2, [pc, #456]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800c998:	f043 0320 	orr.w	r3, r3, #32
 800c99c:	6313      	str	r3, [r2, #48]	@ 0x30
 800c99e:	4b70      	ldr	r3, [pc, #448]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800c9a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9a2:	f003 0320 	and.w	r3, r3, #32
 800c9a6:	61fb      	str	r3, [r7, #28]
 800c9a8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c9aa:	2300      	movs	r3, #0
 800c9ac:	61bb      	str	r3, [r7, #24]
 800c9ae:	4b6c      	ldr	r3, [pc, #432]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800c9b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9b2:	4a6b      	ldr	r2, [pc, #428]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800c9b4:	f043 0301 	orr.w	r3, r3, #1
 800c9b8:	6313      	str	r3, [r2, #48]	@ 0x30
 800c9ba:	4b69      	ldr	r3, [pc, #420]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800c9bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9be:	f003 0301 	and.w	r3, r3, #1
 800c9c2:	61bb      	str	r3, [r7, #24]
 800c9c4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	617b      	str	r3, [r7, #20]
 800c9ca:	4b65      	ldr	r3, [pc, #404]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800c9cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9ce:	4a64      	ldr	r2, [pc, #400]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800c9d0:	f043 0302 	orr.w	r3, r3, #2
 800c9d4:	6313      	str	r3, [r2, #48]	@ 0x30
 800c9d6:	4b62      	ldr	r3, [pc, #392]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800c9d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9da:	f003 0302 	and.w	r3, r3, #2
 800c9de:	617b      	str	r3, [r7, #20]
 800c9e0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	613b      	str	r3, [r7, #16]
 800c9e6:	4b5e      	ldr	r3, [pc, #376]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800c9e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9ea:	4a5d      	ldr	r2, [pc, #372]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800c9ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c9f0:	6313      	str	r3, [r2, #48]	@ 0x30
 800c9f2:	4b5b      	ldr	r3, [pc, #364]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800c9f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9fa:	613b      	str	r3, [r7, #16]
 800c9fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c9fe:	2300      	movs	r3, #0
 800ca00:	60fb      	str	r3, [r7, #12]
 800ca02:	4b57      	ldr	r3, [pc, #348]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800ca04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca06:	4a56      	ldr	r2, [pc, #344]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800ca08:	f043 0304 	orr.w	r3, r3, #4
 800ca0c:	6313      	str	r3, [r2, #48]	@ 0x30
 800ca0e:	4b54      	ldr	r3, [pc, #336]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800ca10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca12:	f003 0304 	and.w	r3, r3, #4
 800ca16:	60fb      	str	r3, [r7, #12]
 800ca18:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	60bb      	str	r3, [r7, #8]
 800ca1e:	4b50      	ldr	r3, [pc, #320]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800ca20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca22:	4a4f      	ldr	r2, [pc, #316]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800ca24:	f043 0308 	orr.w	r3, r3, #8
 800ca28:	6313      	str	r3, [r2, #48]	@ 0x30
 800ca2a:	4b4d      	ldr	r3, [pc, #308]	@ (800cb60 <HAL_LTDC_MspInit+0x244>)
 800ca2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca2e:	f003 0308 	and.w	r3, r3, #8
 800ca32:	60bb      	str	r3, [r7, #8]
 800ca34:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 800ca36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ca3a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca3c:	2302      	movs	r3, #2
 800ca3e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ca40:	2300      	movs	r3, #0
 800ca42:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ca44:	2300      	movs	r3, #0
 800ca46:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800ca48:	230e      	movs	r3, #14
 800ca4a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 800ca4c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800ca50:	4619      	mov	r1, r3
 800ca52:	4844      	ldr	r0, [pc, #272]	@ (800cb64 <HAL_LTDC_MspInit+0x248>)
 800ca54:	f7f4 f8b2 	bl	8000bbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 800ca58:	f641 0358 	movw	r3, #6232	@ 0x1858
 800ca5c:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca5e:	2302      	movs	r3, #2
 800ca60:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ca62:	2300      	movs	r3, #0
 800ca64:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ca66:	2300      	movs	r3, #0
 800ca68:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800ca6a:	230e      	movs	r3, #14
 800ca6c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ca6e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800ca72:	4619      	mov	r1, r3
 800ca74:	483c      	ldr	r0, [pc, #240]	@ (800cb68 <HAL_LTDC_MspInit+0x24c>)
 800ca76:	f7f4 f8a1 	bl	8000bbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 800ca7a:	2303      	movs	r3, #3
 800ca7c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca7e:	2302      	movs	r3, #2
 800ca80:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ca82:	2300      	movs	r3, #0
 800ca84:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ca86:	2300      	movs	r3, #0
 800ca88:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800ca8a:	2309      	movs	r3, #9
 800ca8c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ca8e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800ca92:	4619      	mov	r1, r3
 800ca94:	4835      	ldr	r0, [pc, #212]	@ (800cb6c <HAL_LTDC_MspInit+0x250>)
 800ca96:	f7f4 f891 	bl	8000bbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 800ca9a:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800ca9e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800caa0:	2302      	movs	r3, #2
 800caa2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800caa4:	2300      	movs	r3, #0
 800caa6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800caa8:	2300      	movs	r3, #0
 800caaa:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800caac:	230e      	movs	r3, #14
 800caae:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cab0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800cab4:	4619      	mov	r1, r3
 800cab6:	482d      	ldr	r0, [pc, #180]	@ (800cb6c <HAL_LTDC_MspInit+0x250>)
 800cab8:	f7f4 f880 	bl	8000bbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 800cabc:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800cac0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cac2:	2302      	movs	r3, #2
 800cac4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cac6:	2300      	movs	r3, #0
 800cac8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800caca:	2300      	movs	r3, #0
 800cacc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800cace:	230e      	movs	r3, #14
 800cad0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800cad2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800cad6:	4619      	mov	r1, r3
 800cad8:	4825      	ldr	r0, [pc, #148]	@ (800cb70 <HAL_LTDC_MspInit+0x254>)
 800cada:	f7f4 f86f 	bl	8000bbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 800cade:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800cae2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cae4:	2302      	movs	r3, #2
 800cae6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cae8:	2300      	movs	r3, #0
 800caea:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800caec:	2300      	movs	r3, #0
 800caee:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800caf0:	230e      	movs	r3, #14
 800caf2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800caf4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800caf8:	4619      	mov	r1, r3
 800cafa:	481e      	ldr	r0, [pc, #120]	@ (800cb74 <HAL_LTDC_MspInit+0x258>)
 800cafc:	f7f4 f85e 	bl	8000bbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 800cb00:	2348      	movs	r3, #72	@ 0x48
 800cb02:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cb04:	2302      	movs	r3, #2
 800cb06:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cb08:	2300      	movs	r3, #0
 800cb0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800cb10:	230e      	movs	r3, #14
 800cb12:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800cb14:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800cb18:	4619      	mov	r1, r3
 800cb1a:	4817      	ldr	r0, [pc, #92]	@ (800cb78 <HAL_LTDC_MspInit+0x25c>)
 800cb1c:	f7f4 f84e 	bl	8000bbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 800cb20:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800cb24:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cb26:	2302      	movs	r3, #2
 800cb28:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cb2e:	2300      	movs	r3, #0
 800cb30:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800cb32:	2309      	movs	r3, #9
 800cb34:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800cb36:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800cb3a:	4619      	mov	r1, r3
 800cb3c:	480c      	ldr	r0, [pc, #48]	@ (800cb70 <HAL_LTDC_MspInit+0x254>)
 800cb3e:	f7f4 f83d 	bl	8000bbc <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 800cb42:	2200      	movs	r2, #0
 800cb44:	2105      	movs	r1, #5
 800cb46:	2058      	movs	r0, #88	@ 0x58
 800cb48:	f7f3 fe06 	bl	8000758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800cb4c:	2058      	movs	r0, #88	@ 0x58
 800cb4e:	f7f3 fe1f 	bl	8000790 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 800cb52:	bf00      	nop
 800cb54:	3768      	adds	r7, #104	@ 0x68
 800cb56:	46bd      	mov	sp, r7
 800cb58:	bd80      	pop	{r7, pc}
 800cb5a:	bf00      	nop
 800cb5c:	40016800 	.word	0x40016800
 800cb60:	40023800 	.word	0x40023800
 800cb64:	40021400 	.word	0x40021400
 800cb68:	40020000 	.word	0x40020000
 800cb6c:	40020400 	.word	0x40020400
 800cb70:	40021800 	.word	0x40021800
 800cb74:	40020800 	.word	0x40020800
 800cb78:	40020c00 	.word	0x40020c00

0800cb7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800cb7c:	b580      	push	{r7, lr}
 800cb7e:	b082      	sub	sp, #8
 800cb80:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800cb82:	f7f3 fccb 	bl	800051c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800cb86:	f000 f83d 	bl	800cc04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800cb8a:	f7ff fc89 	bl	800c4a0 <MX_GPIO_Init>
  MX_CRC_Init();
 800cb8e:	f7ff fab1 	bl	800c0f4 <MX_CRC_Init>
  MX_DMA2D_Init();
 800cb92:	f7ff fae5 	bl	800c160 <MX_DMA2D_Init>
  MX_FMC_Init();
 800cb96:	f7ff fb3d 	bl	800c214 <MX_FMC_Init>
  MX_I2C3_Init();
 800cb9a:	f7ff fd95 	bl	800c6c8 <MX_I2C3_Init>
  MX_LTDC_Init();
 800cb9e:	f7ff fe3d 	bl	800c81c <MX_LTDC_Init>
  MX_SPI5_Init();
 800cba2:	f000 f8b1 	bl	800cd08 <MX_SPI5_Init>
  MX_TIM1_Init();
 800cba6:	f000 fa61 	bl	800d06c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800cbaa:	f000 fad1 	bl	800d150 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // WHO_AM_I Test
  uint8_t whoami_addr = 0x8F;  // 0x80 (READ) | 0x0F (WHO_AM_I register)
 800cbae:	238f      	movs	r3, #143	@ 0x8f
 800cbb0:	71fb      	strb	r3, [r7, #7]
  uint8_t whoami_value = 0x00;
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	71bb      	strb	r3, [r7, #6]


  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 800cbb6:	2200      	movs	r2, #0
 800cbb8:	2102      	movs	r1, #2
 800cbba:	4810      	ldr	r0, [pc, #64]	@ (800cbfc <main+0x80>)
 800cbbc:	f7f4 f9aa 	bl	8000f14 <HAL_GPIO_WritePin>


  HAL_SPI_Transmit(&hspi5, &whoami_addr, 1, 100);
 800cbc0:	1df9      	adds	r1, r7, #7
 800cbc2:	2364      	movs	r3, #100	@ 0x64
 800cbc4:	2201      	movs	r2, #1
 800cbc6:	480e      	ldr	r0, [pc, #56]	@ (800cc00 <main+0x84>)
 800cbc8:	f7f7 fee5 	bl	8004996 <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi5, &whoami_value, 1, 100);
 800cbcc:	1db9      	adds	r1, r7, #6
 800cbce:	2364      	movs	r3, #100	@ 0x64
 800cbd0:	2201      	movs	r2, #1
 800cbd2:	480b      	ldr	r0, [pc, #44]	@ (800cc00 <main+0x84>)
 800cbd4:	f7f8 f823 	bl	8004c1e <HAL_SPI_Receive>


  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 800cbd8:	2201      	movs	r2, #1
 800cbda:	2102      	movs	r1, #2
 800cbdc:	4807      	ldr	r0, [pc, #28]	@ (800cbfc <main+0x80>)
 800cbde:	f7f4 f999 	bl	8000f14 <HAL_GPIO_WritePin>

  if (whoami_value == 0xD3) {
 800cbe2:	79bb      	ldrb	r3, [r7, #6]
 800cbe4:	2bd3      	cmp	r3, #211	@ 0xd3
 800cbe6:	d101      	bne.n	800cbec <main+0x70>
    __NOP();
 800cbe8:	bf00      	nop
 800cbea:	e000      	b.n	800cbee <main+0x72>
  } else {
    __NOP();
 800cbec:	bf00      	nop
  }

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800cbee:	f7ff fc31 	bl	800c454 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800cbf2:	f7fc ff7f 	bl	8009af4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800cbf6:	bf00      	nop
 800cbf8:	e7fd      	b.n	800cbf6 <main+0x7a>
 800cbfa:	bf00      	nop
 800cbfc:	40020800 	.word	0x40020800
 800cc00:	200085cc 	.word	0x200085cc

0800cc04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	b094      	sub	sp, #80	@ 0x50
 800cc08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800cc0a:	f107 0320 	add.w	r3, r7, #32
 800cc0e:	2230      	movs	r2, #48	@ 0x30
 800cc10:	2100      	movs	r1, #0
 800cc12:	4618      	mov	r0, r3
 800cc14:	f000 feee 	bl	800d9f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800cc18:	f107 030c 	add.w	r3, r7, #12
 800cc1c:	2200      	movs	r2, #0
 800cc1e:	601a      	str	r2, [r3, #0]
 800cc20:	605a      	str	r2, [r3, #4]
 800cc22:	609a      	str	r2, [r3, #8]
 800cc24:	60da      	str	r2, [r3, #12]
 800cc26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800cc28:	2300      	movs	r3, #0
 800cc2a:	60bb      	str	r3, [r7, #8]
 800cc2c:	4b28      	ldr	r3, [pc, #160]	@ (800ccd0 <SystemClock_Config+0xcc>)
 800cc2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc30:	4a27      	ldr	r2, [pc, #156]	@ (800ccd0 <SystemClock_Config+0xcc>)
 800cc32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cc36:	6413      	str	r3, [r2, #64]	@ 0x40
 800cc38:	4b25      	ldr	r3, [pc, #148]	@ (800ccd0 <SystemClock_Config+0xcc>)
 800cc3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800cc40:	60bb      	str	r3, [r7, #8]
 800cc42:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800cc44:	2300      	movs	r3, #0
 800cc46:	607b      	str	r3, [r7, #4]
 800cc48:	4b22      	ldr	r3, [pc, #136]	@ (800ccd4 <SystemClock_Config+0xd0>)
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800cc50:	4a20      	ldr	r2, [pc, #128]	@ (800ccd4 <SystemClock_Config+0xd0>)
 800cc52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cc56:	6013      	str	r3, [r2, #0]
 800cc58:	4b1e      	ldr	r3, [pc, #120]	@ (800ccd4 <SystemClock_Config+0xd0>)
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800cc60:	607b      	str	r3, [r7, #4]
 800cc62:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800cc64:	2301      	movs	r3, #1
 800cc66:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800cc68:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800cc6c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800cc6e:	2302      	movs	r3, #2
 800cc70:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800cc72:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800cc76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800cc78:	2304      	movs	r3, #4
 800cc7a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800cc7c:	2348      	movs	r3, #72	@ 0x48
 800cc7e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800cc80:	2302      	movs	r3, #2
 800cc82:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800cc84:	2303      	movs	r3, #3
 800cc86:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800cc88:	f107 0320 	add.w	r3, r7, #32
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	f7f6 ff3b 	bl	8003b08 <HAL_RCC_OscConfig>
 800cc92:	4603      	mov	r3, r0
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d001      	beq.n	800cc9c <SystemClock_Config+0x98>
  {
    Error_Handler();
 800cc98:	f000 f830 	bl	800ccfc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800cc9c:	230f      	movs	r3, #15
 800cc9e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800cca0:	2302      	movs	r3, #2
 800cca2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800cca4:	2300      	movs	r3, #0
 800cca6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800cca8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ccac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800ccae:	2300      	movs	r3, #0
 800ccb0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800ccb2:	f107 030c 	add.w	r3, r7, #12
 800ccb6:	2102      	movs	r1, #2
 800ccb8:	4618      	mov	r0, r3
 800ccba:	f7f7 f99d 	bl	8003ff8 <HAL_RCC_ClockConfig>
 800ccbe:	4603      	mov	r3, r0
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d001      	beq.n	800ccc8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800ccc4:	f000 f81a 	bl	800ccfc <Error_Handler>
  }
}
 800ccc8:	bf00      	nop
 800ccca:	3750      	adds	r7, #80	@ 0x50
 800cccc:	46bd      	mov	sp, r7
 800ccce:	bd80      	pop	{r7, pc}
 800ccd0:	40023800 	.word	0x40023800
 800ccd4:	40007000 	.word	0x40007000

0800ccd8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ccd8:	b580      	push	{r7, lr}
 800ccda:	b082      	sub	sp, #8
 800ccdc:	af00      	add	r7, sp, #0
 800ccde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	4a04      	ldr	r2, [pc, #16]	@ (800ccf8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800cce6:	4293      	cmp	r3, r2
 800cce8:	d101      	bne.n	800ccee <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800ccea:	f7f3 fc39 	bl	8000560 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800ccee:	bf00      	nop
 800ccf0:	3708      	adds	r7, #8
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	bd80      	pop	{r7, pc}
 800ccf6:	bf00      	nop
 800ccf8:	40001000 	.word	0x40001000

0800ccfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800ccfc:	b480      	push	{r7}
 800ccfe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800cd00:	b672      	cpsid	i
}
 800cd02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800cd04:	bf00      	nop
 800cd06:	e7fd      	b.n	800cd04 <Error_Handler+0x8>

0800cd08 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 800cd08:	b580      	push	{r7, lr}
 800cd0a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 800cd0c:	4b17      	ldr	r3, [pc, #92]	@ (800cd6c <MX_SPI5_Init+0x64>)
 800cd0e:	4a18      	ldr	r2, [pc, #96]	@ (800cd70 <MX_SPI5_Init+0x68>)
 800cd10:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800cd12:	4b16      	ldr	r3, [pc, #88]	@ (800cd6c <MX_SPI5_Init+0x64>)
 800cd14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800cd18:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800cd1a:	4b14      	ldr	r3, [pc, #80]	@ (800cd6c <MX_SPI5_Init+0x64>)
 800cd1c:	2200      	movs	r2, #0
 800cd1e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800cd20:	4b12      	ldr	r3, [pc, #72]	@ (800cd6c <MX_SPI5_Init+0x64>)
 800cd22:	2200      	movs	r2, #0
 800cd24:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800cd26:	4b11      	ldr	r3, [pc, #68]	@ (800cd6c <MX_SPI5_Init+0x64>)
 800cd28:	2202      	movs	r2, #2
 800cd2a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 800cd2c:	4b0f      	ldr	r3, [pc, #60]	@ (800cd6c <MX_SPI5_Init+0x64>)
 800cd2e:	2201      	movs	r2, #1
 800cd30:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800cd32:	4b0e      	ldr	r3, [pc, #56]	@ (800cd6c <MX_SPI5_Init+0x64>)
 800cd34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cd38:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800cd3a:	4b0c      	ldr	r3, [pc, #48]	@ (800cd6c <MX_SPI5_Init+0x64>)
 800cd3c:	2220      	movs	r2, #32
 800cd3e:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800cd40:	4b0a      	ldr	r3, [pc, #40]	@ (800cd6c <MX_SPI5_Init+0x64>)
 800cd42:	2200      	movs	r2, #0
 800cd44:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800cd46:	4b09      	ldr	r3, [pc, #36]	@ (800cd6c <MX_SPI5_Init+0x64>)
 800cd48:	2200      	movs	r2, #0
 800cd4a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cd4c:	4b07      	ldr	r3, [pc, #28]	@ (800cd6c <MX_SPI5_Init+0x64>)
 800cd4e:	2200      	movs	r2, #0
 800cd50:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 800cd52:	4b06      	ldr	r3, [pc, #24]	@ (800cd6c <MX_SPI5_Init+0x64>)
 800cd54:	220a      	movs	r2, #10
 800cd56:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800cd58:	4804      	ldr	r0, [pc, #16]	@ (800cd6c <MX_SPI5_Init+0x64>)
 800cd5a:	f7f7 fd93 	bl	8004884 <HAL_SPI_Init>
 800cd5e:	4603      	mov	r3, r0
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d001      	beq.n	800cd68 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 800cd64:	f7ff ffca 	bl	800ccfc <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800cd68:	bf00      	nop
 800cd6a:	bd80      	pop	{r7, pc}
 800cd6c:	200085cc 	.word	0x200085cc
 800cd70:	40015000 	.word	0x40015000

0800cd74 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	b08a      	sub	sp, #40	@ 0x28
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cd7c:	f107 0314 	add.w	r3, r7, #20
 800cd80:	2200      	movs	r2, #0
 800cd82:	601a      	str	r2, [r3, #0]
 800cd84:	605a      	str	r2, [r3, #4]
 800cd86:	609a      	str	r2, [r3, #8]
 800cd88:	60da      	str	r2, [r3, #12]
 800cd8a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	4a19      	ldr	r2, [pc, #100]	@ (800cdf8 <HAL_SPI_MspInit+0x84>)
 800cd92:	4293      	cmp	r3, r2
 800cd94:	d12c      	bne.n	800cdf0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800cd96:	2300      	movs	r3, #0
 800cd98:	613b      	str	r3, [r7, #16]
 800cd9a:	4b18      	ldr	r3, [pc, #96]	@ (800cdfc <HAL_SPI_MspInit+0x88>)
 800cd9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd9e:	4a17      	ldr	r2, [pc, #92]	@ (800cdfc <HAL_SPI_MspInit+0x88>)
 800cda0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cda4:	6453      	str	r3, [r2, #68]	@ 0x44
 800cda6:	4b15      	ldr	r3, [pc, #84]	@ (800cdfc <HAL_SPI_MspInit+0x88>)
 800cda8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cdaa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cdae:	613b      	str	r3, [r7, #16]
 800cdb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	60fb      	str	r3, [r7, #12]
 800cdb6:	4b11      	ldr	r3, [pc, #68]	@ (800cdfc <HAL_SPI_MspInit+0x88>)
 800cdb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cdba:	4a10      	ldr	r2, [pc, #64]	@ (800cdfc <HAL_SPI_MspInit+0x88>)
 800cdbc:	f043 0320 	orr.w	r3, r3, #32
 800cdc0:	6313      	str	r3, [r2, #48]	@ 0x30
 800cdc2:	4b0e      	ldr	r3, [pc, #56]	@ (800cdfc <HAL_SPI_MspInit+0x88>)
 800cdc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cdc6:	f003 0320 	and.w	r3, r3, #32
 800cdca:	60fb      	str	r3, [r7, #12]
 800cdcc:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 800cdce:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800cdd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cdd4:	2302      	movs	r3, #2
 800cdd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cdd8:	2300      	movs	r3, #0
 800cdda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cddc:	2300      	movs	r3, #0
 800cdde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800cde0:	2305      	movs	r3, #5
 800cde2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800cde4:	f107 0314 	add.w	r3, r7, #20
 800cde8:	4619      	mov	r1, r3
 800cdea:	4805      	ldr	r0, [pc, #20]	@ (800ce00 <HAL_SPI_MspInit+0x8c>)
 800cdec:	f7f3 fee6 	bl	8000bbc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 800cdf0:	bf00      	nop
 800cdf2:	3728      	adds	r7, #40	@ 0x28
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	bd80      	pop	{r7, pc}
 800cdf8:	40015000 	.word	0x40015000
 800cdfc:	40023800 	.word	0x40023800
 800ce00:	40021400 	.word	0x40021400

0800ce04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800ce04:	b580      	push	{r7, lr}
 800ce06:	b082      	sub	sp, #8
 800ce08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ce0a:	2300      	movs	r3, #0
 800ce0c:	607b      	str	r3, [r7, #4]
 800ce0e:	4b12      	ldr	r3, [pc, #72]	@ (800ce58 <HAL_MspInit+0x54>)
 800ce10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce12:	4a11      	ldr	r2, [pc, #68]	@ (800ce58 <HAL_MspInit+0x54>)
 800ce14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ce18:	6453      	str	r3, [r2, #68]	@ 0x44
 800ce1a:	4b0f      	ldr	r3, [pc, #60]	@ (800ce58 <HAL_MspInit+0x54>)
 800ce1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ce22:	607b      	str	r3, [r7, #4]
 800ce24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800ce26:	2300      	movs	r3, #0
 800ce28:	603b      	str	r3, [r7, #0]
 800ce2a:	4b0b      	ldr	r3, [pc, #44]	@ (800ce58 <HAL_MspInit+0x54>)
 800ce2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce2e:	4a0a      	ldr	r2, [pc, #40]	@ (800ce58 <HAL_MspInit+0x54>)
 800ce30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ce34:	6413      	str	r3, [r2, #64]	@ 0x40
 800ce36:	4b08      	ldr	r3, [pc, #32]	@ (800ce58 <HAL_MspInit+0x54>)
 800ce38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ce3e:	603b      	str	r3, [r7, #0]
 800ce40:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800ce42:	2200      	movs	r2, #0
 800ce44:	210f      	movs	r1, #15
 800ce46:	f06f 0001 	mvn.w	r0, #1
 800ce4a:	f7f3 fc85 	bl	8000758 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800ce4e:	bf00      	nop
 800ce50:	3708      	adds	r7, #8
 800ce52:	46bd      	mov	sp, r7
 800ce54:	bd80      	pop	{r7, pc}
 800ce56:	bf00      	nop
 800ce58:	40023800 	.word	0x40023800

0800ce5c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ce5c:	b580      	push	{r7, lr}
 800ce5e:	b08e      	sub	sp, #56	@ 0x38
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800ce64:	2300      	movs	r3, #0
 800ce66:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800ce68:	2300      	movs	r3, #0
 800ce6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	60fb      	str	r3, [r7, #12]
 800ce70:	4b33      	ldr	r3, [pc, #204]	@ (800cf40 <HAL_InitTick+0xe4>)
 800ce72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce74:	4a32      	ldr	r2, [pc, #200]	@ (800cf40 <HAL_InitTick+0xe4>)
 800ce76:	f043 0310 	orr.w	r3, r3, #16
 800ce7a:	6413      	str	r3, [r2, #64]	@ 0x40
 800ce7c:	4b30      	ldr	r3, [pc, #192]	@ (800cf40 <HAL_InitTick+0xe4>)
 800ce7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce80:	f003 0310 	and.w	r3, r3, #16
 800ce84:	60fb      	str	r3, [r7, #12]
 800ce86:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800ce88:	f107 0210 	add.w	r2, r7, #16
 800ce8c:	f107 0314 	add.w	r3, r7, #20
 800ce90:	4611      	mov	r1, r2
 800ce92:	4618      	mov	r0, r3
 800ce94:	f7f7 fad0 	bl	8004438 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800ce98:	6a3b      	ldr	r3, [r7, #32]
 800ce9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800ce9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d103      	bne.n	800ceaa <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800cea2:	f7f7 faa1 	bl	80043e8 <HAL_RCC_GetPCLK1Freq>
 800cea6:	6378      	str	r0, [r7, #52]	@ 0x34
 800cea8:	e004      	b.n	800ceb4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800ceaa:	f7f7 fa9d 	bl	80043e8 <HAL_RCC_GetPCLK1Freq>
 800ceae:	4603      	mov	r3, r0
 800ceb0:	005b      	lsls	r3, r3, #1
 800ceb2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800ceb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ceb6:	4a23      	ldr	r2, [pc, #140]	@ (800cf44 <HAL_InitTick+0xe8>)
 800ceb8:	fba2 2303 	umull	r2, r3, r2, r3
 800cebc:	0c9b      	lsrs	r3, r3, #18
 800cebe:	3b01      	subs	r3, #1
 800cec0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800cec2:	4b21      	ldr	r3, [pc, #132]	@ (800cf48 <HAL_InitTick+0xec>)
 800cec4:	4a21      	ldr	r2, [pc, #132]	@ (800cf4c <HAL_InitTick+0xf0>)
 800cec6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800cec8:	4b1f      	ldr	r3, [pc, #124]	@ (800cf48 <HAL_InitTick+0xec>)
 800ceca:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800cece:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800ced0:	4a1d      	ldr	r2, [pc, #116]	@ (800cf48 <HAL_InitTick+0xec>)
 800ced2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ced4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800ced6:	4b1c      	ldr	r3, [pc, #112]	@ (800cf48 <HAL_InitTick+0xec>)
 800ced8:	2200      	movs	r2, #0
 800ceda:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800cedc:	4b1a      	ldr	r3, [pc, #104]	@ (800cf48 <HAL_InitTick+0xec>)
 800cede:	2200      	movs	r2, #0
 800cee0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800cee2:	4b19      	ldr	r3, [pc, #100]	@ (800cf48 <HAL_InitTick+0xec>)
 800cee4:	2200      	movs	r2, #0
 800cee6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800cee8:	4817      	ldr	r0, [pc, #92]	@ (800cf48 <HAL_InitTick+0xec>)
 800ceea:	f7f8 fa9d 	bl	8005428 <HAL_TIM_Base_Init>
 800ceee:	4603      	mov	r3, r0
 800cef0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800cef4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d11b      	bne.n	800cf34 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800cefc:	4812      	ldr	r0, [pc, #72]	@ (800cf48 <HAL_InitTick+0xec>)
 800cefe:	f7f8 fae3 	bl	80054c8 <HAL_TIM_Base_Start_IT>
 800cf02:	4603      	mov	r3, r0
 800cf04:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800cf08:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d111      	bne.n	800cf34 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800cf10:	2036      	movs	r0, #54	@ 0x36
 800cf12:	f7f3 fc3d 	bl	8000790 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	2b0f      	cmp	r3, #15
 800cf1a:	d808      	bhi.n	800cf2e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800cf1c:	2200      	movs	r2, #0
 800cf1e:	6879      	ldr	r1, [r7, #4]
 800cf20:	2036      	movs	r0, #54	@ 0x36
 800cf22:	f7f3 fc19 	bl	8000758 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800cf26:	4a0a      	ldr	r2, [pc, #40]	@ (800cf50 <HAL_InitTick+0xf4>)
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	6013      	str	r3, [r2, #0]
 800cf2c:	e002      	b.n	800cf34 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800cf2e:	2301      	movs	r3, #1
 800cf30:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800cf34:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800cf38:	4618      	mov	r0, r3
 800cf3a:	3738      	adds	r7, #56	@ 0x38
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	bd80      	pop	{r7, pc}
 800cf40:	40023800 	.word	0x40023800
 800cf44:	431bde83 	.word	0x431bde83
 800cf48:	20008624 	.word	0x20008624
 800cf4c:	40001000 	.word	0x40001000
 800cf50:	20000000 	.word	0x20000000

0800cf54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800cf54:	b480      	push	{r7}
 800cf56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800cf58:	bf00      	nop
 800cf5a:	e7fd      	b.n	800cf58 <NMI_Handler+0x4>

0800cf5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800cf5c:	b480      	push	{r7}
 800cf5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800cf60:	bf00      	nop
 800cf62:	e7fd      	b.n	800cf60 <HardFault_Handler+0x4>

0800cf64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800cf64:	b480      	push	{r7}
 800cf66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800cf68:	bf00      	nop
 800cf6a:	e7fd      	b.n	800cf68 <MemManage_Handler+0x4>

0800cf6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800cf6c:	b480      	push	{r7}
 800cf6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800cf70:	bf00      	nop
 800cf72:	e7fd      	b.n	800cf70 <BusFault_Handler+0x4>

0800cf74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800cf74:	b480      	push	{r7}
 800cf76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800cf78:	bf00      	nop
 800cf7a:	e7fd      	b.n	800cf78 <UsageFault_Handler+0x4>

0800cf7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800cf7c:	b480      	push	{r7}
 800cf7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800cf80:	bf00      	nop
 800cf82:	46bd      	mov	sp, r7
 800cf84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf88:	4770      	bx	lr
	...

0800cf8c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800cf8c:	b580      	push	{r7, lr}
 800cf8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800cf90:	4802      	ldr	r0, [pc, #8]	@ (800cf9c <TIM6_DAC_IRQHandler+0x10>)
 800cf92:	f7f8 fb09 	bl	80055a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800cf96:	bf00      	nop
 800cf98:	bd80      	pop	{r7, pc}
 800cf9a:	bf00      	nop
 800cf9c:	20008624 	.word	0x20008624

0800cfa0 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 800cfa0:	b580      	push	{r7, lr}
 800cfa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 800cfa4:	4802      	ldr	r0, [pc, #8]	@ (800cfb0 <OTG_HS_IRQHandler+0x10>)
 800cfa6:	f7f4 fa8b 	bl	80014c0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800cfaa:	bf00      	nop
 800cfac:	bd80      	pop	{r7, pc}
 800cfae:	bf00      	nop
 800cfb0:	20008ae8 	.word	0x20008ae8

0800cfb4 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 800cfb4:	b580      	push	{r7, lr}
 800cfb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 800cfb8:	4802      	ldr	r0, [pc, #8]	@ (800cfc4 <LTDC_IRQHandler+0x10>)
 800cfba:	f7f6 fb31 	bl	8003620 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800cfbe:	bf00      	nop
 800cfc0:	bd80      	pop	{r7, pc}
 800cfc2:	bf00      	nop
 800cfc4:	20008524 	.word	0x20008524

0800cfc8 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 800cfcc:	4802      	ldr	r0, [pc, #8]	@ (800cfd8 <DMA2D_IRQHandler+0x10>)
 800cfce:	f7f3 fc52 	bl	8000876 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800cfd2:	bf00      	nop
 800cfd4:	bd80      	pop	{r7, pc}
 800cfd6:	bf00      	nop
 800cfd8:	200081fc 	.word	0x200081fc

0800cfdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800cfdc:	b580      	push	{r7, lr}
 800cfde:	b086      	sub	sp, #24
 800cfe0:	af00      	add	r7, sp, #0
 800cfe2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800cfe4:	4a14      	ldr	r2, [pc, #80]	@ (800d038 <_sbrk+0x5c>)
 800cfe6:	4b15      	ldr	r3, [pc, #84]	@ (800d03c <_sbrk+0x60>)
 800cfe8:	1ad3      	subs	r3, r2, r3
 800cfea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800cfec:	697b      	ldr	r3, [r7, #20]
 800cfee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800cff0:	4b13      	ldr	r3, [pc, #76]	@ (800d040 <_sbrk+0x64>)
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d102      	bne.n	800cffe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800cff8:	4b11      	ldr	r3, [pc, #68]	@ (800d040 <_sbrk+0x64>)
 800cffa:	4a12      	ldr	r2, [pc, #72]	@ (800d044 <_sbrk+0x68>)
 800cffc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800cffe:	4b10      	ldr	r3, [pc, #64]	@ (800d040 <_sbrk+0x64>)
 800d000:	681a      	ldr	r2, [r3, #0]
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	4413      	add	r3, r2
 800d006:	693a      	ldr	r2, [r7, #16]
 800d008:	429a      	cmp	r2, r3
 800d00a:	d207      	bcs.n	800d01c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800d00c:	f000 fd0a 	bl	800da24 <__errno>
 800d010:	4603      	mov	r3, r0
 800d012:	220c      	movs	r2, #12
 800d014:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800d016:	f04f 33ff 	mov.w	r3, #4294967295
 800d01a:	e009      	b.n	800d030 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800d01c:	4b08      	ldr	r3, [pc, #32]	@ (800d040 <_sbrk+0x64>)
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800d022:	4b07      	ldr	r3, [pc, #28]	@ (800d040 <_sbrk+0x64>)
 800d024:	681a      	ldr	r2, [r3, #0]
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	4413      	add	r3, r2
 800d02a:	4a05      	ldr	r2, [pc, #20]	@ (800d040 <_sbrk+0x64>)
 800d02c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800d02e:	68fb      	ldr	r3, [r7, #12]
}
 800d030:	4618      	mov	r0, r3
 800d032:	3718      	adds	r7, #24
 800d034:	46bd      	mov	sp, r7
 800d036:	bd80      	pop	{r7, pc}
 800d038:	20030000 	.word	0x20030000
 800d03c:	00000400 	.word	0x00000400
 800d040:	2000866c 	.word	0x2000866c
 800d044:	20009010 	.word	0x20009010

0800d048 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800d048:	b480      	push	{r7}
 800d04a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800d04c:	4b06      	ldr	r3, [pc, #24]	@ (800d068 <SystemInit+0x20>)
 800d04e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d052:	4a05      	ldr	r2, [pc, #20]	@ (800d068 <SystemInit+0x20>)
 800d054:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d058:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800d05c:	bf00      	nop
 800d05e:	46bd      	mov	sp, r7
 800d060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d064:	4770      	bx	lr
 800d066:	bf00      	nop
 800d068:	e000ed00 	.word	0xe000ed00

0800d06c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800d06c:	b580      	push	{r7, lr}
 800d06e:	b086      	sub	sp, #24
 800d070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800d072:	f107 0308 	add.w	r3, r7, #8
 800d076:	2200      	movs	r2, #0
 800d078:	601a      	str	r2, [r3, #0]
 800d07a:	605a      	str	r2, [r3, #4]
 800d07c:	609a      	str	r2, [r3, #8]
 800d07e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d080:	463b      	mov	r3, r7
 800d082:	2200      	movs	r2, #0
 800d084:	601a      	str	r2, [r3, #0]
 800d086:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800d088:	4b1e      	ldr	r3, [pc, #120]	@ (800d104 <MX_TIM1_Init+0x98>)
 800d08a:	4a1f      	ldr	r2, [pc, #124]	@ (800d108 <MX_TIM1_Init+0x9c>)
 800d08c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800d08e:	4b1d      	ldr	r3, [pc, #116]	@ (800d104 <MX_TIM1_Init+0x98>)
 800d090:	2200      	movs	r2, #0
 800d092:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d094:	4b1b      	ldr	r3, [pc, #108]	@ (800d104 <MX_TIM1_Init+0x98>)
 800d096:	2200      	movs	r2, #0
 800d098:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800d09a:	4b1a      	ldr	r3, [pc, #104]	@ (800d104 <MX_TIM1_Init+0x98>)
 800d09c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d0a0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d0a2:	4b18      	ldr	r3, [pc, #96]	@ (800d104 <MX_TIM1_Init+0x98>)
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800d0a8:	4b16      	ldr	r3, [pc, #88]	@ (800d104 <MX_TIM1_Init+0x98>)
 800d0aa:	2200      	movs	r2, #0
 800d0ac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d0ae:	4b15      	ldr	r3, [pc, #84]	@ (800d104 <MX_TIM1_Init+0x98>)
 800d0b0:	2200      	movs	r2, #0
 800d0b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800d0b4:	4813      	ldr	r0, [pc, #76]	@ (800d104 <MX_TIM1_Init+0x98>)
 800d0b6:	f7f8 f9b7 	bl	8005428 <HAL_TIM_Base_Init>
 800d0ba:	4603      	mov	r3, r0
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d001      	beq.n	800d0c4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800d0c0:	f7ff fe1c 	bl	800ccfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d0c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d0c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800d0ca:	f107 0308 	add.w	r3, r7, #8
 800d0ce:	4619      	mov	r1, r3
 800d0d0:	480c      	ldr	r0, [pc, #48]	@ (800d104 <MX_TIM1_Init+0x98>)
 800d0d2:	f7f8 fb59 	bl	8005788 <HAL_TIM_ConfigClockSource>
 800d0d6:	4603      	mov	r3, r0
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d001      	beq.n	800d0e0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800d0dc:	f7ff fe0e 	bl	800ccfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800d0e8:	463b      	mov	r3, r7
 800d0ea:	4619      	mov	r1, r3
 800d0ec:	4805      	ldr	r0, [pc, #20]	@ (800d104 <MX_TIM1_Init+0x98>)
 800d0ee:	f7f8 fd7b 	bl	8005be8 <HAL_TIMEx_MasterConfigSynchronization>
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d001      	beq.n	800d0fc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800d0f8:	f7ff fe00 	bl	800ccfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800d0fc:	bf00      	nop
 800d0fe:	3718      	adds	r7, #24
 800d100:	46bd      	mov	sp, r7
 800d102:	bd80      	pop	{r7, pc}
 800d104:	20008670 	.word	0x20008670
 800d108:	40010000 	.word	0x40010000

0800d10c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800d10c:	b480      	push	{r7}
 800d10e:	b085      	sub	sp, #20
 800d110:	af00      	add	r7, sp, #0
 800d112:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	4a0b      	ldr	r2, [pc, #44]	@ (800d148 <HAL_TIM_Base_MspInit+0x3c>)
 800d11a:	4293      	cmp	r3, r2
 800d11c:	d10d      	bne.n	800d13a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800d11e:	2300      	movs	r3, #0
 800d120:	60fb      	str	r3, [r7, #12]
 800d122:	4b0a      	ldr	r3, [pc, #40]	@ (800d14c <HAL_TIM_Base_MspInit+0x40>)
 800d124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d126:	4a09      	ldr	r2, [pc, #36]	@ (800d14c <HAL_TIM_Base_MspInit+0x40>)
 800d128:	f043 0301 	orr.w	r3, r3, #1
 800d12c:	6453      	str	r3, [r2, #68]	@ 0x44
 800d12e:	4b07      	ldr	r3, [pc, #28]	@ (800d14c <HAL_TIM_Base_MspInit+0x40>)
 800d130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d132:	f003 0301 	and.w	r3, r3, #1
 800d136:	60fb      	str	r3, [r7, #12]
 800d138:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800d13a:	bf00      	nop
 800d13c:	3714      	adds	r7, #20
 800d13e:	46bd      	mov	sp, r7
 800d140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d144:	4770      	bx	lr
 800d146:	bf00      	nop
 800d148:	40010000 	.word	0x40010000
 800d14c:	40023800 	.word	0x40023800

0800d150 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800d150:	b580      	push	{r7, lr}
 800d152:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800d154:	4b11      	ldr	r3, [pc, #68]	@ (800d19c <MX_USART1_UART_Init+0x4c>)
 800d156:	4a12      	ldr	r2, [pc, #72]	@ (800d1a0 <MX_USART1_UART_Init+0x50>)
 800d158:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800d15a:	4b10      	ldr	r3, [pc, #64]	@ (800d19c <MX_USART1_UART_Init+0x4c>)
 800d15c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800d160:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800d162:	4b0e      	ldr	r3, [pc, #56]	@ (800d19c <MX_USART1_UART_Init+0x4c>)
 800d164:	2200      	movs	r2, #0
 800d166:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800d168:	4b0c      	ldr	r3, [pc, #48]	@ (800d19c <MX_USART1_UART_Init+0x4c>)
 800d16a:	2200      	movs	r2, #0
 800d16c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800d16e:	4b0b      	ldr	r3, [pc, #44]	@ (800d19c <MX_USART1_UART_Init+0x4c>)
 800d170:	2200      	movs	r2, #0
 800d172:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800d174:	4b09      	ldr	r3, [pc, #36]	@ (800d19c <MX_USART1_UART_Init+0x4c>)
 800d176:	220c      	movs	r2, #12
 800d178:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d17a:	4b08      	ldr	r3, [pc, #32]	@ (800d19c <MX_USART1_UART_Init+0x4c>)
 800d17c:	2200      	movs	r2, #0
 800d17e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800d180:	4b06      	ldr	r3, [pc, #24]	@ (800d19c <MX_USART1_UART_Init+0x4c>)
 800d182:	2200      	movs	r2, #0
 800d184:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800d186:	4805      	ldr	r0, [pc, #20]	@ (800d19c <MX_USART1_UART_Init+0x4c>)
 800d188:	f7f8 fdbe 	bl	8005d08 <HAL_UART_Init>
 800d18c:	4603      	mov	r3, r0
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d001      	beq.n	800d196 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800d192:	f7ff fdb3 	bl	800ccfc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800d196:	bf00      	nop
 800d198:	bd80      	pop	{r7, pc}
 800d19a:	bf00      	nop
 800d19c:	200086b8 	.word	0x200086b8
 800d1a0:	40011000 	.word	0x40011000

0800d1a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800d1a4:	b580      	push	{r7, lr}
 800d1a6:	b08a      	sub	sp, #40	@ 0x28
 800d1a8:	af00      	add	r7, sp, #0
 800d1aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d1ac:	f107 0314 	add.w	r3, r7, #20
 800d1b0:	2200      	movs	r2, #0
 800d1b2:	601a      	str	r2, [r3, #0]
 800d1b4:	605a      	str	r2, [r3, #4]
 800d1b6:	609a      	str	r2, [r3, #8]
 800d1b8:	60da      	str	r2, [r3, #12]
 800d1ba:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	4a19      	ldr	r2, [pc, #100]	@ (800d228 <HAL_UART_MspInit+0x84>)
 800d1c2:	4293      	cmp	r3, r2
 800d1c4:	d12c      	bne.n	800d220 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	613b      	str	r3, [r7, #16]
 800d1ca:	4b18      	ldr	r3, [pc, #96]	@ (800d22c <HAL_UART_MspInit+0x88>)
 800d1cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d1ce:	4a17      	ldr	r2, [pc, #92]	@ (800d22c <HAL_UART_MspInit+0x88>)
 800d1d0:	f043 0310 	orr.w	r3, r3, #16
 800d1d4:	6453      	str	r3, [r2, #68]	@ 0x44
 800d1d6:	4b15      	ldr	r3, [pc, #84]	@ (800d22c <HAL_UART_MspInit+0x88>)
 800d1d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d1da:	f003 0310 	and.w	r3, r3, #16
 800d1de:	613b      	str	r3, [r7, #16]
 800d1e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	60fb      	str	r3, [r7, #12]
 800d1e6:	4b11      	ldr	r3, [pc, #68]	@ (800d22c <HAL_UART_MspInit+0x88>)
 800d1e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1ea:	4a10      	ldr	r2, [pc, #64]	@ (800d22c <HAL_UART_MspInit+0x88>)
 800d1ec:	f043 0301 	orr.w	r3, r3, #1
 800d1f0:	6313      	str	r3, [r2, #48]	@ 0x30
 800d1f2:	4b0e      	ldr	r3, [pc, #56]	@ (800d22c <HAL_UART_MspInit+0x88>)
 800d1f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1f6:	f003 0301 	and.w	r3, r3, #1
 800d1fa:	60fb      	str	r3, [r7, #12]
 800d1fc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800d1fe:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800d202:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d204:	2302      	movs	r3, #2
 800d206:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d208:	2300      	movs	r3, #0
 800d20a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d20c:	2303      	movs	r3, #3
 800d20e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800d210:	2307      	movs	r3, #7
 800d212:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d214:	f107 0314 	add.w	r3, r7, #20
 800d218:	4619      	mov	r1, r3
 800d21a:	4805      	ldr	r0, [pc, #20]	@ (800d230 <HAL_UART_MspInit+0x8c>)
 800d21c:	f7f3 fcce 	bl	8000bbc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800d220:	bf00      	nop
 800d222:	3728      	adds	r7, #40	@ 0x28
 800d224:	46bd      	mov	sp, r7
 800d226:	bd80      	pop	{r7, pc}
 800d228:	40011000 	.word	0x40011000
 800d22c:	40023800 	.word	0x40023800
 800d230:	40020000 	.word	0x40020000

0800d234 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800d234:	b580      	push	{r7, lr}
 800d236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS) != USBH_OK)
 800d238:	2200      	movs	r2, #0
 800d23a:	490e      	ldr	r1, [pc, #56]	@ (800d274 <MX_USB_HOST_Init+0x40>)
 800d23c:	480e      	ldr	r0, [pc, #56]	@ (800d278 <MX_USB_HOST_Init+0x44>)
 800d23e:	f7fa fe0f 	bl	8007e60 <USBH_Init>
 800d242:	4603      	mov	r3, r0
 800d244:	2b00      	cmp	r3, #0
 800d246:	d001      	beq.n	800d24c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800d248:	f7ff fd58 	bl	800ccfc <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostHS, USBH_CDC_CLASS) != USBH_OK)
 800d24c:	490b      	ldr	r1, [pc, #44]	@ (800d27c <MX_USB_HOST_Init+0x48>)
 800d24e:	480a      	ldr	r0, [pc, #40]	@ (800d278 <MX_USB_HOST_Init+0x44>)
 800d250:	f7fa fed9 	bl	8008006 <USBH_RegisterClass>
 800d254:	4603      	mov	r3, r0
 800d256:	2b00      	cmp	r3, #0
 800d258:	d001      	beq.n	800d25e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800d25a:	f7ff fd4f 	bl	800ccfc <Error_Handler>
  }
  if (USBH_Start(&hUsbHostHS) != USBH_OK)
 800d25e:	4806      	ldr	r0, [pc, #24]	@ (800d278 <MX_USB_HOST_Init+0x44>)
 800d260:	f7fa ff5d 	bl	800811e <USBH_Start>
 800d264:	4603      	mov	r3, r0
 800d266:	2b00      	cmp	r3, #0
 800d268:	d001      	beq.n	800d26e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800d26a:	f7ff fd47 	bl	800ccfc <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800d26e:	bf00      	nop
 800d270:	bd80      	pop	{r7, pc}
 800d272:	bf00      	nop
 800d274:	0800d281 	.word	0x0800d281
 800d278:	20008700 	.word	0x20008700
 800d27c:	20000008 	.word	0x20000008

0800d280 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800d280:	b480      	push	{r7}
 800d282:	b083      	sub	sp, #12
 800d284:	af00      	add	r7, sp, #0
 800d286:	6078      	str	r0, [r7, #4]
 800d288:	460b      	mov	r3, r1
 800d28a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800d28c:	78fb      	ldrb	r3, [r7, #3]
 800d28e:	3b01      	subs	r3, #1
 800d290:	2b04      	cmp	r3, #4
 800d292:	d819      	bhi.n	800d2c8 <USBH_UserProcess+0x48>
 800d294:	a201      	add	r2, pc, #4	@ (adr r2, 800d29c <USBH_UserProcess+0x1c>)
 800d296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d29a:	bf00      	nop
 800d29c:	0800d2c9 	.word	0x0800d2c9
 800d2a0:	0800d2b9 	.word	0x0800d2b9
 800d2a4:	0800d2c9 	.word	0x0800d2c9
 800d2a8:	0800d2c1 	.word	0x0800d2c1
 800d2ac:	0800d2b1 	.word	0x0800d2b1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800d2b0:	4b09      	ldr	r3, [pc, #36]	@ (800d2d8 <USBH_UserProcess+0x58>)
 800d2b2:	2203      	movs	r2, #3
 800d2b4:	701a      	strb	r2, [r3, #0]
  break;
 800d2b6:	e008      	b.n	800d2ca <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800d2b8:	4b07      	ldr	r3, [pc, #28]	@ (800d2d8 <USBH_UserProcess+0x58>)
 800d2ba:	2202      	movs	r2, #2
 800d2bc:	701a      	strb	r2, [r3, #0]
  break;
 800d2be:	e004      	b.n	800d2ca <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800d2c0:	4b05      	ldr	r3, [pc, #20]	@ (800d2d8 <USBH_UserProcess+0x58>)
 800d2c2:	2201      	movs	r2, #1
 800d2c4:	701a      	strb	r2, [r3, #0]
  break;
 800d2c6:	e000      	b.n	800d2ca <USBH_UserProcess+0x4a>

  default:
  break;
 800d2c8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800d2ca:	bf00      	nop
 800d2cc:	370c      	adds	r7, #12
 800d2ce:	46bd      	mov	sp, r7
 800d2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d4:	4770      	bx	lr
 800d2d6:	bf00      	nop
 800d2d8:	20008ae4 	.word	0x20008ae4

0800d2dc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800d2dc:	b580      	push	{r7, lr}
 800d2de:	b08a      	sub	sp, #40	@ 0x28
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d2e4:	f107 0314 	add.w	r3, r7, #20
 800d2e8:	2200      	movs	r2, #0
 800d2ea:	601a      	str	r2, [r3, #0]
 800d2ec:	605a      	str	r2, [r3, #4]
 800d2ee:	609a      	str	r2, [r3, #8]
 800d2f0:	60da      	str	r2, [r3, #12]
 800d2f2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_HS)
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	4a24      	ldr	r2, [pc, #144]	@ (800d38c <HAL_HCD_MspInit+0xb0>)
 800d2fa:	4293      	cmp	r3, r2
 800d2fc:	d141      	bne.n	800d382 <HAL_HCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d2fe:	2300      	movs	r3, #0
 800d300:	613b      	str	r3, [r7, #16]
 800d302:	4b23      	ldr	r3, [pc, #140]	@ (800d390 <HAL_HCD_MspInit+0xb4>)
 800d304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d306:	4a22      	ldr	r2, [pc, #136]	@ (800d390 <HAL_HCD_MspInit+0xb4>)
 800d308:	f043 0302 	orr.w	r3, r3, #2
 800d30c:	6313      	str	r3, [r2, #48]	@ 0x30
 800d30e:	4b20      	ldr	r3, [pc, #128]	@ (800d390 <HAL_HCD_MspInit+0xb4>)
 800d310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d312:	f003 0302 	and.w	r3, r3, #2
 800d316:	613b      	str	r3, [r7, #16]
 800d318:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800d31a:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 800d31e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d320:	2302      	movs	r3, #2
 800d322:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d324:	2300      	movs	r3, #0
 800d326:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d328:	2300      	movs	r3, #0
 800d32a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800d32c:	230c      	movs	r3, #12
 800d32e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d330:	f107 0314 	add.w	r3, r7, #20
 800d334:	4619      	mov	r1, r3
 800d336:	4817      	ldr	r0, [pc, #92]	@ (800d394 <HAL_HCD_MspInit+0xb8>)
 800d338:	f7f3 fc40 	bl	8000bbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800d33c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d340:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d342:	2300      	movs	r3, #0
 800d344:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d346:	2300      	movs	r3, #0
 800d348:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800d34a:	f107 0314 	add.w	r3, r7, #20
 800d34e:	4619      	mov	r1, r3
 800d350:	4810      	ldr	r0, [pc, #64]	@ (800d394 <HAL_HCD_MspInit+0xb8>)
 800d352:	f7f3 fc33 	bl	8000bbc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800d356:	2300      	movs	r3, #0
 800d358:	60fb      	str	r3, [r7, #12]
 800d35a:	4b0d      	ldr	r3, [pc, #52]	@ (800d390 <HAL_HCD_MspInit+0xb4>)
 800d35c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d35e:	4a0c      	ldr	r2, [pc, #48]	@ (800d390 <HAL_HCD_MspInit+0xb4>)
 800d360:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d364:	6313      	str	r3, [r2, #48]	@ 0x30
 800d366:	4b0a      	ldr	r3, [pc, #40]	@ (800d390 <HAL_HCD_MspInit+0xb4>)
 800d368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d36a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d36e:	60fb      	str	r3, [r7, #12]
 800d370:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 5, 0);
 800d372:	2200      	movs	r2, #0
 800d374:	2105      	movs	r1, #5
 800d376:	204d      	movs	r0, #77	@ 0x4d
 800d378:	f7f3 f9ee 	bl	8000758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800d37c:	204d      	movs	r0, #77	@ 0x4d
 800d37e:	f7f3 fa07 	bl	8000790 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800d382:	bf00      	nop
 800d384:	3728      	adds	r7, #40	@ 0x28
 800d386:	46bd      	mov	sp, r7
 800d388:	bd80      	pop	{r7, pc}
 800d38a:	bf00      	nop
 800d38c:	40040000 	.word	0x40040000
 800d390:	40023800 	.word	0x40023800
 800d394:	40020400 	.word	0x40020400

0800d398 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800d398:	b580      	push	{r7, lr}
 800d39a:	b082      	sub	sp, #8
 800d39c:	af00      	add	r7, sp, #0
 800d39e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	f7fb faf1 	bl	800898e <USBH_LL_IncTimer>
}
 800d3ac:	bf00      	nop
 800d3ae:	3708      	adds	r7, #8
 800d3b0:	46bd      	mov	sp, r7
 800d3b2:	bd80      	pop	{r7, pc}

0800d3b4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d3b4:	b580      	push	{r7, lr}
 800d3b6:	b082      	sub	sp, #8
 800d3b8:	af00      	add	r7, sp, #0
 800d3ba:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d3c2:	4618      	mov	r0, r3
 800d3c4:	f7fb fb31 	bl	8008a2a <USBH_LL_Connect>
}
 800d3c8:	bf00      	nop
 800d3ca:	3708      	adds	r7, #8
 800d3cc:	46bd      	mov	sp, r7
 800d3ce:	bd80      	pop	{r7, pc}

0800d3d0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d3d0:	b580      	push	{r7, lr}
 800d3d2:	b082      	sub	sp, #8
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d3de:	4618      	mov	r0, r3
 800d3e0:	f7fb fb3e 	bl	8008a60 <USBH_LL_Disconnect>
}
 800d3e4:	bf00      	nop
 800d3e6:	3708      	adds	r7, #8
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	bd80      	pop	{r7, pc}

0800d3ec <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b082      	sub	sp, #8
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	6078      	str	r0, [r7, #4]
 800d3f4:	460b      	mov	r3, r1
 800d3f6:	70fb      	strb	r3, [r7, #3]
 800d3f8:	4613      	mov	r3, r2
 800d3fa:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d402:	4618      	mov	r0, r3
 800d404:	f7fb fb92 	bl	8008b2c <USBH_LL_NotifyURBChange>
#endif
}
 800d408:	bf00      	nop
 800d40a:	3708      	adds	r7, #8
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bd80      	pop	{r7, pc}

0800d410 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b082      	sub	sp, #8
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d41e:	4618      	mov	r0, r3
 800d420:	f7fb fadf 	bl	80089e2 <USBH_LL_PortEnabled>
}
 800d424:	bf00      	nop
 800d426:	3708      	adds	r7, #8
 800d428:	46bd      	mov	sp, r7
 800d42a:	bd80      	pop	{r7, pc}

0800d42c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d42c:	b580      	push	{r7, lr}
 800d42e:	b082      	sub	sp, #8
 800d430:	af00      	add	r7, sp, #0
 800d432:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d43a:	4618      	mov	r0, r3
 800d43c:	f7fb fae3 	bl	8008a06 <USBH_LL_PortDisabled>
}
 800d440:	bf00      	nop
 800d442:	3708      	adds	r7, #8
 800d444:	46bd      	mov	sp, r7
 800d446:	bd80      	pop	{r7, pc}

0800d448 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b082      	sub	sp, #8
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d456:	2b00      	cmp	r3, #0
 800d458:	d132      	bne.n	800d4c0 <USBH_LL_Init+0x78>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 800d45a:	4a1c      	ldr	r2, [pc, #112]	@ (800d4cc <USBH_LL_Init+0x84>)
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_HS;
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	4a19      	ldr	r2, [pc, #100]	@ (800d4cc <USBH_LL_Init+0x84>)
 800d466:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800d46a:	4b18      	ldr	r3, [pc, #96]	@ (800d4cc <USBH_LL_Init+0x84>)
 800d46c:	4a18      	ldr	r2, [pc, #96]	@ (800d4d0 <USBH_LL_Init+0x88>)
 800d46e:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 800d470:	4b16      	ldr	r3, [pc, #88]	@ (800d4cc <USBH_LL_Init+0x84>)
 800d472:	220c      	movs	r2, #12
 800d474:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 800d476:	4b15      	ldr	r3, [pc, #84]	@ (800d4cc <USBH_LL_Init+0x84>)
 800d478:	2201      	movs	r2, #1
 800d47a:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800d47c:	4b13      	ldr	r3, [pc, #76]	@ (800d4cc <USBH_LL_Init+0x84>)
 800d47e:	2200      	movs	r2, #0
 800d480:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800d482:	4b12      	ldr	r3, [pc, #72]	@ (800d4cc <USBH_LL_Init+0x84>)
 800d484:	2202      	movs	r2, #2
 800d486:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800d488:	4b10      	ldr	r3, [pc, #64]	@ (800d4cc <USBH_LL_Init+0x84>)
 800d48a:	2200      	movs	r2, #0
 800d48c:	729a      	strb	r2, [r3, #10]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800d48e:	4b0f      	ldr	r3, [pc, #60]	@ (800d4cc <USBH_LL_Init+0x84>)
 800d490:	2200      	movs	r2, #0
 800d492:	72da      	strb	r2, [r3, #11]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800d494:	4b0d      	ldr	r3, [pc, #52]	@ (800d4cc <USBH_LL_Init+0x84>)
 800d496:	2200      	movs	r2, #0
 800d498:	739a      	strb	r2, [r3, #14]
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800d49a:	4b0c      	ldr	r3, [pc, #48]	@ (800d4cc <USBH_LL_Init+0x84>)
 800d49c:	2200      	movs	r2, #0
 800d49e:	741a      	strb	r2, [r3, #16]
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 800d4a0:	480a      	ldr	r0, [pc, #40]	@ (800d4cc <USBH_LL_Init+0x84>)
 800d4a2:	f7f3 fd50 	bl	8000f46 <HAL_HCD_Init>
 800d4a6:	4603      	mov	r3, r0
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d001      	beq.n	800d4b0 <USBH_LL_Init+0x68>
  {
    Error_Handler( );
 800d4ac:	f7ff fc26 	bl	800ccfc <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 800d4b0:	4806      	ldr	r0, [pc, #24]	@ (800d4cc <USBH_LL_Init+0x84>)
 800d4b2:	f7f4 f98d 	bl	80017d0 <HAL_HCD_GetCurrentFrame>
 800d4b6:	4603      	mov	r3, r0
 800d4b8:	4619      	mov	r1, r3
 800d4ba:	6878      	ldr	r0, [r7, #4]
 800d4bc:	f7fb fa58 	bl	8008970 <USBH_LL_SetTimer>
  }

  return USBH_OK;
 800d4c0:	2300      	movs	r3, #0
}
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	3708      	adds	r7, #8
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	bd80      	pop	{r7, pc}
 800d4ca:	bf00      	nop
 800d4cc:	20008ae8 	.word	0x20008ae8
 800d4d0:	40040000 	.word	0x40040000

0800d4d4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800d4d4:	b580      	push	{r7, lr}
 800d4d6:	b084      	sub	sp, #16
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d4dc:	2300      	movs	r3, #0
 800d4de:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d4e0:	2300      	movs	r3, #0
 800d4e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	f7f4 f8f8 	bl	80016e0 <HAL_HCD_Start>
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d4f4:	7bfb      	ldrb	r3, [r7, #15]
 800d4f6:	4618      	mov	r0, r3
 800d4f8:	f000 f94c 	bl	800d794 <USBH_Get_USB_Status>
 800d4fc:	4603      	mov	r3, r0
 800d4fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d500:	7bbb      	ldrb	r3, [r7, #14]
}
 800d502:	4618      	mov	r0, r3
 800d504:	3710      	adds	r7, #16
 800d506:	46bd      	mov	sp, r7
 800d508:	bd80      	pop	{r7, pc}

0800d50a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800d50a:	b580      	push	{r7, lr}
 800d50c:	b084      	sub	sp, #16
 800d50e:	af00      	add	r7, sp, #0
 800d510:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d512:	2300      	movs	r3, #0
 800d514:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d516:	2300      	movs	r3, #0
 800d518:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d520:	4618      	mov	r0, r3
 800d522:	f7f4 f900 	bl	8001726 <HAL_HCD_Stop>
 800d526:	4603      	mov	r3, r0
 800d528:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d52a:	7bfb      	ldrb	r3, [r7, #15]
 800d52c:	4618      	mov	r0, r3
 800d52e:	f000 f931 	bl	800d794 <USBH_Get_USB_Status>
 800d532:	4603      	mov	r3, r0
 800d534:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d536:	7bbb      	ldrb	r3, [r7, #14]
}
 800d538:	4618      	mov	r0, r3
 800d53a:	3710      	adds	r7, #16
 800d53c:	46bd      	mov	sp, r7
 800d53e:	bd80      	pop	{r7, pc}

0800d540 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800d540:	b580      	push	{r7, lr}
 800d542:	b084      	sub	sp, #16
 800d544:	af00      	add	r7, sp, #0
 800d546:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800d548:	2301      	movs	r3, #1
 800d54a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d552:	4618      	mov	r0, r3
 800d554:	f7f4 f94a 	bl	80017ec <HAL_HCD_GetCurrentSpeed>
 800d558:	4603      	mov	r3, r0
 800d55a:	2b02      	cmp	r3, #2
 800d55c:	d00c      	beq.n	800d578 <USBH_LL_GetSpeed+0x38>
 800d55e:	2b02      	cmp	r3, #2
 800d560:	d80d      	bhi.n	800d57e <USBH_LL_GetSpeed+0x3e>
 800d562:	2b00      	cmp	r3, #0
 800d564:	d002      	beq.n	800d56c <USBH_LL_GetSpeed+0x2c>
 800d566:	2b01      	cmp	r3, #1
 800d568:	d003      	beq.n	800d572 <USBH_LL_GetSpeed+0x32>
 800d56a:	e008      	b.n	800d57e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800d56c:	2300      	movs	r3, #0
 800d56e:	73fb      	strb	r3, [r7, #15]
    break;
 800d570:	e008      	b.n	800d584 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800d572:	2301      	movs	r3, #1
 800d574:	73fb      	strb	r3, [r7, #15]
    break;
 800d576:	e005      	b.n	800d584 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800d578:	2302      	movs	r3, #2
 800d57a:	73fb      	strb	r3, [r7, #15]
    break;
 800d57c:	e002      	b.n	800d584 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800d57e:	2301      	movs	r3, #1
 800d580:	73fb      	strb	r3, [r7, #15]
    break;
 800d582:	bf00      	nop
  }
  return  speed;
 800d584:	7bfb      	ldrb	r3, [r7, #15]
}
 800d586:	4618      	mov	r0, r3
 800d588:	3710      	adds	r7, #16
 800d58a:	46bd      	mov	sp, r7
 800d58c:	bd80      	pop	{r7, pc}

0800d58e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800d58e:	b580      	push	{r7, lr}
 800d590:	b084      	sub	sp, #16
 800d592:	af00      	add	r7, sp, #0
 800d594:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d596:	2300      	movs	r3, #0
 800d598:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d59a:	2300      	movs	r3, #0
 800d59c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d5a4:	4618      	mov	r0, r3
 800d5a6:	f7f4 f8db 	bl	8001760 <HAL_HCD_ResetPort>
 800d5aa:	4603      	mov	r3, r0
 800d5ac:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d5ae:	7bfb      	ldrb	r3, [r7, #15]
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	f000 f8ef 	bl	800d794 <USBH_Get_USB_Status>
 800d5b6:	4603      	mov	r3, r0
 800d5b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d5ba:	7bbb      	ldrb	r3, [r7, #14]
}
 800d5bc:	4618      	mov	r0, r3
 800d5be:	3710      	adds	r7, #16
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	bd80      	pop	{r7, pc}

0800d5c4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b082      	sub	sp, #8
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	6078      	str	r0, [r7, #4]
 800d5cc:	460b      	mov	r3, r1
 800d5ce:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d5d6:	78fa      	ldrb	r2, [r7, #3]
 800d5d8:	4611      	mov	r1, r2
 800d5da:	4618      	mov	r0, r3
 800d5dc:	f7f4 f8e3 	bl	80017a6 <HAL_HCD_HC_GetXferCount>
 800d5e0:	4603      	mov	r3, r0
}
 800d5e2:	4618      	mov	r0, r3
 800d5e4:	3708      	adds	r7, #8
 800d5e6:	46bd      	mov	sp, r7
 800d5e8:	bd80      	pop	{r7, pc}

0800d5ea <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800d5ea:	b590      	push	{r4, r7, lr}
 800d5ec:	b089      	sub	sp, #36	@ 0x24
 800d5ee:	af04      	add	r7, sp, #16
 800d5f0:	6078      	str	r0, [r7, #4]
 800d5f2:	4608      	mov	r0, r1
 800d5f4:	4611      	mov	r1, r2
 800d5f6:	461a      	mov	r2, r3
 800d5f8:	4603      	mov	r3, r0
 800d5fa:	70fb      	strb	r3, [r7, #3]
 800d5fc:	460b      	mov	r3, r1
 800d5fe:	70bb      	strb	r3, [r7, #2]
 800d600:	4613      	mov	r3, r2
 800d602:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d604:	2300      	movs	r3, #0
 800d606:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d608:	2300      	movs	r3, #0
 800d60a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d612:	787c      	ldrb	r4, [r7, #1]
 800d614:	78ba      	ldrb	r2, [r7, #2]
 800d616:	78f9      	ldrb	r1, [r7, #3]
 800d618:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d61a:	9302      	str	r3, [sp, #8]
 800d61c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d620:	9301      	str	r3, [sp, #4]
 800d622:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d626:	9300      	str	r3, [sp, #0]
 800d628:	4623      	mov	r3, r4
 800d62a:	f7f3 fcf3 	bl	8001014 <HAL_HCD_HC_Init>
 800d62e:	4603      	mov	r3, r0
 800d630:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800d632:	7bfb      	ldrb	r3, [r7, #15]
 800d634:	4618      	mov	r0, r3
 800d636:	f000 f8ad 	bl	800d794 <USBH_Get_USB_Status>
 800d63a:	4603      	mov	r3, r0
 800d63c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d63e:	7bbb      	ldrb	r3, [r7, #14]
}
 800d640:	4618      	mov	r0, r3
 800d642:	3714      	adds	r7, #20
 800d644:	46bd      	mov	sp, r7
 800d646:	bd90      	pop	{r4, r7, pc}

0800d648 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d648:	b480      	push	{r7}
 800d64a:	b083      	sub	sp, #12
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	6078      	str	r0, [r7, #4]
 800d650:	460b      	mov	r3, r1
 800d652:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800d654:	2300      	movs	r3, #0
}
 800d656:	4618      	mov	r0, r3
 800d658:	370c      	adds	r7, #12
 800d65a:	46bd      	mov	sp, r7
 800d65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d660:	4770      	bx	lr

0800d662 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800d662:	b590      	push	{r4, r7, lr}
 800d664:	b089      	sub	sp, #36	@ 0x24
 800d666:	af04      	add	r7, sp, #16
 800d668:	6078      	str	r0, [r7, #4]
 800d66a:	4608      	mov	r0, r1
 800d66c:	4611      	mov	r1, r2
 800d66e:	461a      	mov	r2, r3
 800d670:	4603      	mov	r3, r0
 800d672:	70fb      	strb	r3, [r7, #3]
 800d674:	460b      	mov	r3, r1
 800d676:	70bb      	strb	r3, [r7, #2]
 800d678:	4613      	mov	r3, r2
 800d67a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d67c:	2300      	movs	r3, #0
 800d67e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d680:	2300      	movs	r3, #0
 800d682:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d68a:	787c      	ldrb	r4, [r7, #1]
 800d68c:	78ba      	ldrb	r2, [r7, #2]
 800d68e:	78f9      	ldrb	r1, [r7, #3]
 800d690:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800d694:	9303      	str	r3, [sp, #12]
 800d696:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d698:	9302      	str	r3, [sp, #8]
 800d69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d69c:	9301      	str	r3, [sp, #4]
 800d69e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d6a2:	9300      	str	r3, [sp, #0]
 800d6a4:	4623      	mov	r3, r4
 800d6a6:	f7f3 fd6d 	bl	8001184 <HAL_HCD_HC_SubmitRequest>
 800d6aa:	4603      	mov	r3, r0
 800d6ac:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800d6ae:	7bfb      	ldrb	r3, [r7, #15]
 800d6b0:	4618      	mov	r0, r3
 800d6b2:	f000 f86f 	bl	800d794 <USBH_Get_USB_Status>
 800d6b6:	4603      	mov	r3, r0
 800d6b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d6ba:	7bbb      	ldrb	r3, [r7, #14]
}
 800d6bc:	4618      	mov	r0, r3
 800d6be:	3714      	adds	r7, #20
 800d6c0:	46bd      	mov	sp, r7
 800d6c2:	bd90      	pop	{r4, r7, pc}

0800d6c4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d6c4:	b580      	push	{r7, lr}
 800d6c6:	b082      	sub	sp, #8
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	6078      	str	r0, [r7, #4]
 800d6cc:	460b      	mov	r3, r1
 800d6ce:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d6d6:	78fa      	ldrb	r2, [r7, #3]
 800d6d8:	4611      	mov	r1, r2
 800d6da:	4618      	mov	r0, r3
 800d6dc:	f7f4 f84e 	bl	800177c <HAL_HCD_HC_GetURBState>
 800d6e0:	4603      	mov	r3, r0
}
 800d6e2:	4618      	mov	r0, r3
 800d6e4:	3708      	adds	r7, #8
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}

0800d6ea <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800d6ea:	b580      	push	{r7, lr}
 800d6ec:	b082      	sub	sp, #8
 800d6ee:	af00      	add	r7, sp, #0
 800d6f0:	6078      	str	r0, [r7, #4]
 800d6f2:	460b      	mov	r3, r1
 800d6f4:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_HS) {
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d103      	bne.n	800d708 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusHS(state);
 800d700:	78fb      	ldrb	r3, [r7, #3]
 800d702:	4618      	mov	r0, r3
 800d704:	f000 f872 	bl	800d7ec <MX_DriverVbusHS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800d708:	20c8      	movs	r0, #200	@ 0xc8
 800d70a:	f7f2 ff49 	bl	80005a0 <HAL_Delay>
  return USBH_OK;
 800d70e:	2300      	movs	r3, #0
}
 800d710:	4618      	mov	r0, r3
 800d712:	3708      	adds	r7, #8
 800d714:	46bd      	mov	sp, r7
 800d716:	bd80      	pop	{r7, pc}

0800d718 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800d718:	b480      	push	{r7}
 800d71a:	b085      	sub	sp, #20
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	6078      	str	r0, [r7, #4]
 800d720:	460b      	mov	r3, r1
 800d722:	70fb      	strb	r3, [r7, #3]
 800d724:	4613      	mov	r3, r2
 800d726:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d72e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800d730:	78fa      	ldrb	r2, [r7, #3]
 800d732:	68f9      	ldr	r1, [r7, #12]
 800d734:	4613      	mov	r3, r2
 800d736:	011b      	lsls	r3, r3, #4
 800d738:	1a9b      	subs	r3, r3, r2
 800d73a:	009b      	lsls	r3, r3, #2
 800d73c:	440b      	add	r3, r1
 800d73e:	3317      	adds	r3, #23
 800d740:	781b      	ldrb	r3, [r3, #0]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d00a      	beq.n	800d75c <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800d746:	78fa      	ldrb	r2, [r7, #3]
 800d748:	68f9      	ldr	r1, [r7, #12]
 800d74a:	4613      	mov	r3, r2
 800d74c:	011b      	lsls	r3, r3, #4
 800d74e:	1a9b      	subs	r3, r3, r2
 800d750:	009b      	lsls	r3, r3, #2
 800d752:	440b      	add	r3, r1
 800d754:	333c      	adds	r3, #60	@ 0x3c
 800d756:	78ba      	ldrb	r2, [r7, #2]
 800d758:	701a      	strb	r2, [r3, #0]
 800d75a:	e009      	b.n	800d770 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800d75c:	78fa      	ldrb	r2, [r7, #3]
 800d75e:	68f9      	ldr	r1, [r7, #12]
 800d760:	4613      	mov	r3, r2
 800d762:	011b      	lsls	r3, r3, #4
 800d764:	1a9b      	subs	r3, r3, r2
 800d766:	009b      	lsls	r3, r3, #2
 800d768:	440b      	add	r3, r1
 800d76a:	333d      	adds	r3, #61	@ 0x3d
 800d76c:	78ba      	ldrb	r2, [r7, #2]
 800d76e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800d770:	2300      	movs	r3, #0
}
 800d772:	4618      	mov	r0, r3
 800d774:	3714      	adds	r7, #20
 800d776:	46bd      	mov	sp, r7
 800d778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d77c:	4770      	bx	lr

0800d77e <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800d77e:	b580      	push	{r7, lr}
 800d780:	b082      	sub	sp, #8
 800d782:	af00      	add	r7, sp, #0
 800d784:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800d786:	6878      	ldr	r0, [r7, #4]
 800d788:	f7f2 ff0a 	bl	80005a0 <HAL_Delay>
}
 800d78c:	bf00      	nop
 800d78e:	3708      	adds	r7, #8
 800d790:	46bd      	mov	sp, r7
 800d792:	bd80      	pop	{r7, pc}

0800d794 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d794:	b480      	push	{r7}
 800d796:	b085      	sub	sp, #20
 800d798:	af00      	add	r7, sp, #0
 800d79a:	4603      	mov	r3, r0
 800d79c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d79e:	2300      	movs	r3, #0
 800d7a0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d7a2:	79fb      	ldrb	r3, [r7, #7]
 800d7a4:	2b03      	cmp	r3, #3
 800d7a6:	d817      	bhi.n	800d7d8 <USBH_Get_USB_Status+0x44>
 800d7a8:	a201      	add	r2, pc, #4	@ (adr r2, 800d7b0 <USBH_Get_USB_Status+0x1c>)
 800d7aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7ae:	bf00      	nop
 800d7b0:	0800d7c1 	.word	0x0800d7c1
 800d7b4:	0800d7c7 	.word	0x0800d7c7
 800d7b8:	0800d7cd 	.word	0x0800d7cd
 800d7bc:	0800d7d3 	.word	0x0800d7d3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800d7c0:	2300      	movs	r3, #0
 800d7c2:	73fb      	strb	r3, [r7, #15]
    break;
 800d7c4:	e00b      	b.n	800d7de <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800d7c6:	2302      	movs	r3, #2
 800d7c8:	73fb      	strb	r3, [r7, #15]
    break;
 800d7ca:	e008      	b.n	800d7de <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800d7cc:	2301      	movs	r3, #1
 800d7ce:	73fb      	strb	r3, [r7, #15]
    break;
 800d7d0:	e005      	b.n	800d7de <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800d7d2:	2302      	movs	r3, #2
 800d7d4:	73fb      	strb	r3, [r7, #15]
    break;
 800d7d6:	e002      	b.n	800d7de <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800d7d8:	2302      	movs	r3, #2
 800d7da:	73fb      	strb	r3, [r7, #15]
    break;
 800d7dc:	bf00      	nop
  }
  return usb_status;
 800d7de:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7e0:	4618      	mov	r0, r3
 800d7e2:	3714      	adds	r7, #20
 800d7e4:	46bd      	mov	sp, r7
 800d7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ea:	4770      	bx	lr

0800d7ec <MX_DriverVbusHS>:
  *          This parameter can be one of the these values:
  *          - 1 : VBUS Active
  *          - 0 : VBUS Inactive
  */
void MX_DriverVbusHS(uint8_t state)
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b084      	sub	sp, #16
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	4603      	mov	r3, r0
 800d7f4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800d7f6:	79fb      	ldrb	r3, [r7, #7]
 800d7f8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_HS */
  if(state == 0)
 800d7fa:	79fb      	ldrb	r3, [r7, #7]
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d102      	bne.n	800d806 <MX_DriverVbusHS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800d800:	2301      	movs	r3, #1
 800d802:	73fb      	strb	r3, [r7, #15]
 800d804:	e001      	b.n	800d80a <MX_DriverVbusHS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800d806:	2300      	movs	r3, #0
 800d808:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_HS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4,(GPIO_PinState)data);
 800d80a:	7bfb      	ldrb	r3, [r7, #15]
 800d80c:	461a      	mov	r2, r3
 800d80e:	2110      	movs	r1, #16
 800d810:	4803      	ldr	r0, [pc, #12]	@ (800d820 <MX_DriverVbusHS+0x34>)
 800d812:	f7f3 fb7f 	bl	8000f14 <HAL_GPIO_WritePin>
}
 800d816:	bf00      	nop
 800d818:	3710      	adds	r7, #16
 800d81a:	46bd      	mov	sp, r7
 800d81c:	bd80      	pop	{r7, pc}
 800d81e:	bf00      	nop
 800d820:	40020800 	.word	0x40020800

0800d824 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800d824:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800d85c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800d828:	f7ff fc0e 	bl	800d048 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800d82c:	480c      	ldr	r0, [pc, #48]	@ (800d860 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800d82e:	490d      	ldr	r1, [pc, #52]	@ (800d864 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800d830:	4a0d      	ldr	r2, [pc, #52]	@ (800d868 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800d832:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800d834:	e002      	b.n	800d83c <LoopCopyDataInit>

0800d836 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800d836:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800d838:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800d83a:	3304      	adds	r3, #4

0800d83c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800d83c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800d83e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800d840:	d3f9      	bcc.n	800d836 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800d842:	4a0a      	ldr	r2, [pc, #40]	@ (800d86c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800d844:	4c0a      	ldr	r4, [pc, #40]	@ (800d870 <LoopFillZerobss+0x22>)
  movs r3, #0
 800d846:	2300      	movs	r3, #0
  b LoopFillZerobss
 800d848:	e001      	b.n	800d84e <LoopFillZerobss>

0800d84a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800d84a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800d84c:	3204      	adds	r2, #4

0800d84e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800d84e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800d850:	d3fb      	bcc.n	800d84a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800d852:	f000 f8ed 	bl	800da30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800d856:	f7ff f991 	bl	800cb7c <main>
  bx  lr    
 800d85a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800d85c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800d860:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800d864:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 800d868:	0800dbd8 	.word	0x0800dbd8
  ldr r2, =_sbss
 800d86c:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800d870:	20009010 	.word	0x20009010

0800d874 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800d874:	e7fe      	b.n	800d874 <ADC_IRQHandler>
	...

0800d878 <malloc>:
 800d878:	4b02      	ldr	r3, [pc, #8]	@ (800d884 <malloc+0xc>)
 800d87a:	4601      	mov	r1, r0
 800d87c:	6818      	ldr	r0, [r3, #0]
 800d87e:	f000 b82d 	b.w	800d8dc <_malloc_r>
 800d882:	bf00      	nop
 800d884:	20000030 	.word	0x20000030

0800d888 <free>:
 800d888:	4b02      	ldr	r3, [pc, #8]	@ (800d894 <free+0xc>)
 800d88a:	4601      	mov	r1, r0
 800d88c:	6818      	ldr	r0, [r3, #0]
 800d88e:	f000 b903 	b.w	800da98 <_free_r>
 800d892:	bf00      	nop
 800d894:	20000030 	.word	0x20000030

0800d898 <sbrk_aligned>:
 800d898:	b570      	push	{r4, r5, r6, lr}
 800d89a:	4e0f      	ldr	r6, [pc, #60]	@ (800d8d8 <sbrk_aligned+0x40>)
 800d89c:	460c      	mov	r4, r1
 800d89e:	6831      	ldr	r1, [r6, #0]
 800d8a0:	4605      	mov	r5, r0
 800d8a2:	b911      	cbnz	r1, 800d8aa <sbrk_aligned+0x12>
 800d8a4:	f000 f8ae 	bl	800da04 <_sbrk_r>
 800d8a8:	6030      	str	r0, [r6, #0]
 800d8aa:	4621      	mov	r1, r4
 800d8ac:	4628      	mov	r0, r5
 800d8ae:	f000 f8a9 	bl	800da04 <_sbrk_r>
 800d8b2:	1c43      	adds	r3, r0, #1
 800d8b4:	d103      	bne.n	800d8be <sbrk_aligned+0x26>
 800d8b6:	f04f 34ff 	mov.w	r4, #4294967295
 800d8ba:	4620      	mov	r0, r4
 800d8bc:	bd70      	pop	{r4, r5, r6, pc}
 800d8be:	1cc4      	adds	r4, r0, #3
 800d8c0:	f024 0403 	bic.w	r4, r4, #3
 800d8c4:	42a0      	cmp	r0, r4
 800d8c6:	d0f8      	beq.n	800d8ba <sbrk_aligned+0x22>
 800d8c8:	1a21      	subs	r1, r4, r0
 800d8ca:	4628      	mov	r0, r5
 800d8cc:	f000 f89a 	bl	800da04 <_sbrk_r>
 800d8d0:	3001      	adds	r0, #1
 800d8d2:	d1f2      	bne.n	800d8ba <sbrk_aligned+0x22>
 800d8d4:	e7ef      	b.n	800d8b6 <sbrk_aligned+0x1e>
 800d8d6:	bf00      	nop
 800d8d8:	20008ec8 	.word	0x20008ec8

0800d8dc <_malloc_r>:
 800d8dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8e0:	1ccd      	adds	r5, r1, #3
 800d8e2:	f025 0503 	bic.w	r5, r5, #3
 800d8e6:	3508      	adds	r5, #8
 800d8e8:	2d0c      	cmp	r5, #12
 800d8ea:	bf38      	it	cc
 800d8ec:	250c      	movcc	r5, #12
 800d8ee:	2d00      	cmp	r5, #0
 800d8f0:	4606      	mov	r6, r0
 800d8f2:	db01      	blt.n	800d8f8 <_malloc_r+0x1c>
 800d8f4:	42a9      	cmp	r1, r5
 800d8f6:	d904      	bls.n	800d902 <_malloc_r+0x26>
 800d8f8:	230c      	movs	r3, #12
 800d8fa:	6033      	str	r3, [r6, #0]
 800d8fc:	2000      	movs	r0, #0
 800d8fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d902:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d9d8 <_malloc_r+0xfc>
 800d906:	f000 f869 	bl	800d9dc <__malloc_lock>
 800d90a:	f8d8 3000 	ldr.w	r3, [r8]
 800d90e:	461c      	mov	r4, r3
 800d910:	bb44      	cbnz	r4, 800d964 <_malloc_r+0x88>
 800d912:	4629      	mov	r1, r5
 800d914:	4630      	mov	r0, r6
 800d916:	f7ff ffbf 	bl	800d898 <sbrk_aligned>
 800d91a:	1c43      	adds	r3, r0, #1
 800d91c:	4604      	mov	r4, r0
 800d91e:	d158      	bne.n	800d9d2 <_malloc_r+0xf6>
 800d920:	f8d8 4000 	ldr.w	r4, [r8]
 800d924:	4627      	mov	r7, r4
 800d926:	2f00      	cmp	r7, #0
 800d928:	d143      	bne.n	800d9b2 <_malloc_r+0xd6>
 800d92a:	2c00      	cmp	r4, #0
 800d92c:	d04b      	beq.n	800d9c6 <_malloc_r+0xea>
 800d92e:	6823      	ldr	r3, [r4, #0]
 800d930:	4639      	mov	r1, r7
 800d932:	4630      	mov	r0, r6
 800d934:	eb04 0903 	add.w	r9, r4, r3
 800d938:	f000 f864 	bl	800da04 <_sbrk_r>
 800d93c:	4581      	cmp	r9, r0
 800d93e:	d142      	bne.n	800d9c6 <_malloc_r+0xea>
 800d940:	6821      	ldr	r1, [r4, #0]
 800d942:	1a6d      	subs	r5, r5, r1
 800d944:	4629      	mov	r1, r5
 800d946:	4630      	mov	r0, r6
 800d948:	f7ff ffa6 	bl	800d898 <sbrk_aligned>
 800d94c:	3001      	adds	r0, #1
 800d94e:	d03a      	beq.n	800d9c6 <_malloc_r+0xea>
 800d950:	6823      	ldr	r3, [r4, #0]
 800d952:	442b      	add	r3, r5
 800d954:	6023      	str	r3, [r4, #0]
 800d956:	f8d8 3000 	ldr.w	r3, [r8]
 800d95a:	685a      	ldr	r2, [r3, #4]
 800d95c:	bb62      	cbnz	r2, 800d9b8 <_malloc_r+0xdc>
 800d95e:	f8c8 7000 	str.w	r7, [r8]
 800d962:	e00f      	b.n	800d984 <_malloc_r+0xa8>
 800d964:	6822      	ldr	r2, [r4, #0]
 800d966:	1b52      	subs	r2, r2, r5
 800d968:	d420      	bmi.n	800d9ac <_malloc_r+0xd0>
 800d96a:	2a0b      	cmp	r2, #11
 800d96c:	d917      	bls.n	800d99e <_malloc_r+0xc2>
 800d96e:	1961      	adds	r1, r4, r5
 800d970:	42a3      	cmp	r3, r4
 800d972:	6025      	str	r5, [r4, #0]
 800d974:	bf18      	it	ne
 800d976:	6059      	strne	r1, [r3, #4]
 800d978:	6863      	ldr	r3, [r4, #4]
 800d97a:	bf08      	it	eq
 800d97c:	f8c8 1000 	streq.w	r1, [r8]
 800d980:	5162      	str	r2, [r4, r5]
 800d982:	604b      	str	r3, [r1, #4]
 800d984:	4630      	mov	r0, r6
 800d986:	f000 f82f 	bl	800d9e8 <__malloc_unlock>
 800d98a:	f104 000b 	add.w	r0, r4, #11
 800d98e:	1d23      	adds	r3, r4, #4
 800d990:	f020 0007 	bic.w	r0, r0, #7
 800d994:	1ac2      	subs	r2, r0, r3
 800d996:	bf1c      	itt	ne
 800d998:	1a1b      	subne	r3, r3, r0
 800d99a:	50a3      	strne	r3, [r4, r2]
 800d99c:	e7af      	b.n	800d8fe <_malloc_r+0x22>
 800d99e:	6862      	ldr	r2, [r4, #4]
 800d9a0:	42a3      	cmp	r3, r4
 800d9a2:	bf0c      	ite	eq
 800d9a4:	f8c8 2000 	streq.w	r2, [r8]
 800d9a8:	605a      	strne	r2, [r3, #4]
 800d9aa:	e7eb      	b.n	800d984 <_malloc_r+0xa8>
 800d9ac:	4623      	mov	r3, r4
 800d9ae:	6864      	ldr	r4, [r4, #4]
 800d9b0:	e7ae      	b.n	800d910 <_malloc_r+0x34>
 800d9b2:	463c      	mov	r4, r7
 800d9b4:	687f      	ldr	r7, [r7, #4]
 800d9b6:	e7b6      	b.n	800d926 <_malloc_r+0x4a>
 800d9b8:	461a      	mov	r2, r3
 800d9ba:	685b      	ldr	r3, [r3, #4]
 800d9bc:	42a3      	cmp	r3, r4
 800d9be:	d1fb      	bne.n	800d9b8 <_malloc_r+0xdc>
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	6053      	str	r3, [r2, #4]
 800d9c4:	e7de      	b.n	800d984 <_malloc_r+0xa8>
 800d9c6:	230c      	movs	r3, #12
 800d9c8:	6033      	str	r3, [r6, #0]
 800d9ca:	4630      	mov	r0, r6
 800d9cc:	f000 f80c 	bl	800d9e8 <__malloc_unlock>
 800d9d0:	e794      	b.n	800d8fc <_malloc_r+0x20>
 800d9d2:	6005      	str	r5, [r0, #0]
 800d9d4:	e7d6      	b.n	800d984 <_malloc_r+0xa8>
 800d9d6:	bf00      	nop
 800d9d8:	20008ecc 	.word	0x20008ecc

0800d9dc <__malloc_lock>:
 800d9dc:	4801      	ldr	r0, [pc, #4]	@ (800d9e4 <__malloc_lock+0x8>)
 800d9de:	f000 b84b 	b.w	800da78 <__retarget_lock_acquire_recursive>
 800d9e2:	bf00      	nop
 800d9e4:	2000900c 	.word	0x2000900c

0800d9e8 <__malloc_unlock>:
 800d9e8:	4801      	ldr	r0, [pc, #4]	@ (800d9f0 <__malloc_unlock+0x8>)
 800d9ea:	f000 b846 	b.w	800da7a <__retarget_lock_release_recursive>
 800d9ee:	bf00      	nop
 800d9f0:	2000900c 	.word	0x2000900c

0800d9f4 <memset>:
 800d9f4:	4402      	add	r2, r0
 800d9f6:	4603      	mov	r3, r0
 800d9f8:	4293      	cmp	r3, r2
 800d9fa:	d100      	bne.n	800d9fe <memset+0xa>
 800d9fc:	4770      	bx	lr
 800d9fe:	f803 1b01 	strb.w	r1, [r3], #1
 800da02:	e7f9      	b.n	800d9f8 <memset+0x4>

0800da04 <_sbrk_r>:
 800da04:	b538      	push	{r3, r4, r5, lr}
 800da06:	4d06      	ldr	r5, [pc, #24]	@ (800da20 <_sbrk_r+0x1c>)
 800da08:	2300      	movs	r3, #0
 800da0a:	4604      	mov	r4, r0
 800da0c:	4608      	mov	r0, r1
 800da0e:	602b      	str	r3, [r5, #0]
 800da10:	f7ff fae4 	bl	800cfdc <_sbrk>
 800da14:	1c43      	adds	r3, r0, #1
 800da16:	d102      	bne.n	800da1e <_sbrk_r+0x1a>
 800da18:	682b      	ldr	r3, [r5, #0]
 800da1a:	b103      	cbz	r3, 800da1e <_sbrk_r+0x1a>
 800da1c:	6023      	str	r3, [r4, #0]
 800da1e:	bd38      	pop	{r3, r4, r5, pc}
 800da20:	20009008 	.word	0x20009008

0800da24 <__errno>:
 800da24:	4b01      	ldr	r3, [pc, #4]	@ (800da2c <__errno+0x8>)
 800da26:	6818      	ldr	r0, [r3, #0]
 800da28:	4770      	bx	lr
 800da2a:	bf00      	nop
 800da2c:	20000030 	.word	0x20000030

0800da30 <__libc_init_array>:
 800da30:	b570      	push	{r4, r5, r6, lr}
 800da32:	4d0d      	ldr	r5, [pc, #52]	@ (800da68 <__libc_init_array+0x38>)
 800da34:	4c0d      	ldr	r4, [pc, #52]	@ (800da6c <__libc_init_array+0x3c>)
 800da36:	1b64      	subs	r4, r4, r5
 800da38:	10a4      	asrs	r4, r4, #2
 800da3a:	2600      	movs	r6, #0
 800da3c:	42a6      	cmp	r6, r4
 800da3e:	d109      	bne.n	800da54 <__libc_init_array+0x24>
 800da40:	4d0b      	ldr	r5, [pc, #44]	@ (800da70 <__libc_init_array+0x40>)
 800da42:	4c0c      	ldr	r4, [pc, #48]	@ (800da74 <__libc_init_array+0x44>)
 800da44:	f000 f872 	bl	800db2c <_init>
 800da48:	1b64      	subs	r4, r4, r5
 800da4a:	10a4      	asrs	r4, r4, #2
 800da4c:	2600      	movs	r6, #0
 800da4e:	42a6      	cmp	r6, r4
 800da50:	d105      	bne.n	800da5e <__libc_init_array+0x2e>
 800da52:	bd70      	pop	{r4, r5, r6, pc}
 800da54:	f855 3b04 	ldr.w	r3, [r5], #4
 800da58:	4798      	blx	r3
 800da5a:	3601      	adds	r6, #1
 800da5c:	e7ee      	b.n	800da3c <__libc_init_array+0xc>
 800da5e:	f855 3b04 	ldr.w	r3, [r5], #4
 800da62:	4798      	blx	r3
 800da64:	3601      	adds	r6, #1
 800da66:	e7f2      	b.n	800da4e <__libc_init_array+0x1e>
 800da68:	0800dbd0 	.word	0x0800dbd0
 800da6c:	0800dbd0 	.word	0x0800dbd0
 800da70:	0800dbd0 	.word	0x0800dbd0
 800da74:	0800dbd4 	.word	0x0800dbd4

0800da78 <__retarget_lock_acquire_recursive>:
 800da78:	4770      	bx	lr

0800da7a <__retarget_lock_release_recursive>:
 800da7a:	4770      	bx	lr

0800da7c <memcpy>:
 800da7c:	440a      	add	r2, r1
 800da7e:	4291      	cmp	r1, r2
 800da80:	f100 33ff 	add.w	r3, r0, #4294967295
 800da84:	d100      	bne.n	800da88 <memcpy+0xc>
 800da86:	4770      	bx	lr
 800da88:	b510      	push	{r4, lr}
 800da8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800da8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800da92:	4291      	cmp	r1, r2
 800da94:	d1f9      	bne.n	800da8a <memcpy+0xe>
 800da96:	bd10      	pop	{r4, pc}

0800da98 <_free_r>:
 800da98:	b538      	push	{r3, r4, r5, lr}
 800da9a:	4605      	mov	r5, r0
 800da9c:	2900      	cmp	r1, #0
 800da9e:	d041      	beq.n	800db24 <_free_r+0x8c>
 800daa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800daa4:	1f0c      	subs	r4, r1, #4
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	bfb8      	it	lt
 800daaa:	18e4      	addlt	r4, r4, r3
 800daac:	f7ff ff96 	bl	800d9dc <__malloc_lock>
 800dab0:	4a1d      	ldr	r2, [pc, #116]	@ (800db28 <_free_r+0x90>)
 800dab2:	6813      	ldr	r3, [r2, #0]
 800dab4:	b933      	cbnz	r3, 800dac4 <_free_r+0x2c>
 800dab6:	6063      	str	r3, [r4, #4]
 800dab8:	6014      	str	r4, [r2, #0]
 800daba:	4628      	mov	r0, r5
 800dabc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dac0:	f7ff bf92 	b.w	800d9e8 <__malloc_unlock>
 800dac4:	42a3      	cmp	r3, r4
 800dac6:	d908      	bls.n	800dada <_free_r+0x42>
 800dac8:	6820      	ldr	r0, [r4, #0]
 800daca:	1821      	adds	r1, r4, r0
 800dacc:	428b      	cmp	r3, r1
 800dace:	bf01      	itttt	eq
 800dad0:	6819      	ldreq	r1, [r3, #0]
 800dad2:	685b      	ldreq	r3, [r3, #4]
 800dad4:	1809      	addeq	r1, r1, r0
 800dad6:	6021      	streq	r1, [r4, #0]
 800dad8:	e7ed      	b.n	800dab6 <_free_r+0x1e>
 800dada:	461a      	mov	r2, r3
 800dadc:	685b      	ldr	r3, [r3, #4]
 800dade:	b10b      	cbz	r3, 800dae4 <_free_r+0x4c>
 800dae0:	42a3      	cmp	r3, r4
 800dae2:	d9fa      	bls.n	800dada <_free_r+0x42>
 800dae4:	6811      	ldr	r1, [r2, #0]
 800dae6:	1850      	adds	r0, r2, r1
 800dae8:	42a0      	cmp	r0, r4
 800daea:	d10b      	bne.n	800db04 <_free_r+0x6c>
 800daec:	6820      	ldr	r0, [r4, #0]
 800daee:	4401      	add	r1, r0
 800daf0:	1850      	adds	r0, r2, r1
 800daf2:	4283      	cmp	r3, r0
 800daf4:	6011      	str	r1, [r2, #0]
 800daf6:	d1e0      	bne.n	800daba <_free_r+0x22>
 800daf8:	6818      	ldr	r0, [r3, #0]
 800dafa:	685b      	ldr	r3, [r3, #4]
 800dafc:	6053      	str	r3, [r2, #4]
 800dafe:	4408      	add	r0, r1
 800db00:	6010      	str	r0, [r2, #0]
 800db02:	e7da      	b.n	800daba <_free_r+0x22>
 800db04:	d902      	bls.n	800db0c <_free_r+0x74>
 800db06:	230c      	movs	r3, #12
 800db08:	602b      	str	r3, [r5, #0]
 800db0a:	e7d6      	b.n	800daba <_free_r+0x22>
 800db0c:	6820      	ldr	r0, [r4, #0]
 800db0e:	1821      	adds	r1, r4, r0
 800db10:	428b      	cmp	r3, r1
 800db12:	bf04      	itt	eq
 800db14:	6819      	ldreq	r1, [r3, #0]
 800db16:	685b      	ldreq	r3, [r3, #4]
 800db18:	6063      	str	r3, [r4, #4]
 800db1a:	bf04      	itt	eq
 800db1c:	1809      	addeq	r1, r1, r0
 800db1e:	6021      	streq	r1, [r4, #0]
 800db20:	6054      	str	r4, [r2, #4]
 800db22:	e7ca      	b.n	800daba <_free_r+0x22>
 800db24:	bd38      	pop	{r3, r4, r5, pc}
 800db26:	bf00      	nop
 800db28:	20008ecc 	.word	0x20008ecc

0800db2c <_init>:
 800db2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db2e:	bf00      	nop
 800db30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db32:	bc08      	pop	{r3}
 800db34:	469e      	mov	lr, r3
 800db36:	4770      	bx	lr

0800db38 <_fini>:
 800db38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db3a:	bf00      	nop
 800db3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db3e:	bc08      	pop	{r3}
 800db40:	469e      	mov	lr, r3
 800db42:	4770      	bx	lr
