// Seed: 4024445522
module module_0 ();
  assign id_1[1][1][(1)] = 1'h0;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    output tri id_2,
    input supply0 id_3,
    input wand id_4
    , id_6
);
  wire id_7;
  module_0();
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  xnor (
      id_1,
      id_11,
      id_14,
      id_15,
      id_16,
      id_17,
      id_19,
      id_20,
      id_21,
      id_23,
      id_3,
      id_4,
      id_5,
      id_7,
      id_9);
  module_0();
endmodule
