<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv</a>
defines: 
time_elapsed: 0.512s
ram usage: 32888 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpyg6ody9o/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:1</a>: No timescale set for &#34;shift&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:9</a>: No timescale set for &#34;ashift&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:9</a>: Compile module &#34;work@ashift&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:1</a>: Compile module &#34;work@shift&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:1</a>: Top level module &#34;work@shift&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:9</a>: Top level module &#34;work@ashift&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7
+ cat /tmpfs/tmp/tmpyg6ody9o/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_shift
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpyg6ody9o/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpyg6ody9o/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@shift)
 |vpiName:work@shift
 |uhdmallPackages:
 \_package: builtin, parent:work@shift
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@ashift, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv</a>, line:9, parent:work@shift
   |vpiDefName:work@ashift
   |vpiFullName:work@ashift
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:11
       |vpiFullName:work@ashift
       |vpiStmt:
       \_assignment: , line:12
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (start), line:12
           |vpiName:start
           |vpiFullName:work@ashift.start
         |vpiRhs:
         \_constant: , line:12
           |vpiConstType:3
           |vpiDecompile:4&#39;b1000
           |vpiSize:4
           |BIN:4&#39;b1000
       |vpiStmt:
       \_assignment: , line:13
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (result), line:13
           |vpiName:result
           |vpiFullName:work@ashift.result
         |vpiRhs:
         \_operation: , line:13
           |vpiOpType:42
           |vpiOperand:
           \_ref_obj: (start), line:13
             |vpiName:start
             |vpiFullName:work@ashift.start
           |vpiOperand:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
   |vpiNet:
   \_logic_net: (start), line:10
     |vpiName:start
     |vpiFullName:work@ashift.start
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (result), line:10
     |vpiName:result
     |vpiFullName:work@ashift.result
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@shift, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv</a>, line:1, parent:work@shift
   |vpiDefName:work@shift
   |vpiFullName:work@shift
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:3
       |vpiFullName:work@shift
       |vpiStmt:
       \_assignment: , line:4
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (start), line:4
           |vpiName:start
           |vpiFullName:work@shift.start
         |vpiRhs:
         \_constant: , line:4
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_assignment: , line:5
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (result), line:5
           |vpiName:result
           |vpiFullName:work@shift.result
         |vpiRhs:
         \_operation: , line:5
           |vpiOpType:22
           |vpiOperand:
           \_ref_obj: (start), line:5
             |vpiName:start
             |vpiFullName:work@shift.start
           |vpiOperand:
           \_constant: , line:5
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
   |vpiNet:
   \_logic_net: (start), line:2
     |vpiName:start
     |vpiFullName:work@shift.start
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (result), line:2
     |vpiName:result
     |vpiFullName:work@shift.result
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@shift (work@shift), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv</a>, line:1
   |vpiDefName:work@shift
   |vpiName:work@shift
   |vpiNet:
   \_logic_net: (start), line:2, parent:work@shift
     |vpiName:start
     |vpiFullName:work@shift.start
     |vpiNetType:36
     |vpiRange:
     \_range: , line:2
       |vpiLeftRange:
       \_constant: , line:2
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:2
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (result), line:2, parent:work@shift
     |vpiName:result
     |vpiFullName:work@shift.result
     |vpiNetType:36
     |vpiRange:
     \_range: , line:2
       |vpiLeftRange:
       \_constant: , line:2
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:2
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
 |uhdmtopModules:
 \_module: work@ashift (work@ashift), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv</a>, line:9
   |vpiDefName:work@ashift
   |vpiName:work@ashift
   |vpiNet:
   \_logic_net: (start), line:10, parent:work@ashift
     |vpiName:start
     |vpiFullName:work@ashift.start
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (result), line:10, parent:work@ashift
     |vpiName:result
     |vpiFullName:work@ashift.result
     |vpiNetType:36
Object: \work_shift of type 3000
Object: \work_shift of type 32
Object: \start of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \result of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_ashift of type 32
Object: \start of type 36
Object: \result of type 36
Object: \work_ashift of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \start of type 608
Object:  of type 7
Object:  of type 3
Object: \result of type 608
Object:  of type 39
Object: \start of type 608
Object:  of type 7
Object: \start of type 36
Object: \result of type 36
Object: \work_shift of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \start of type 608
Object:  of type 7
Object:  of type 3
Object: \result of type 608
Object:  of type 39
Object: \start of type 608
Object:  of type 7
Object: \start of type 36
Object: \result of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_shift&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3568cb0] str=&#39;\work_shift&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&gt; [0x3568f30] str=&#39;\start&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&gt; [0x3569260]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&gt; [0x35697a0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&gt; [0x3569ab0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&gt; [0x3569990] str=&#39;\result&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&gt; [0x3569c70]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&gt; [0x3569f90] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&gt; [0x356a150] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x356bfc0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:3</a>.0-3.0&gt; [0x356c0e0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:4</a>.0-4.0&gt; [0x356c200]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:4</a>.0-4.0&gt; [0x356c380] str=&#39;\start&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:4</a>.0-4.0&gt; [0x356c6c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:5</a>.0-5.0&gt; [0x356c5a0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:5</a>.0-5.0&gt; [0x356c840] str=&#39;\result&#39;
            AST_SHIFT_LEFT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:5</a>.0-5.0&gt; [0x356ca20]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:5</a>.0-5.0&gt; [0x356cb80] str=&#39;\start&#39;
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:5</a>.0-5.0&gt; [0x357e480] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
--- END OF AST DUMP ---
Warning: wire &#39;\start&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:4</a>.0-4.0.
Warning: wire &#39;\result&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:5</a>.0-5.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3568cb0] str=&#39;\work_shift&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&gt; [0x3568f30] str=&#39;\start&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&gt; [0x3569260] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&gt; [0x35697a0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&gt; [0x3569ab0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&gt; [0x3569990] str=&#39;\result&#39; basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&gt; [0x3569c70] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&gt; [0x3569f90] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&gt; [0x356a150] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x356bfc0] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:3</a>.0-3.0&gt; [0x356c0e0] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:4</a>.0-4.0&gt; [0x356c200] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:4</a>.0-4.0&gt; [0x356c380 -&gt; 0x3568f30] str=&#39;\start&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:4</a>.0-4.0&gt; [0x356c6c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:5</a>.0-5.0&gt; [0x356c5a0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:5</a>.0-5.0&gt; [0x356c840 -&gt; 0x3569990] str=&#39;\result&#39; basic_prep
            AST_SHIFT_LEFT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:5</a>.0-5.0&gt; [0x356ca20] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:5</a>.0-5.0&gt; [0x356cb80 -&gt; 0x3568f30] str=&#39;\start&#39; basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:5</a>.0-5.0&gt; [0x357e480] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ashift&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x356a310] str=&#39;\work_ashift&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:10</a>.0-10.0&gt; [0x356a4d0] str=&#39;\start&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:10</a>.0-10.0&gt; [0x356a650] str=&#39;\result&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x356a8f0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:11</a>.0-11.0&gt; [0x356aa10]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:12</a>.0-12.0&gt; [0x356ab90]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:12</a>.0-12.0&gt; [0x356aed0] str=&#39;\start&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:12</a>.0-12.0&gt; [0x356b390] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:13</a>.0-13.0&gt; [0x356b230]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:13</a>.0-13.0&gt; [0x356b550] str=&#39;\result&#39;
            AST_SHIFT_SRIGHT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:13</a>.0-13.0&gt; [0x356b730]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:13</a>.0-13.0&gt; [0x356b970] str=&#39;\start&#39;
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:13</a>.0-13.0&gt; [0x356be00] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
--- END OF AST DUMP ---
Warning: wire &#39;\start&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:12</a>.0-12.0.
Warning: wire &#39;\result&#39; is assigned in a block at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:13</a>.0-13.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x356a310] str=&#39;\work_ashift&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:10</a>.0-10.0&gt; [0x356a4d0] str=&#39;\start&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:10</a>.0-10.0&gt; [0x356a650] str=&#39;\result&#39; basic_prep range=[0:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x356a8f0] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:11</a>.0-11.0&gt; [0x356aa10] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:12</a>.0-12.0&gt; [0x356ab90] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:12</a>.0-12.0&gt; [0x356aed0 -&gt; 0x356a4d0] str=&#39;\start&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:12</a>.0-12.0&gt; [0x356b390] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:13</a>.0-13.0&gt; [0x356b230] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:13</a>.0-13.0&gt; [0x356b550 -&gt; 0x356a650] str=&#39;\result&#39; basic_prep
            AST_SHIFT_SRIGHT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:13</a>.0-13.0&gt; [0x356b730] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:13</a>.0-13.0&gt; [0x356b970 -&gt; 0x356a4d0] str=&#39;\start&#39; basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:13</a>.0-13.0&gt; [0x356be00] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_shift

2.2. Analyzing design hierarchy..
Top module:  \work_shift
Removing unused module `\work_ashift&#39;.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 2 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_shift.$proc$slpp_all/surelog.uhdm:0$1&#39;.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_shift.\start&#39; from process `\work_shift.$proc$slpp_all/surelog.uhdm:0$1&#39;.
No latch inferred for signal `\work_shift.\result&#39; from process `\work_shift.$proc$slpp_all/surelog.uhdm:0$1&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_shift.$proc$slpp_all/surelog.uhdm:0$1&#39;.
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_shift..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_shift ===

   Number of wires:                  5
   Number of wire bits:             20
   Number of public wires:           2
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $shl                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_shift..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_shift&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
        &#34;$shl$<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:5</a>$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$shl&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:5</a>.0-5.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 2, 3, 4, 5 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\result[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$0\\start[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$shl$<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:5</a>$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:5</a>.0-5.0&#34;
          }
        },
        &#34;result&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&#34;
          }
        },
        &#34;start&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_shift&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_shift();
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire [3:0] _0_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire [3:0] _1_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:5</a>.0-5.0&#34; *)
  wire [3:0] _2_;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&#34; *)
  wire [3:0] result;
  (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:2</a>.0-2.0&#34; *)
  wire [3:0] start;
  assign _2_ = 32&#39;h1 &lt;&lt; (* src = &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p269.sv:5</a>.0-5.0&#34; *) 32&#39;d2;
  assign _0_ = _2_;
  assign _1_ = 4&#39;h1;
  assign start = 4&#39;h1;
  assign result = _2_;
endmodule

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: 4f6b15b6c4, CPU: user 0.00s system 0.00s, MEM: 14.70 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 2x read_uhdm (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>