	component s10_temperature is
		port (
			clk               : in  std_logic                     := 'X';             -- clk
			reset             : in  std_logic                     := 'X';             -- reset
			rsp_valid         : out std_logic;                                        -- valid
			rsp_data          : out std_logic_vector(31 downto 0);                    -- data
			rsp_channel       : out std_logic_vector(3 downto 0);                     -- channel
			rsp_startofpacket : out std_logic;                                        -- startofpacket
			rsp_endofpacket   : out std_logic;                                        -- endofpacket
			cmd_valid         : in  std_logic                     := 'X';             -- valid
			cmd_ready         : out std_logic;                                        -- ready
			cmd_data          : in  std_logic_vector(8 downto 0)  := (others => 'X')  -- data
		);
	end component s10_temperature;

