srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/std_2008" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/synopsys_2008" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/ieee_2008" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/unimacro_2008" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/unisim_2008" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/vl_2008" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/xpm_2008" (VHDL-1505)
=============== Using precompiled files for SV std libs ===========
INFO: The Verilog library search path for library "std" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/sv/std" (VERI-1509)
INFO: The Verilog library search path for library "uvm" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/sv/uvm" (VERI-1509)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv(18): ERROR: cannot open include file 'uvm_macros.svh' (SORT-1015)
INFO: analyzing module BitSlipInLogic (VERI-9002)
INFO: analyzing module BitSlipInLogic_4b (VERI-9002)
INFO: analyzing module BitSlipInLogic_8b (VERI-9002)
INFO: analyzing module gray2binary (VERI-9002)
INFO: analyzing module synchronizer (VERI-9002)
INFO: analyzing module rd_ptr_empty (VERI-9002)
INFO: analyzing module wr_ptr_full (VERI-9002)
INFO: analyzing module afifo_core (VERI-9002)
INFO: analyzing module axi_ram_slave (VERI-9002)
INFO: analyzing module ethernet_crc (VERI-9002)
INFO: analyzing module generic_dpram (VERI-9002)
INFO: analyzing module generic_dpram_separated_ports (VERI-9002)
INFO: analyzing module generic_spram (VERI-9002)
INFO: analyzing module generic_spram_bwe (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_async_buffer.v(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_async_buffer.v(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_async_buffer.v' (VERI-2320)
INFO: analyzing module mmi64_async_buffer (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_axi_master.v(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_axi_master.v(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_axi_master.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_axi_master.v(22): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/axi_defines.vh" included at line 22. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_axi_master.v(22): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_axi_master.v' (VERI-2320)
INFO: analyzing module mmi64_axi_master (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_axi_master.v(105): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh" included at line 105. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_axi_master.v(105): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_axi_master.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_buffer.v(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_buffer.v(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_buffer.v' (VERI-2320)
INFO: analyzing module mmi64_buffer (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_buffer.v(35): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/generic_hdl/common_functions.vh" included at line 35. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_buffer.v(35): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_buffer.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_buffer_uni.v(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_buffer_uni.v(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_buffer_uni.v' (VERI-2320)
INFO: analyzing module mmi64_buffer_uni (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_deserializer.v(22): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 22. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_deserializer.v(22): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_deserializer.v' (VERI-2320)
INFO: analyzing module mmi64_deserializer (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_deserializer.v(44): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/generic_hdl/common_functions.vh" included at line 44. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_deserializer.v(44): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_deserializer.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_deserializer.v(45): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh" included at line 45. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_deserializer.v(45): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_deserializer.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_disco.v(22): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 22. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_disco.v(22): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_disco.v' (VERI-2320)
INFO: analyzing module disco_timer (VERI-9002)
INFO: analyzing module rd_ptr_empty_disco_fifo (VERI-9002)
INFO: analyzing module wr_ptr_full_disco_fifo (VERI-9002)
INFO: analyzing module disco_fifo (VERI-9002)
INFO: analyzing module mmi64_completer (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_disco.v(469): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/generic_hdl/common_functions.vh" included at line 469. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_disco.v(469): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_disco.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_disco.v(470): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh" included at line 470. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_disco.v(470): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_disco.v' (VERI-2320)
INFO: analyzing module mmi64_disco (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_disco.v(815): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh" included at line 815. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_disco.v(815): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_disco.v' (VERI-2320)
INFO: analyzing module mmi64_identify (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_identify.v(36): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 36. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_identify.v(36): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_identify.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_identify.v(37): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh" included at line 37. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_identify.v(37): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_identify.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_m_devzero.v(22): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 22. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_m_devzero.v(22): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_m_devzero.v' (VERI-2320)
INFO: analyzing module mmi64_m_devzero (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_m_devzero.v(42): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh" included at line 42. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_m_devzero.v(42): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_m_devzero.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_m_regif.v(24): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 24. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_m_regif.v(24): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_m_regif.v' (VERI-2320)
INFO: analyzing module mmi64_m_regif (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_m_regif.v(40): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/generic_hdl/common_functions.vh" included at line 40. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_m_regif.v(40): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_m_regif.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_m_regif.v(41): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh" included at line 41. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_m_regif.v(41): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_m_regif.v' (VERI-2320)
INFO: analyzing module mmi64_p_muxdemux_sync (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v(88): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 88. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v(88): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v' (VERI-2320)
INFO: analyzing module mmi64_p_muxdemux (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v(137): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_functions.vh" included at line 137. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_functions.vh(277): ERROR: cannot set both range and type on function declaration (VERI-1015)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v(137): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v(291): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 291. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v(291): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v' (VERI-2320)
INFO: analyzing module mmi64_p_muxdemux64 (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v(334): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_functions.vh" included at line 334. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v(334): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v' (VERI-2320)
INFO: analyzing module mmi64_p_muxdemux_ctrl_fsm (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_ctrl_fsm.v(35): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_functions.vh" included at line 35. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_functions.vh(277): ERROR: cannot set both range and type on function declaration (VERI-1015)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_ctrl_fsm.v(35): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_ctrl_fsm.v' (VERI-2320)
INFO: analyzing module mmi64_p_muxdemux_demux (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_demux.v(55): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_functions.vh" included at line 55. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_functions.vh(277): ERROR: cannot set both range and type on function declaration (VERI-1015)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_demux.v(55): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_demux.v' (VERI-2320)
INFO: analyzing module mmi64_p_muxdemux_mux (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_mux.v(45): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_functions.vh" included at line 45. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_functions.vh(277): ERROR: cannot set both range and type on function declaration (VERI-1015)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_mux.v(45): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_mux.v' (VERI-2320)
INFO: analyzing module mmi64_regfifo (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router.v(22): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 22. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router.v(22): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router.v' (VERI-2320)
INFO: analyzing module mmi64_router (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router_core.v(22): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 22. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router_core.v(22): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router_core.v' (VERI-2320)
INFO: analyzing module mmi64_router_core (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router_core.v(60): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/generic_hdl/common_functions.vh" included at line 60. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router_core.v(60): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router_core.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router_core.v(61): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh" included at line 61. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router_core.v(61): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router_core.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router_upstream.v(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router_upstream.v(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router_upstream.v' (VERI-2320)
INFO: analyzing module mmi64_router_upstream (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router_upstream.v(44): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh" included at line 44. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router_upstream.v(44): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_router_upstream.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt.v(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt.v(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt.v(22): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt_pkg.vh" included at line 22. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt_pkg.vh(20): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 20. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt_pkg.vh(20): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt_pkg.vh' (VERI-2320)
INFO: analyzing module rt_gray2binary (VERI-9002)
INFO: analyzing module rt_synchronizer (VERI-9002)
INFO: analyzing module rt_wr_ptr_full (VERI-9002)
INFO: analyzing module rt_rd_ptr_empty (VERI-9002)
INFO: analyzing module rt_word_extender (VERI-9002)
INFO: analyzing module rt_tx_buffer (VERI-9002)
INFO: analyzing module rt_tx_ctrl (VERI-9002)
INFO: analyzing module rt_tx (VERI-9002)
INFO: analyzing module rt_rx_ctrl (VERI-9002)
INFO: analyzing module rt_rx_buffer (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt.v(22): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt.v' (VERI-2320)
INFO: analyzing module mmi64_rt (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64.v(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64.v(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64.v(22): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64_pkg.vh" included at line 22. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64_pkg.vh(20): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 20. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64_pkg.vh(20): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64_pkg.vh' (VERI-2320)
INFO: analyzing module rt64_gray2binary (VERI-9002)
INFO: analyzing module rt64_synchronizer (VERI-9002)
INFO: analyzing module rt64_wr_ptr_full (VERI-9002)
INFO: analyzing module rt64_rd_ptr_empty (VERI-9002)
INFO: analyzing module rt64_tx_buffer (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64_pkg.vh(369): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/generic_hdl/common_functions.vh" included at line 369. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64_pkg.vh(369): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64_pkg.vh' (VERI-2320)
INFO: analyzing module rt64_tx_ctrl (VERI-9002)
INFO: analyzing module rt64_tx (VERI-9002)
INFO: analyzing module rt64_rx_ctrl (VERI-9002)
INFO: analyzing module rt64_rx_buffer (VERI-9002)
INFO: analyzing module rt64_completer (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64_pkg.vh(1627): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/generic_hdl/common_functions.vh" included at line 1627. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64_pkg.vh(1627): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64_pkg.vh' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64_pkg.vh(1628): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh" included at line 1628. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64_pkg.vh(1628): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64_pkg.vh' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64.v(22): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64.v' (VERI-2320)
INFO: analyzing module mmi64_rt64 (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_serializer.v(22): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 22. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_serializer.v(22): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_serializer.v' (VERI-2320)
INFO: analyzing module mmi64_serializer (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_serializer.v(44): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/generic_hdl/common_functions.vh" included at line 44. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_serializer.v(44): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_serializer.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_serializer.v(45): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh" included at line 45. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_functions.vh' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_serializer.v(45): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_serializer.v' (VERI-2320)
INFO: analyzing module profpga_clocksync (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_clocksync.v(93): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_clocksync.vh" included at line 93. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_clocksync.vh(25): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/xilinx/profpga_clocksync.vh" included at line 25. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_clocksync.vh(25): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_clocksync.vh' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_clocksync.v(93): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_clocksync.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_ctrl.v(21): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_defines.vh" included at line 21. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_ctrl.v(21): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_ctrl.v' (VERI-2320)
INFO: analyzing module profpga_ctrl (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_ctrl.v(96): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/generic_hdl/common_functions.vh" included at line 96. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_ctrl.v(96): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_ctrl.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_ctrl.v(371): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_ctrl.vh" included at line 371. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_ctrl.vh(24): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/xilinx/profpga_ctrl.vh" included at line 24. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_ctrl.vh(24): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_ctrl.vh' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_ctrl.v(371): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_ctrl.v' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_ctrl.v(416): INFO: undeclared symbol 'muxdemux_async_rst', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module profpga_sync_ipad (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_sync_ipad.v(50): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_sync_ipad.vh" included at line 50. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_sync_ipad.vh(25): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/xilinx/profpga_sync_ipad.vh" included at line 25. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_sync_ipad.vh(25): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_sync_ipad.vh' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_sync_ipad.v(50): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_sync_ipad.v' (VERI-2320)
INFO: analyzing module profpga_sync_opad (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_sync_opad.v(42): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_sync_opad.vh" included at line 42. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_sync_opad.vh(25): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/xilinx/profpga_sync_opad.vh" included at line 25. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_sync_opad.vh(25): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_sync_opad.vh' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_sync_opad.v(42): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_sync_opad.v' (VERI-2320)
INFO: analyzing module profpga_sync_rx (VERI-9002)
INFO: analyzing module profpga_sync_rx2 (VERI-9002)
INFO: analyzing module profpga_sync_tx (VERI-9002)
INFO: analyzing module profpga_masked_sync_tx (VERI-9002)
INFO: analyzing module timer (VERI-9002)
INFO: analyzing module Asynchronous_FIFO (VERI-9002)
INFO: analyzing module BRAM_1024x16 (VERI-9002)
INFO: analyzing module BRAM_16384x1 (VERI-9002)
INFO: analyzing module BRAM_2048x8 (VERI-9002)
INFO: analyzing module BRAM_4096x4 (VERI-9002)
INFO: analyzing module BRAM_512x32 (VERI-9002)
INFO: analyzing module BRAM_8192x2 (VERI-9002)
INFO: analyzing module Parallel_BRAM_wrapper (VERI-9002)
INFO: analyzing module dual_port_dual_clk_BRAM (VERI-9002)
INFO: analyzing module FlipFlop_Synchronizer (VERI-9002)
INFO: analyzing module Read_Logic (VERI-9002)
INFO: analyzing module SyncSpRamBeNx64 (VERI-9002)
INFO: analyzing module Synchronous_FIFO (VERI-9002)
/home/montanaro/esp_experimental/rtl/noc/gm_dual_clock_fifo/Synchronous_FIFO.sv(22): WARNING: empty port in module declaration (VERI-1294)
INFO: analyzing module adpcm_vivado_dma32_w32_compute (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_compute_accumc_ram (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_compute_accumc (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_compute_compressed_ram (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_compute_compressed (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_compute_delay_bpl_ram (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_compute_delay_bpl (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_compute_delay_dltx_ram (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_compute_delay_dltx (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_compute_tqmf_ram (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_compute_tqmf (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_dataflow_in_loop_udo (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_dataflow_in_loop_udo_memcore_ram (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_dataflow_in_loop_udo_memcore (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_dataflow_in_loop_vdy (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_dataflow_in_loop_vdy_memcore_ram (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_dataflow_in_loop_vdy_memcore (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_decode_hw (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_decode_hw_qq6_codocq_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_decode_hw_qq6_codocq (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_decis_lcud_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_decis_lcud (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_h_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_h (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_ilb_table_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_ilb_table (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_qq2_codhbi_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_qq2_codhbi (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_qq4_codfYi_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_qq4_codfYi (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_quant26dEe_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_quant26dEe (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_quant26eOg_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_quant26eOg (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_wh_codeibs_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_wh_codeibs (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_wl_codeg8j_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_encode_hw_wl_codeg8j (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_load53 (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_reset_hw (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_store (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_top (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_top_mul_mul_11ns_lbW_DSP48_3 (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_top_mul_mul_11ns_lbW (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_top_mul_mul_15ns_jbC_DSP48_1 (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_top_mul_mul_15ns_jbC (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_top_mul_mul_15ns_mb6_DSP48_4 (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_top_mul_mul_15ns_mb6 (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_top_mul_mul_16s_1bkb_DSP48_0 (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_top_mul_mul_16s_1bkb (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_top_mul_mul_16s_1kbM_DSP48_2 (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_top_mul_mul_16s_1kbM (VERI-9002)
INFO: analyzing module adpcm_vivado_dma32_w32_upzero_hw (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_compute (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_compute_accumc_ram (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_compute_accumc (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_compute_compressed_ram (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_compute_compressed (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_compute_delay_bpl_ram (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_compute_delay_bpl (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_compute_delay_dltx_ram (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_compute_delay_dltx (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_compute_tqmf_ram (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_compute_tqmf (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_dataflow_in_loop_udo (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_dataflow_in_loop_udo_memcore_ram (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_dataflow_in_loop_udo_memcore (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_decode_hw (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_decode_hw_qq6_codocq_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_decode_hw_qq6_codocq (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_decis_lcud_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_decis_lcud (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_h_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_h (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_ilb_table_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_ilb_table (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_qq2_codhbi_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_qq2_codhbi (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_qq4_codfYi_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_qq4_codfYi (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_quant26dEe_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_quant26dEe (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_quant26eOg_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_quant26eOg (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_wh_codeibs_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_wh_codeibs (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_wl_codeg8j_rom (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_encode_hw_wl_codeg8j (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_load58 (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_reset_hw (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_store (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_top (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_top_mul_mul_11ns_lbW_DSP48_3 (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_top_mul_mul_11ns_lbW (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_top_mul_mul_15ns_jbC_DSP48_1 (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_top_mul_mul_15ns_jbC (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_top_mul_mul_15ns_mb6_DSP48_4 (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_top_mul_mul_15ns_mb6 (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_top_mul_mul_16s_1bkb_DSP48_0 (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_top_mul_mul_16s_1bkb (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_top_mul_mul_16s_1kbM_DSP48_2 (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_top_mul_mul_16s_1kbM (VERI-9002)
INFO: analyzing module adpcm_vivado_dma64_w32_upzero_hw (VERI-9002)
INFO: analyzing module aes256_rtl_basic_dma64 (VERI-9002)
INFO: analyzing module aes_axis_wrapper (VERI-9002)
INFO: analyzing module aes_core (VERI-9002)
INFO: analyzing module aes_encipher_block (VERI-9002)
INFO: analyzing module aes_key_mem (VERI-9002)
INFO: analyzing module aes_sbox (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_AddRoundKey_InverfYi_ram (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_AddRoundKey_InverfYi (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_AddRoundKey_InversMi (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_AddRoundKey_hw (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_ByteSub_ShiftRow_hw (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_InversShiftRow_ByeOg_rom (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_InversShiftRow_ByeOg (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_InversShiftRow_ByteS (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_KeySchedule_hw (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_KeySchedule_hw_Rcbkb_rom (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_KeySchedule_hw_Rcbkb (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_KeySchedule_hw_Sbox_rom (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_KeySchedule_hw_Sbox (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_KeySchedule_hw_temp_ram (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_KeySchedule_hw_temp (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_MixColumn_AddRoundEe_ram (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_MixColumn_AddRoundEe (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_MixColumn_AddRoundKe (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_aes_main_hw (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_aes_main_hw_key_ram (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_aes_main_hw_key (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_aes_main_hw_word_1_ram (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_aes_main_hw_word_1 (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_compute (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_dataflow_in_loop_g8j (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_dataflow_in_loop_g8j_memcore_ram (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_dataflow_in_loop_g8j_memcore (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_dataflow_in_loop_hbi (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_dataflow_in_loop_hbi_memcore_ram (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_dataflow_in_loop_hbi_memcore (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_load39 (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_store (VERI-9002)
INFO: analyzing module aes_vivado_dma32_w32_top (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_AddRoundKey_InverfYi_ram (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_AddRoundKey_InverfYi (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_AddRoundKey_InversMi (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_AddRoundKey_hw (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_ByteSub_ShiftRow_hw (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_InversShiftRow_ByeOg_rom (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_InversShiftRow_ByeOg (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_InversShiftRow_ByteS (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_KeySchedule_hw (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_KeySchedule_hw_Rcbkb_rom (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_KeySchedule_hw_Rcbkb (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_KeySchedule_hw_Sbox_rom (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_KeySchedule_hw_Sbox (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_KeySchedule_hw_temp_ram (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_KeySchedule_hw_temp (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_MixColumn_AddRoundEe_ram (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_MixColumn_AddRoundEe (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_MixColumn_AddRoundKe (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_aes_main_hw (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_aes_main_hw_key_ram (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_aes_main_hw_key (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_aes_main_hw_word_1_ram (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_aes_main_hw_word_1 (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_compute (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_dataflow_in_loop_g8j (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_dataflow_in_loop_g8j_memcore_ram (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_dataflow_in_loop_g8j_memcore (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_dataflow_in_loop_ibs (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_dataflow_in_loop_ibs_memcore_ram (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_dataflow_in_loop_ibs_memcore (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_load44 (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_store (VERI-9002)
INFO: analyzing module aes_vivado_dma64_w32_top (VERI-9002)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(304): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(304): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(309): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(309): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(309): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(314): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(314): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(314): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(319): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(319): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(319): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(324): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(324): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(324): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(329): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(329): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(329): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(329): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(334): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(334): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(339): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(339): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(339): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(339): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(344): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(344): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(344): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(344): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(349): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(349): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(349): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(349): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(354): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(359): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(364): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(364): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(364): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_pkg.sv(364): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(534): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(534): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(539): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(539): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(539): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(544): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(544): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(544): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(549): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(549): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(549): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(554): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(554): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(554): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(559): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(559): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(559): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(559): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(564): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(564): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(569): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(569): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(569): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(569): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(574): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(574): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(574): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(574): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(579): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(579): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(579): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(579): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(584): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(589): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(609): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(609): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(609): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(609): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/riscv_pkg.sv(609): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/ariane_pkg.sv(94): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/ariane_pkg.sv(94): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/ariane_pkg.sv(94): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/ariane_pkg.sv(99): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/ariane_pkg.sv(108): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/ariane_pkg.sv(118): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/ariane_pkg.sv(739): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/ariane_pkg.sv(746): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/ariane_pkg.sv(750): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/ariane_pkg.sv(754): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/ariane_pkg.sv(762): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/ariane_pkg.sv(762): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/ariane_pkg.sv(777): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/ariane_pkg.sv(777): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
INFO: analyzing module alu (VERI-9002)
INFO: analyzing module amo_alu (VERI-9002)
INFO: analyzing module amo_buffer (VERI-9002)
INFO: analyzing module apb2axil (VERI-9002)
INFO: analyzing module apb_regs_top (VERI-9002)
INFO: analyzing module apb_to_reg (VERI-9002)
INFO: analyzing module ariane (VERI-9002)
INFO: analyzing module ariane_regfile (VERI-9002)
INFO: analyzing module ariane_wrap (VERI-9002)
INFO: analyzing module axi2apb (VERI-9002)
INFO: analyzing module axi2apb_64_32 (VERI-9002)
INFO: analyzing module axi2apb_wrap (VERI-9002)
INFO: analyzing module axi2mem (VERI-9002)
INFO: analyzing module axi_AR_allocator (VERI-9002)
INFO: analyzing module axi_AW_allocator (VERI-9002)
INFO: analyzing module axi_BR_allocator (VERI-9002)
INFO: analyzing module axi_BW_allocator (VERI-9002)
INFO: analyzing module axi_DW_allocator (VERI-9002)
INFO: analyzing module axi_adapter (VERI-9002)
INFO: analyzing module axi_address_decoder_AR (VERI-9002)
INFO: analyzing module axi_address_decoder_AW (VERI-9002)
INFO: analyzing module axi_address_decoder_BR (VERI-9002)
INFO: analyzing module axi_address_decoder_BW (VERI-9002)
INFO: analyzing module axi_address_decoder_DW (VERI-9002)
INFO: analyzing module axi_ar_buffer (VERI-9002)
INFO: analyzing module axi_aw_buffer (VERI-9002)
INFO: analyzing module axi_b_buffer (VERI-9002)
INFO: analyzing module axi_cut (VERI-9002)
INFO: analyzing module axi_delayer (VERI-9002)
INFO: analyzing module axi_intf_bind_mst (VERI-9002)
INFO: analyzing module axi_intf_bind_slv (VERI-9002)
INFO: analyzing module axi_join (VERI-9002)
INFO: analyzing module axi_lite_interface (VERI-9002)
INFO: analyzing module axi_master_connect (VERI-9002)
INFO: analyzing module axi_master_connect_rev (VERI-9002)
INFO: analyzing module axi_multicut (VERI-9002)
INFO: analyzing module axi_multiplexer (VERI-9002)
INFO: analyzing module axi_node (VERI-9002)
INFO: analyzing module axi_node_arbiter (VERI-9002)
INFO: analyzing module axi_node_intf_wrap (VERI-9002)
INFO: analyzing module axi_node_wrap_with_slices (VERI-9002)
INFO: analyzing module axi_r_buffer (VERI-9002)
INFO: analyzing module axi_regs_top (VERI-9002)
INFO: analyzing module axi_request_block (VERI-9002)
INFO: analyzing module axi_res_tbl (VERI-9002)
INFO: analyzing module axi_response_block (VERI-9002)
INFO: analyzing module axi_riscv_amos (VERI-9002)
INFO: analyzing module axi_riscv_amos_alu (VERI-9002)
INFO: analyzing module axi_riscv_atomics (VERI-9002)
INFO: analyzing module axi_riscv_atomics_wrap (VERI-9002)
INFO: analyzing module axi_riscv_lrsc (VERI-9002)
INFO: analyzing module axi_riscv_lrsc_wrap (VERI-9002)
INFO: analyzing module axi_shim (VERI-9002)
INFO: analyzing module axi_single_slice (VERI-9002)
INFO: analyzing module axi_slave_connect (VERI-9002)
INFO: analyzing module axi_slave_connect_rev (VERI-9002)
INFO: analyzing module axi_slice (VERI-9002)
INFO: analyzing module axi_slice_wrap (VERI-9002)
INFO: analyzing module axi_to_axi_lite (VERI-9002)
INFO: analyzing module axi_w_buffer (VERI-9002)
INFO: analyzing module bht (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_BF_cfb64_encrypt_hw (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_BF_encrypt_hw (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_BF_set_key_hw (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_BF_set_key_hw_bf_bkb_rom (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_BF_set_key_hw_bf_bkb (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_BF_set_key_hw_bf_cud_rom (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_BF_set_key_hw_bf_cud (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_blowfish_main_hw (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_blowfish_main_hw_dEe_rom (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_blowfish_main_hw_dEe (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_blowfish_main_hw_eOg_ram (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_blowfish_main_hw_eOg (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_blowfish_main_hw_g8j_ram (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_blowfish_main_hw_g8j (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_blowfish_main_hw_hbi_ram (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_blowfish_main_hw_hbi (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_blowfish_main_hw_ibs_ram (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_blowfish_main_hw_ibs (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_compute (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_dataflow_in_loop_jbC (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_dataflow_in_loop_jbC_memcore_ram (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_dataflow_in_loop_jbC_memcore (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_load47 (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_store (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_top (VERI-9002)
INFO: analyzing module blowfish_vivado_dma32_w8_top_mux_432_8_1_1 (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_BF_cfb64_encrypt_hw (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_BF_encrypt_hw (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_BF_set_key_hw (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_BF_set_key_hw_bf_bkb_rom (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_BF_set_key_hw_bf_bkb (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_BF_set_key_hw_bf_cud_rom (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_BF_set_key_hw_bf_cud (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_blowfish_main_hw (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_blowfish_main_hw_dEe_rom (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_blowfish_main_hw_dEe (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_blowfish_main_hw_eOg_ram (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_blowfish_main_hw_eOg (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_blowfish_main_hw_g8j_ram (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_blowfish_main_hw_g8j (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_blowfish_main_hw_hbi_ram (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_blowfish_main_hw_hbi (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_blowfish_main_hw_ibs_ram (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_blowfish_main_hw_ibs (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_compute (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_dataflow_in_loop_jbC (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_dataflow_in_loop_jbC_memcore_ram (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_dataflow_in_loop_jbC_memcore (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_load47 (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_store (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_top (VERI-9002)
INFO: analyzing module blowfish_vivado_dma64_w8_top_mux_832_8_1_1 (VERI-9002)
INFO: analyzing module bram18 (VERI-9002)
INFO: analyzing module bram36 (VERI-9002)
INFO: analyzing module branch_unit (VERI-9002)
INFO: analyzing module btb (VERI-9002)
INFO: analyzing module cache_ctrl (VERI-9002)
INFO: analyzing module clint (VERI-9002)
INFO: analyzing module clint_sync_wedge (VERI-9002)
INFO: analyzing module clint_sync (VERI-9002)
INFO: analyzing module clk_wiz_0_clk_wiz (VERI-9002)
INFO: analyzing module clockManager (VERI-9002)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/clockManager.sv(15): WARNING: parameter 'DATA_WIDTH' becomes localparam in 'clockManager' with formal parameter declaration list (VERI-1199)
INFO: analyzing module cluster_clock_inverter (VERI-9002)
INFO: analyzing module commit_stage (VERI-9002)
INFO: analyzing module compressed_decoder (VERI-9002)
INFO: analyzing module constFreq (VERI-9002)
INFO: analyzing module control_mvp (VERI-9002)
INFO: analyzing module controller (VERI-9002)
INFO: analyzing module counter (VERI-9002)
INFO: analyzing module csr_buffer (VERI-9002)
INFO: analyzing module csr_regfile (VERI-9002)
INFO: analyzing module debug_rom (VERI-9002)
INFO: analyzing module decoder (VERI-9002)
INFO: analyzing module deterministic_random_byte_generator (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_compute (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_dataflow_in_loop_dEe (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_dataflow_in_loop_dEe_memcore_ram (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_dataflow_in_loop_dEe_memcore (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_fifo_w64_d2_A_shiftReg (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_fifo_w64_d2_A (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_load44 (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_p_ZL15float64_div_int (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_p_ZL15float64_divcud_rom (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_p_ZL15float64_divcud (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_p_ZL18estimateDiv128T (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_p_ZL19propagateFloat6 (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_p_ZL19roundAndPackFlo (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_store (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_top (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_top_udiv_64ns_32nbkb_div_u (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_top_udiv_64ns_32nbkb_div (VERI-9002)
INFO: analyzing module dfdiv_vivado_dma64_w64_top_udiv_64ns_32nbkb (VERI-9002)
INFO: analyzing module dfmul_vivado_dma64_w64_compute (VERI-9002)
INFO: analyzing module dfmul_vivado_dma64_w64_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module dfmul_vivado_dma64_w64_dataflow_in_loop_cud (VERI-9002)
INFO: analyzing module dfmul_vivado_dma64_w64_dataflow_in_loop_cud_memcore_ram (VERI-9002)
INFO: analyzing module dfmul_vivado_dma64_w64_dataflow_in_loop_cud_memcore (VERI-9002)
INFO: analyzing module dfmul_vivado_dma64_w64_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module dfmul_vivado_dma64_w64_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module dfmul_vivado_dma64_w64_fifo_w64_d2_A_shiftReg (VERI-9002)
INFO: analyzing module dfmul_vivado_dma64_w64_fifo_w64_d2_A (VERI-9002)
INFO: analyzing module dfmul_vivado_dma64_w64_load40 (VERI-9002)
INFO: analyzing module dfmul_vivado_dma64_w64_p_ZL15float64_mul_int (VERI-9002)
INFO: analyzing module dfmul_vivado_dma64_w64_p_ZL15float64_mulbkb_rom (VERI-9002)
INFO: analyzing module dfmul_vivado_dma64_w64_p_ZL15float64_mulbkb (VERI-9002)
INFO: analyzing module dfmul_vivado_dma64_w64_p_ZL19roundAndPackFlo (VERI-9002)
INFO: analyzing module dfmul_vivado_dma64_w64_store (VERI-9002)
INFO: analyzing module dfmul_vivado_dma64_w64_top (VERI-9002)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(2): WARNING: parameter 'BRAM36_READ_WIDTH' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(3): WARNING: parameter 'BRAM36_ADDR_WIDTH' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(5): WARNING: parameter 'BRAM36_LOOKUP_INT_BITS_START' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(6): WARNING: parameter 'BRAM36_LOOKUP_INT_BITS_END' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(7): WARNING: parameter 'BRAM36_LOOKUP_SHIFT_BITS_START' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(8): WARNING: parameter 'BRAM36_LOOKUP_SHIFT_BITS_END' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(9): WARNING: parameter 'BRAM36_M_BITS_START' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(10): WARNING: parameter 'BRAM36_M_BITS_END' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(11): WARNING: parameter 'BRAM36_D_BITS_START' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(12): WARNING: parameter 'BRAM36_D_BITS_END' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(13): WARNING: parameter 'BRAM36_O_INT_BITS_START' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(14): WARNING: parameter 'BRAM36_O_INT_BITS_END' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(15): WARNING: parameter 'BRAM36_O_FRAC_BITS_START' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(16): WARNING: parameter 'BRAM36_O_FRAC_BITS_END' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(17): WARNING: parameter 'BRAM36_O_FRAC_EN_START' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(18): WARNING: parameter 'BRAM36_O_FRAC_EN_END' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(20): WARNING: parameter 'BRAM18_READ_WIDTH' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(21): WARNING: parameter 'BRAM18_ADDR_WIDTH' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(23): WARNING: parameter 'BRAM18_FREQ_OBTAINED_BITS_START' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_bram.sv(24): WARNING: parameter 'BRAM18_FREQ_OBTAINED_BITS_END' declared inside package 'bram_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(3): WARNING: parameter 'REG_DATA_WIDTH' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(4): WARNING: parameter 'REG_ADDRESS_WIDTH' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(6): WARNING: parameter 'CLOCK_OUT0_REG1' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(7): WARNING: parameter 'CLOCK_OUT0_REG2' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(8): WARNING: parameter 'CLOCK_OUT1_REG1' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(9): WARNING: parameter 'CLOCK_OUT1_REG2' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(10): WARNING: parameter 'CLOCK_FBOUT_REG1' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(11): WARNING: parameter 'CLOCK_FBOUT_REG2' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(12): WARNING: parameter 'DIV_REG1' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(14): WARNING: parameter 'OUT0_REG1_PHASE_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(15): WARNING: parameter 'OUT0_REG1_PHASE_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(16): WARNING: parameter 'OUT0_REG1_RESERVED_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(17): WARNING: parameter 'OUT0_REG1_RESERVED_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(18): WARNING: parameter 'OUT0_REG1_HIGH_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(19): WARNING: parameter 'OUT0_REG1_HIGH_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(20): WARNING: parameter 'OUT0_REG1_LOW_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(21): WARNING: parameter 'OUT0_REG1_LOW_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(23): WARNING: parameter 'OUT0_REG2_RESERVED_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(24): WARNING: parameter 'OUT0_REG2_RESERVED_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(25): WARNING: parameter 'OUT0_REG2_FRAC_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(26): WARNING: parameter 'OUT0_REG2_FRAC_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(27): WARNING: parameter 'OUT0_REG2_FRAC_EN_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(28): WARNING: parameter 'OUT0_REG2_FRAC_EN_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(29): WARNING: parameter 'OUT0_REG2_FRAC_WF_R_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(30): WARNING: parameter 'OUT0_REG2_FRAC_WF_R_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(31): WARNING: parameter 'OUT0_REG2_MX_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(32): WARNING: parameter 'OUT0_REG2_MX_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(33): WARNING: parameter 'OUT0_REG2_EDGE_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(34): WARNING: parameter 'OUT0_REG2_EDGE_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(35): WARNING: parameter 'OUT0_REG2_NO_COUNT_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(36): WARNING: parameter 'OUT0_REG2_NO_COUNT_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(37): WARNING: parameter 'OUT0_REG2_DELAY_TIME_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(38): WARNING: parameter 'OUT0_REG2_DELAY_TIME_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(40): WARNING: parameter 'CLOCK_FBOUT_REG1_PHASE_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(41): WARNING: parameter 'CLOCK_FBOUT_REG1_PHASE_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(42): WARNING: parameter 'CLOCK_FBOUT_REG1_RESERVED_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(43): WARNING: parameter 'CLOCK_FBOUT_REG1_RESERVED_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(44): WARNING: parameter 'CLOCK_FBOUT_REG1_HIGH_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(45): WARNING: parameter 'CLOCK_FBOUT_REG1_HIGH_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(46): WARNING: parameter 'CLOCK_FBOUT_REG1_LOW_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(47): WARNING: parameter 'CLOCK_FBOUT_REG1_LOW_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(49): WARNING: parameter 'CLOCK_FBOUT_REG2_RESERVED_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(50): WARNING: parameter 'CLOCK_FBOUT_REG2_RESERVED_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(51): WARNING: parameter 'CLOCK_FBOUT_REG2_FRAC_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(52): WARNING: parameter 'CLOCK_FBOUT_REG2_FRAC_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(53): WARNING: parameter 'CLOCK_FBOUT_REG2_FRAC_EN_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(54): WARNING: parameter 'CLOCK_FBOUT_REG2_FRAC_EN_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(55): WARNING: parameter 'CLOCK_FBOUT_REG2_FRAC_WF_R_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(56): WARNING: parameter 'CLOCK_FBOUT_REG2_FRAC_WF_R_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(57): WARNING: parameter 'CLOCK_FBOUT_REG2_MX_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(58): WARNING: parameter 'CLOCK_FBOUT_REG2_MX_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(59): WARNING: parameter 'CLOCK_FBOUT_REG2_EDGE_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(60): WARNING: parameter 'CLOCK_FBOUT_REG2_EDGE_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(61): WARNING: parameter 'CLOCK_FBOUT_REG2_NO_COUNT_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(62): WARNING: parameter 'CLOCK_FBOUT_REG2_NO_COUNT_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(63): WARNING: parameter 'CLOCK_FBOUT_REG2_DELAY_TIME_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(64): WARNING: parameter 'CLOCK_FBOUT_REG2_DELAY_TIME_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(66): WARNING: parameter 'DIV_REG1_RESERVED_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(67): WARNING: parameter 'DIV_REG1_RESERVED_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(68): WARNING: parameter 'DIV_REG1_EDGE_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(69): WARNING: parameter 'DIV_REG1_EDGE_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(70): WARNING: parameter 'DIV_REG1_NO_COUNT_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(71): WARNING: parameter 'DIV_REG1_NO_COUNT_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(72): WARNING: parameter 'DIV_REG1_HIGH_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(73): WARNING: parameter 'DIV_REG1_HIGH_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(74): WARNING: parameter 'DIV_REG1_LOW_BITS_START' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/package_drp_registers.sv(75): WARNING: parameter 'DIV_REG1_LOW_BITS_END' declared inside package 'drp_register_pkg' shall be treated as localparam (VERI-2418)
INFO: analyzing module dfs_top (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_compute (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_fifo_w64_d2_A_shiftReg (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_fifo_w64_d2_A (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_load48 (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_p_ZL11float64_divyy7 (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_p_ZL11float64_mulbkb_rom (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_p_ZL11float64_mulbkb (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_p_ZL11float64_mulyy6 (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_p_ZL14addFloat64Sigsy (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_p_ZL14subFloat64Sigsy (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_p_ZL18estimateDiv128T (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_p_ZL19propagateFloat6 (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_p_ZL19roundAndPackFlo (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_p_ZL9local_siny4 (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_store (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_top (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_top_udiv_64ns_32ncud_div_u (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_top_udiv_64ns_32ncud_div (VERI-9002)
INFO: analyzing module dfsin_vivado_dma64_w64_top_udiv_64ns_32ncud (VERI-9002)
INFO: analyzing module div_sqrt_mvp_wrapper (VERI-9002)
INFO: analyzing module div_sqrt_top_mvp (VERI-9002)
INFO: analyzing module dm_csrs (VERI-9002)
INFO: analyzing module dm_mem (VERI-9002)
INFO: analyzing module dm_sba (VERI-9002)
INFO: analyzing module dm_top (VERI-9002)
INFO: analyzing module dmi_jtag (VERI-9002)
INFO: analyzing module dmi_jtag_tap (VERI-9002)
INFO: analyzing module dual_clock_fifo0 (VERI-9002)
INFO: analyzing module edge_detect (VERI-9002)
INFO: analyzing module esplink (VERI-9002)
/home/montanaro/esp_experimental/rtl/misc/esplink.sv(67): INFO: undeclared symbol 'do_cmd', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module ex_stage (VERI-9002)
INFO: analyzing module exp_backoff (VERI-9002)
INFO: analyzing module fifo (VERI-9002)
INFO: analyzing module fifo_v2 (VERI-9002)
INFO: analyzing module fifo_v3 (VERI-9002)
INFO: analyzing module find_first_one (VERI-9002)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_pkg.sv(281): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_pkg.sv(281): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_pkg.sv(285): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_pkg.sv(285): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_pkg.sv(379): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_pkg.sv(379): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_pkg.sv(384): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_pkg.sv(384): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_pkg.sv(389): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_pkg.sv(391): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_pkg.sv(400): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_pkg.sv(403): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_pkg.sv(418): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_pkg.sv(420): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_pkg.sv(430): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_pkg.sv(433): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_cast_multi.sv(14): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/common_cells/include/common_cells/registers.svh" included at line 14. (VERI-9003)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_cast_multi.sv(14): INFO: back to file '/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_cast_multi.sv' (VERI-2320)
INFO: analyzing module fpnew_cast_multi (VERI-9002)
INFO: analyzing module fpnew_classifier (VERI-9002)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_divsqrt_multi.sv(14): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/common_cells/include/common_cells/registers.svh" included at line 14. (VERI-9003)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_divsqrt_multi.sv(14): INFO: back to file '/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_divsqrt_multi.sv' (VERI-2320)
INFO: analyzing module fpnew_divsqrt_multi (VERI-9002)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma.sv(14): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/common_cells/include/common_cells/registers.svh" included at line 14. (VERI-9003)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma.sv(14): INFO: back to file '/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma.sv' (VERI-2320)
INFO: analyzing module fpnew_fma (VERI-9002)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma_multi.sv(14): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/common_cells/include/common_cells/registers.svh" included at line 14. (VERI-9003)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma_multi.sv(14): INFO: back to file '/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_fma_multi.sv' (VERI-2320)
INFO: analyzing module fpnew_fma_multi (VERI-9002)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_noncomp.sv(14): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/common_cells/include/common_cells/registers.svh" included at line 14. (VERI-9003)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_noncomp.sv(14): INFO: back to file '/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_noncomp.sv' (VERI-2320)
INFO: analyzing module fpnew_noncomp (VERI-9002)
INFO: analyzing module fpnew_opgroup_block (VERI-9002)
INFO: analyzing module fpnew_opgroup_fmt_slice (VERI-9002)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv(14): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/common_cells/include/common_cells/registers.svh" included at line 14. (VERI-9003)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv(14): INFO: back to file '/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv' (VERI-2320)
INFO: analyzing module fpnew_opgroup_multifmt_slice (VERI-9002)
INFO: analyzing module fpnew_rounding (VERI-9002)
INFO: analyzing module fpnew_top (VERI-9002)
INFO: analyzing module fpu_wrap (VERI-9002)
INFO: analyzing module freq_changer (VERI-9002)
INFO: analyzing module counterDFS (VERI-9002)
INFO: analyzing module frontend (VERI-9002)
INFO: analyzing module generic_tb_rtl_basic_dma32 (VERI-9002)
INFO: analyzing module generic_tb_rtl_basic_dma64 (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_compute (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_dataflow_in_loop_ncg (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_dataflow_in_loop_ncg_memcore_ram (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_dataflow_in_loop_ncg_memcore (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_dataflow_in_loop_pcA (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_dataflow_in_loop_pcA_memcore_ram (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_dataflow_in_loop_pcA_memcore (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_gsm_add_hw (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_gsm_main_hw (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_gsm_main_hw_LARc_mb6_ram (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_gsm_main_hw_LARc_mb6 (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_gsm_main_hw_L_ACF_ram (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_gsm_main_hw_L_ACF (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_gsm_main_hw_s_ram (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_gsm_main_hw_s (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_load39 (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_p_ZL15Autocorrelabkb_rom (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_p_ZL15Autocorrelabkb (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_p_ZL15Autocorrelation (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_p_ZL23Quantization_an (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_p_ZL23Reflection_coef (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_p_ZL23Reflection_g8j_rom (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_p_ZL23Reflection_g8j (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_p_ZL23Reflection_hbi_ram (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_p_ZL23Reflection_hbi (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_store (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_top (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_top_mac_muladd_16cud_DSP48_0 (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_top_mac_muladd_16cud (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_top_mac_muladd_16eOg_DSP48_2 (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_top_mac_muladd_16eOg (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_top_mac_muladd_16fYi_DSP48_3 (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_top_mac_muladd_16fYi (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_top_mac_muladd_16kbM_DSP48_4 (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_top_mac_muladd_16kbM (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_top_mul_mul_15ns_lbW_DSP48_5 (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_top_mul_mul_15ns_lbW (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_top_mul_mul_16s_1dEe_DSP48_1 (VERI-9002)
INFO: analyzing module gsm_vivado_dma32_w16_top_mul_mul_16s_1dEe (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_compute (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_dataflow_in_loop_ncg (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_dataflow_in_loop_ncg_memcore_ram (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_dataflow_in_loop_ncg_memcore (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_dataflow_in_loop_rcU (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_dataflow_in_loop_rcU_memcore_ram (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_dataflow_in_loop_rcU_memcore (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_gsm_add_hw (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_gsm_main_hw (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_gsm_main_hw_LARc_mb6_ram (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_gsm_main_hw_LARc_mb6 (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_gsm_main_hw_L_ACF_ram (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_gsm_main_hw_L_ACF (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_gsm_main_hw_s_ram (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_gsm_main_hw_s (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_load39 (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_p_ZL15Autocorrelabkb_rom (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_p_ZL15Autocorrelabkb (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_p_ZL15Autocorrelation (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_p_ZL23Quantization_an (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_p_ZL23Reflection_coef (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_p_ZL23Reflection_g8j_rom (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_p_ZL23Reflection_g8j (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_p_ZL23Reflection_hbi_ram (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_p_ZL23Reflection_hbi (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_store (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_top (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_top_mac_muladd_16cud_DSP48_0 (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_top_mac_muladd_16cud (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_top_mac_muladd_16eOg_DSP48_2 (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_top_mac_muladd_16eOg (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_top_mac_muladd_16fYi_DSP48_3 (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_top_mac_muladd_16fYi (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_top_mac_muladd_16kbM_DSP48_4 (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_top_mac_muladd_16kbM (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_top_mul_mul_15ns_lbW_DSP48_5 (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_top_mul_mul_15ns_lbW (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_top_mul_mul_16s_1dEe_DSP48_1 (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_top_mul_mul_16s_1dEe (VERI-9002)
INFO: analyzing module gsm_vivado_dma64_w16_top_mux_432_16_1_1 (VERI-9002)
INFO: analyzing module id_stage (VERI-9002)
INFO: analyzing module instr_queue (VERI-9002)
INFO: analyzing module instr_realign (VERI-9002)
INFO: analyzing module instr_scan (VERI-9002)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(18): WARNING: parameter 'INSTR_NOP' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(20): WARNING: parameter 'INSTR_LUI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(21): WARNING: parameter 'INSTR_AUIPC' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(22): WARNING: parameter 'INSTR_JAL' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(23): WARNING: parameter 'INSTR_JALR' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(25): WARNING: parameter 'INSTR_BEQZ' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(26): WARNING: parameter 'INSTR_BEQ' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(27): WARNING: parameter 'INSTR_BNEZ' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(28): WARNING: parameter 'INSTR_BNE' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(29): WARNING: parameter 'INSTR_BLTZ' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(30): WARNING: parameter 'INSTR_BLT' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(31): WARNING: parameter 'INSTR_BGEZ' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(32): WARNING: parameter 'INSTR_BGE' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(33): WARNING: parameter 'INSTR_BLTU' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(34): WARNING: parameter 'INSTR_BGEU' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(37): WARNING: parameter 'INSTR_LI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(38): WARNING: parameter 'INSTR_ADDI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(39): WARNING: parameter 'INSTR_SLTI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(40): WARNING: parameter 'INSTR_SLTIU' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(41): WARNING: parameter 'INSTR_XORI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(42): WARNING: parameter 'INSTR_ORI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(43): WARNING: parameter 'INSTR_ANDI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(44): WARNING: parameter 'INSTR_SLLI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(45): WARNING: parameter 'INSTR_SRLI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(46): WARNING: parameter 'INSTR_SRAI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(49): WARNING: parameter 'INSTR_ADDIW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(50): WARNING: parameter 'INSTR_SLLIW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(51): WARNING: parameter 'INSTR_SRLIW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(52): WARNING: parameter 'INSTR_SRAIW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(55): WARNING: parameter 'INSTR_ADD' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(56): WARNING: parameter 'INSTR_SUB' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(57): WARNING: parameter 'INSTR_SLL' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(58): WARNING: parameter 'INSTR_SLT' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(59): WARNING: parameter 'INSTR_SLTU' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(60): WARNING: parameter 'INSTR_XOR' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(61): WARNING: parameter 'INSTR_SRL' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(62): WARNING: parameter 'INSTR_SRA' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(63): WARNING: parameter 'INSTR_OR' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(64): WARNING: parameter 'INSTR_AND' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(65): WARNING: parameter 'INSTR_MUL' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(68): WARNING: parameter 'INSTR_ADDW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(69): WARNING: parameter 'INSTR_SUBW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(70): WARNING: parameter 'INSTR_SLLW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(71): WARNING: parameter 'INSTR_SRLW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(72): WARNING: parameter 'INSTR_SRAW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(73): WARNING: parameter 'INSTR_MULW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(76): WARNING: parameter 'INSTR_FENCE' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(77): WARNING: parameter 'INSTR_FENCEI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(80): WARNING: parameter 'INSTR_CSRW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(81): WARNING: parameter 'INSTR_CSRRW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(82): WARNING: parameter 'INSTR_CSRR' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(83): WARNING: parameter 'INSTR_CSRRS' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(84): WARNING: parameter 'INSTR_CSRS' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(85): WARNING: parameter 'INSTR_CSRRC' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(86): WARNING: parameter 'INSTR_CSRC' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(88): WARNING: parameter 'INSTR_CSRWI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(89): WARNING: parameter 'INSTR_CSRRWI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(90): WARNING: parameter 'INSTR_CSRSI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(91): WARNING: parameter 'INSTR_CSRRSI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(92): WARNING: parameter 'INSTR_CSRCI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(93): WARNING: parameter 'INSTR_CSRRCI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(95): WARNING: parameter 'INSTR_ECALL' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(96): WARNING: parameter 'INSTR_EBREAK' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(97): WARNING: parameter 'INSTR_MRET' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(98): WARNING: parameter 'INSTR_SRET' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(99): WARNING: parameter 'INSTR_DRET' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(100): WARNING: parameter 'INSTR_WFI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(101): WARNING: parameter 'INSTR_SFENCE' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(104): WARNING: parameter 'INSTR_PMUL' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(105): WARNING: parameter 'INSTR_DIV' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(106): WARNING: parameter 'INSTR_DIVU' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(107): WARNING: parameter 'INSTR_REM' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(108): WARNING: parameter 'INSTR_REMU' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(111): WARNING: parameter 'INSTR_FMADD' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(112): WARNING: parameter 'INSTR_FMSUB' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(113): WARNING: parameter 'INSTR_FNSMSUB' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(114): WARNING: parameter 'INSTR_FNMADD' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(116): WARNING: parameter 'INSTR_FADD' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(117): WARNING: parameter 'INSTR_FSUB' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(118): WARNING: parameter 'INSTR_FMUL' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(119): WARNING: parameter 'INSTR_FDIV' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(120): WARNING: parameter 'INSTR_FSQRT' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(121): WARNING: parameter 'INSTR_FSGNJ' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(122): WARNING: parameter 'INSTR_FSGNJN' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(123): WARNING: parameter 'INSTR_FSGNJX' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(124): WARNING: parameter 'INSTR_FMIN' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(125): WARNING: parameter 'INSTR_FMAX' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(126): WARNING: parameter 'INSTR_FLE' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(127): WARNING: parameter 'INSTR_FLT' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(128): WARNING: parameter 'INSTR_FEQ' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(130): WARNING: parameter 'INSTR_FCVT_F2F' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(131): WARNING: parameter 'INSTR_FMV_F2X' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(132): WARNING: parameter 'INSTR_FCLASS' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(133): WARNING: parameter 'INSTR_FMV_X2F' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(134): WARNING: parameter 'INSTR_FCVT_F2I' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(135): WARNING: parameter 'INSTR_FCVT_I2F' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(138): WARNING: parameter 'INSTR_AMO' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(141): WARNING: parameter 'LB' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(142): WARNING: parameter 'LH' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(143): WARNING: parameter 'LW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(144): WARNING: parameter 'LD' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(145): WARNING: parameter 'LBU' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(146): WARNING: parameter 'LHU' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(147): WARNING: parameter 'LWU' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(148): WARNING: parameter 'FLW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(149): WARNING: parameter 'FLD' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(150): WARNING: parameter 'FLQ' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(151): WARNING: parameter 'SB' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(152): WARNING: parameter 'SH' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(153): WARNING: parameter 'SW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(154): WARNING: parameter 'SD' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(155): WARNING: parameter 'FSW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(156): WARNING: parameter 'FSD' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(157): WARNING: parameter 'FSQ' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(158): WARNING: parameter 'C_ADDI4SPN' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(159): WARNING: parameter 'C_FLD' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(160): WARNING: parameter 'C_LW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(161): WARNING: parameter 'C_FLW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(162): WARNING: parameter 'C_FSD' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(163): WARNING: parameter 'C_SW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(164): WARNING: parameter 'C_FSW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(165): WARNING: parameter 'C_ADDI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(166): WARNING: parameter 'C_JAL' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(167): WARNING: parameter 'C_LI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(168): WARNING: parameter 'C_LUI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(169): WARNING: parameter 'C_SRLI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(170): WARNING: parameter 'C_SRAI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(171): WARNING: parameter 'C_ANDI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(172): WARNING: parameter 'C_SUB' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(173): WARNING: parameter 'C_XOR' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(174): WARNING: parameter 'C_OR' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(175): WARNING: parameter 'C_AND' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(176): WARNING: parameter 'C_SUBW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(177): WARNING: parameter 'C_ADDW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(178): WARNING: parameter 'C_J' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(179): WARNING: parameter 'C_BEQZ' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(180): WARNING: parameter 'C_BNEZ' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(181): WARNING: parameter 'C_SLLI' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(182): WARNING: parameter 'C_FLDSP' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(183): WARNING: parameter 'C_LWSP' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(184): WARNING: parameter 'C_FLWSP' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(185): WARNING: parameter 'C_MV' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(186): WARNING: parameter 'C_ADD' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(187): WARNING: parameter 'C_FSDSP' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(188): WARNING: parameter 'C_SWSP' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(189): WARNING: parameter 'C_FSWSP' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(190): WARNING: parameter 'C_NOP' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(191): WARNING: parameter 'C_ADDI16SP' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(192): WARNING: parameter 'C_JR' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(193): WARNING: parameter 'C_JALR' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(194): WARNING: parameter 'C_EBREAK' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(195): WARNING: parameter 'C_LD' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(196): WARNING: parameter 'C_SD' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(197): WARNING: parameter 'C_ADDIW' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(198): WARNING: parameter 'C_LDSP' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/include/instr_tracer_pkg.sv(199): WARNING: parameter 'C_SDSP' declared inside package 'instr_tracer_pkg' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv(18): INFO: Compiling verilog file "/tools/Xilinx/Vivado/2023.2/data//system_verilog/uvm_1.2/uvm_macros.svh" included at line 18. (VERI-9003)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv(18): INFO: back to file '/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv(19): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/ex_trace_item.svh" included at line 19. (VERI-9003)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/ex_trace_item.svh(23): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/ex_trace_item.svh(23): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/ex_trace_item.svh(23): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv(19): INFO: back to file '/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv(20): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_trace_item.svh" included at line 20. (VERI-9003)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_trace_item.svh(47): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_trace_item.svh(47): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_trace_item.svh(47): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_trace_item.svh(47): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_trace_item.svh(48): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_trace_item.svh(48): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_trace_item.svh(48): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_trace_item.svh(48): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_trace_item.svh(71): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_trace_item.svh(86): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_trace_item.svh(96): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_trace_item.svh(106): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_trace_item.svh(116): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_trace_item.svh(126): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_trace_item.svh(138): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_trace_item.svh(708): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv(20): INFO: back to file '/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv' (VERI-2320)
INFO: analyzing module instr_tracer (VERI-9002)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv(49): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv(189): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv(189): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv(189): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv(189): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv(200): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv(200): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv(200): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/rtl/interface_controller.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh(7): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 7. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh(7): INFO: Compiling verilog file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socgen/esp/cache_cfg.svh" included at line 7. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh(7): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh(7): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/rtl/interface_controller.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/rtl/interface_controller.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/rtl/interface_controller.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/rtl/interface_controller.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/rtl/interface_controller.sv' (VERI-2320)
INFO: analyzing module interface_controller (VERI-9002)
INFO: analyzing module issue_read_operands (VERI-9002)
INFO: analyzing module issue_stage (VERI-9002)
INFO: analyzing module iteration_div_sqrt_mvp (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha3_rtl/sha3_rtl_basic_dma64/pkg/pkg_sha3.sv(4): WARNING: parameter 'SHA3_DIGEST_SIZE' declared inside package 'pkg_sha3' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha3_rtl/sha3_rtl_basic_dma64/pkg/pkg_sha3.sv(7): WARNING: parameter 'SHA3_BRAM_DW' declared inside package 'pkg_sha3' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha3_rtl/sha3_rtl_basic_dma64/pkg/pkg_sha3.sv(8): WARNING: parameter 'NUM_PLANE' declared inside package 'pkg_sha3' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha3_rtl/sha3_rtl_basic_dma64/pkg/pkg_sha3.sv(9): WARNING: parameter 'NUM_SHEET' declared inside package 'pkg_sha3' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha3_rtl/sha3_rtl_basic_dma64/pkg/pkg_sha3.sv(10): WARNING: parameter 'LOG_D' declared inside package 'pkg_sha3' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha3_rtl/sha3_rtl_basic_dma64/pkg/pkg_sha3.sv(11): WARNING: parameter 'N' declared inside package 'pkg_sha3' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha3_rtl/sha3_rtl_basic_dma64/pkg/pkg_sha3.sv(14): WARNING: parameter 'SHA3_CAPACITY' declared inside package 'pkg_sha3' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha3_rtl/sha3_rtl_basic_dma64/pkg/pkg_sha3.sv(15): WARNING: parameter 'SHA3_RATE' declared inside package 'pkg_sha3' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha3_rtl/sha3_rtl_basic_dma64/pkg/pkg_sha3.sv(16): WARNING: parameter 'SHA3_RATE_LINES' declared inside package 'pkg_sha3' shall be treated as localparam (VERI-2418)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha3_rtl/sha3_rtl_basic_dma64/pkg/pkg_sha3.sv(17): WARNING: parameter 'SHA3_DIGEST_LINES' declared inside package 'pkg_sha3' shall be treated as localparam (VERI-2418)
INFO: analyzing module keccak (VERI-9002)
INFO: analyzing module keccak_buffer (VERI-9002)
INFO: analyzing module keccak_round (VERI-9002)
INFO: analyzing module keccak_round_constant_gen (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_bufs.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_bufs.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_bufs.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_bufs.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_bufs.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_bufs.sv' (VERI-2320)
INFO: analyzing module l2_bufs (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_core.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_core.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_core.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_core.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_core.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_core.sv' (VERI-2320)
INFO: analyzing module l2_core (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_core.sv(138): INFO: undeclared symbol 'clr_set_conflict', assumed default net type 'wire' (VERI-2561)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_fsm.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_fsm.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_fsm.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_fsm.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_fsm.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_fsm.sv' (VERI-2320)
INFO: analyzing module l2_fsm (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_input_decoder.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_input_decoder.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_input_decoder.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_input_decoder.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_input_decoder.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_input_decoder.sv' (VERI-2320)
INFO: analyzing module l2_input_decoder (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_interface_defs.sv(4): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 4. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_interface_defs.sv(4): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_interface_defs.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_interface_defs.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_interface_defs.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_interface_defs.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_interfaces.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_interfaces.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_interfaces.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_interfaces.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_interfaces.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_interfaces.sv' (VERI-2320)
INFO: analyzing module l2_interfaces (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_localmem.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_localmem.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_localmem.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_localmem.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_localmem.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_localmem.sv' (VERI-2320)
INFO: analyzing module l2_localmem (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_localmem_asic.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_localmem_asic.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_localmem_asic.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_localmem_asic.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_localmem_asic.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_localmem_asic.sv' (VERI-2320)
INFO: analyzing module l2_localmem_asic (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_lookup.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_lookup.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_lookup.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_lookup.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_lookup.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_lookup.sv' (VERI-2320)
INFO: analyzing module l2_lookup (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_regs.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_regs.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_regs.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_regs.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_regs.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_regs.sv' (VERI-2320)
INFO: analyzing module l2_regs (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_reqs.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_reqs.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_reqs.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_reqs.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_reqs.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_reqs.sv' (VERI-2320)
INFO: analyzing module l2_reqs (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_rtl_top.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_rtl_top.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_rtl_top.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_rtl_top.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_rtl_top.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_rtl_top.sv' (VERI-2320)
INFO: analyzing module l2_rtl_top (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_write_word.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_write_word.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_write_word.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_write_word.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_write_word.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_write_word.sv' (VERI-2320)
INFO: analyzing module l2_write_word (VERI-9002)
INFO: analyzing module lfsr_16bit (VERI-9002)
INFO: analyzing module lfsr_8bit (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_bufs.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_bufs.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_bufs.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_bufs.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_bufs.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_bufs.sv' (VERI-2320)
INFO: analyzing module llc_bufs (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_core.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_core.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_core.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_core.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_core.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_core.sv' (VERI-2320)
INFO: analyzing module llc_core (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_input_decoder.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_input_decoder.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_input_decoder.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_input_decoder.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_input_decoder.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_input_decoder.sv' (VERI-2320)
INFO: analyzing module llc_input_decoder (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interface_defs.sv(4): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 4. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interface_defs.sv(4): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interface_defs.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interface_defs.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interface_defs.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interface_defs.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interfaces.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interfaces.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interfaces.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interfaces.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interfaces.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interfaces.sv' (VERI-2320)
INFO: analyzing module llc_interfaces (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interfaces.sv(278): INFO: undeclared symbol 'llc_rsp_out_valid_tmp', assumed default net type 'wire' (VERI-2561)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interfaces.sv(319): INFO: undeclared symbol 'llc_dma_rsp_out_valid_tmp', assumed default net type 'wire' (VERI-2561)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interfaces.sv(360): INFO: undeclared symbol 'llc_fwd_out_valid_tmp', assumed default net type 'wire' (VERI-2561)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interfaces.sv(392): INFO: undeclared symbol 'llc_mem_req_valid_tmp', assumed default net type 'wire' (VERI-2561)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interfaces.sv(427): INFO: undeclared symbol 'llc_rst_tb_done_valid_tmp', assumed default net type 'wire' (VERI-2561)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_interfaces.sv(451): INFO: undeclared symbol 'llc_stats_valid_tmp', assumed default net type 'wire' (VERI-2561)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_localmem.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_localmem.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_localmem.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_localmem.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_localmem.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_localmem.sv' (VERI-2320)
INFO: analyzing module llc_localmem (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_localmem_asic.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_localmem_asic.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_localmem_asic.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_localmem_asic.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_localmem_asic.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_localmem_asic.sv' (VERI-2320)
INFO: analyzing module llc_localmem_asic (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_lookup_way.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_lookup_way.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_lookup_way.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_lookup_way.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_lookup_way.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_lookup_way.sv' (VERI-2320)
INFO: analyzing module llc_lookup_way (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_process_request.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_process_request.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_process_request.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_process_request.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_process_request.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_process_request.sv' (VERI-2320)
INFO: analyzing module llc_process_request (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_regs.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_regs.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_regs.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_regs.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_regs.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_regs.sv' (VERI-2320)
INFO: analyzing module llc_regs (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_rtl_top.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_rtl_top.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_rtl_top.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_rtl_top.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_rtl_top.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_rtl_top.sv' (VERI-2320)
INFO: analyzing module llc_rtl_top (VERI-9002)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_update.sv(5): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_consts.svh" included at line 5. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_update.sv(5): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_update.sv' (VERI-2320)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_update.sv(6): INFO: Compiling verilog file "/home/montanaro/esp_experimental/rtl/caches/esp-caches/common/defs/cache_types.svh" included at line 6. (VERI-9003)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_update.sv(6): INFO: back to file '/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_update.sv' (VERI-2320)
INFO: analyzing module llc_update (VERI-9002)
INFO: analyzing module load_store_unit (VERI-9002)
INFO: analyzing module lsu_bypass (VERI-9002)
INFO: analyzing module load_unit (VERI-9002)
INFO: analyzing module lzc (VERI-9002)
INFO: analyzing module mips_vivado_dma32_w32_compute (VERI-9002)
INFO: analyzing module mips_vivado_dma32_w32_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module mips_vivado_dma32_w32_dataflow_in_loop_eOg (VERI-9002)
INFO: analyzing module mips_vivado_dma32_w32_dataflow_in_loop_eOg_memcore_ram (VERI-9002)
INFO: analyzing module mips_vivado_dma32_w32_dataflow_in_loop_eOg_memcore (VERI-9002)
INFO: analyzing module mips_vivado_dma32_w32_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module mips_vivado_dma32_w32_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module mips_vivado_dma32_w32_load30 (VERI-9002)
INFO: analyzing module mips_vivado_dma32_w32_p_ZL10mips_localPKiPi (VERI-9002)
INFO: analyzing module mips_vivado_dma32_w32_p_ZL10mips_localPbkb_rom (VERI-9002)
INFO: analyzing module mips_vivado_dma32_w32_p_ZL10mips_localPbkb (VERI-9002)
INFO: analyzing module mips_vivado_dma32_w32_p_ZL10mips_localPcud_ram (VERI-9002)
INFO: analyzing module mips_vivado_dma32_w32_p_ZL10mips_localPcud (VERI-9002)
INFO: analyzing module mips_vivado_dma32_w32_p_ZL10mips_localPdEe_ram (VERI-9002)
INFO: analyzing module mips_vivado_dma32_w32_p_ZL10mips_localPdEe (VERI-9002)
INFO: analyzing module mips_vivado_dma32_w32_store (VERI-9002)
INFO: analyzing module mips_vivado_dma32_w32_top (VERI-9002)
INFO: analyzing module mips_vivado_dma64_w32_compute (VERI-9002)
INFO: analyzing module mips_vivado_dma64_w32_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module mips_vivado_dma64_w32_dataflow_in_loop_eOg (VERI-9002)
INFO: analyzing module mips_vivado_dma64_w32_dataflow_in_loop_eOg_memcore_ram (VERI-9002)
INFO: analyzing module mips_vivado_dma64_w32_dataflow_in_loop_eOg_memcore (VERI-9002)
INFO: analyzing module mips_vivado_dma64_w32_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module mips_vivado_dma64_w32_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module mips_vivado_dma64_w32_load36 (VERI-9002)
INFO: analyzing module mips_vivado_dma64_w32_p_ZL10mips_localPKiPi (VERI-9002)
INFO: analyzing module mips_vivado_dma64_w32_p_ZL10mips_localPbkb_rom (VERI-9002)
INFO: analyzing module mips_vivado_dma64_w32_p_ZL10mips_localPbkb (VERI-9002)
INFO: analyzing module mips_vivado_dma64_w32_p_ZL10mips_localPcud_ram (VERI-9002)
INFO: analyzing module mips_vivado_dma64_w32_p_ZL10mips_localPcud (VERI-9002)
INFO: analyzing module mips_vivado_dma64_w32_p_ZL10mips_localPdEe_ram (VERI-9002)
INFO: analyzing module mips_vivado_dma64_w32_p_ZL10mips_localPdEe (VERI-9002)
INFO: analyzing module mips_vivado_dma64_w32_store (VERI-9002)
INFO: analyzing module mips_vivado_dma64_w32_top (VERI-9002)
INFO: analyzing module miss_handler (VERI-9002)
INFO: analyzing module arbiter (VERI-9002)
INFO: analyzing module mmu (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_Flush_Buffer_hw (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_Get_motion_code_hbkb_rom (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_Get_motion_code_hbkb (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_Get_motion_code_hcud_rom (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_Get_motion_code_hcud (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_Get_motion_code_hdEe_rom (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_Get_motion_code_hdEe (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_Get_motion_code_heOg_rom (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_Get_motion_code_heOg (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_Get_motion_code_hfYi_rom (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_Get_motion_code_hfYi (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_Get_motion_code_hg8j_rom (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_Get_motion_code_hg8j (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_Get_motion_code_hw (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_compute (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_dataflow_in_loop_kbM (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_dataflow_in_loop_kbM_memcore_ram (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_dataflow_in_loop_kbM_memcore (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_dataflow_in_loop_lbW (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_dataflow_in_loop_lbW_memcore_ram (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_dataflow_in_loop_lbW_memcore (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_load36 (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_motion_main_hw (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_motion_main_hw_PMV_ram (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_motion_main_hw_PMV (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_motion_main_hw_inhbi_ram (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_motion_main_hw_inhbi (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_motion_main_hw_ldibs_ram (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_motion_main_hw_ldibs (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_motion_main_hw_mojbC_ram (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_motion_main_hw_mojbC (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_store (VERI-9002)
INFO: analyzing module motion_vivado_dma32_w32_top (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_Flush_Buffer_hw (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_Get_motion_code_hbkb_rom (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_Get_motion_code_hbkb (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_Get_motion_code_hcud_rom (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_Get_motion_code_hcud (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_Get_motion_code_hdEe_rom (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_Get_motion_code_hdEe (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_Get_motion_code_heOg_rom (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_Get_motion_code_heOg (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_Get_motion_code_hfYi_rom (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_Get_motion_code_hfYi (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_Get_motion_code_hg8j_rom (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_Get_motion_code_hg8j (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_Get_motion_code_hw (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_compute (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_dataflow_in_loop_kbM (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_dataflow_in_loop_kbM_memcore_ram (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_dataflow_in_loop_kbM_memcore (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_dataflow_in_loop_mb6 (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_dataflow_in_loop_mb6_memcore_ram (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_dataflow_in_loop_mb6_memcore (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_load40 (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_motion_main_hw (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_motion_main_hw_PMV_ram (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_motion_main_hw_PMV (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_motion_main_hw_inhbi_ram (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_motion_main_hw_inhbi (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_motion_main_hw_ldibs_ram (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_motion_main_hw_ldibs (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_motion_main_hw_mojbC_ram (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_motion_main_hw_mojbC (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_store (VERI-9002)
INFO: analyzing module motion_vivado_dma64_w32_top (VERI-9002)
INFO: analyzing module mult (VERI-9002)
INFO: analyzing module multiplier (VERI-9002)
INFO: analyzing module norm_div_sqrt_mvp (VERI-9002)
INFO: analyzing module nrbd_nrsc_mvp (VERI-9002)
ERROR: compilation unit has not been closed before this analyze call (VERI-1873)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(22): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.vh" included at line 22. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(22): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv' (VERI-2320)
INFO: analyzing module pd_async_mux_ctrl (VERI-9002)
INFO: analyzing module pd_async_mux_se (VERI-9002)
INFO: analyzing module pd_async_mux_dp (VERI-9002)
INFO: analyzing module pd_async_demux_se (VERI-9002)
INFO: analyzing module pd_async_demux_dp (VERI-9002)
INFO: analyzing module pd_mux_tx_clk_se (VERI-9002)
INFO: analyzing module pd_mux_tx_clk_dp (VERI-9002)
INFO: analyzing module pd_demux_rx_clk_se (VERI-9002)
INFO: analyzing module pd_demux_rx_clk_dp (VERI-9002)
INFO: analyzing module pd_demux_rx_clk_core (VERI-9002)
INFO: analyzing module pd_mux_ctrl_core (VERI-9002)
INFO: analyzing module pd_mux_ctrl_fsm (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(917): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_functions.vh" included at line 917. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(917): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv' (VERI-2320)
INFO: analyzing module pd_mux_core (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(1225): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_pattern.vh" included at line 1225. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(1225): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(1227): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/generic_hdl/common_functions.vh" included at line 1227. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(1227): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv' (VERI-2320)
INFO: analyzing module pd_demux_core (VERI-9002)
INFO: analyzing module pd_demux_core_en (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(1499): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_pattern.vh" included at line 1499. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(1499): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv' (VERI-2320)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(1501): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/generic_hdl/common_functions.vh" included at line 1501. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(1501): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv' (VERI-2320)
INFO: analyzing module pd_muxdemux_sync (VERI-9002)
INFO: analyzing module pd_muxdemux_sync_rising (VERI-9002)
INFO: analyzing module pd_muxdemux_sync_falling (VERI-9002)
INFO: analyzing module pd_muxdemux_sync_event (VERI-9002)
INFO: analyzing module pd_demux_bitslip_4 (VERI-9002)
INFO: analyzing module pd_demux_bitslip_8 (VERI-9002)
INFO: analyzing module pd_muxdemux_delay (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_bb.sv(24): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.vh" included at line 24. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_bb.sv(24): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_bb.sv' (VERI-2320)
INFO: analyzing module pd_mux_ctrl_rx_training_errors (VERI-9002)
INFO: analyzing module pd_demux_training_error (VERI-9002)
INFO: analyzing module pd_demux_enable (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_x7series.sv(22): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.vh" included at line 22. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_x7series.sv(22): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_x7series.sv' (VERI-2320)
INFO: analyzing module pd_mux_ctrl_clkgen_x7series (VERI-9002)
INFO: analyzing module pd_mux_ctrl_rstgen_x7series (VERI-9002)
INFO: analyzing module pd_mux_lut_LUTSDR4_x7series (VERI-9002)
INFO: analyzing module pd_mux_lut_LUTSDR8_x7series (VERI-9002)
INFO: analyzing module pd_mux_lut_LUTDDR4_x7series (VERI-9002)
INFO: analyzing module pd_mux_lut_LUTDDR8_x7series (VERI-9002)
INFO: analyzing module pd_mux_ctrl_bit_period_measurement_x7series (VERI-9002)
INFO: analyzing module pd_mux_serdes_x7series (VERI-9002)
INFO: analyzing module pd_demux_serdes_x7series (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_x7series.sv(947): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_pattern.vh" included at line 947. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_x7series.sv(947): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_x7series.sv' (VERI-2320)
INFO: analyzing module pd_mux_tx_clk_x7series (VERI-9002)
INFO: analyzing module pd_demux_rx_clk_x7series (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_xultrascale.sv(22): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.vh" included at line 22. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_xultrascale.sv(22): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_xultrascale.sv' (VERI-2320)
INFO: analyzing module pd_mux_ctrl_clkgen_xultrascale (VERI-9002)
INFO: analyzing module pd_mux_ctrl_rstgen_xultrascale (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_xultrascale.sv(289): WARNING: macro 'STATES' is redefined (VERI-1295)
INFO: analyzing module pd_mux_serdes_xultrascale (VERI-9002)
INFO: analyzing module pd_demux_serdes_xultrascale (VERI-9002)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_xultrascale.sv(542): INFO: Compiling verilog file "/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_pattern.vh" included at line 542. (VERI-9003)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_xultrascale.sv(542): INFO: back to file '/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux_xultrascale.sv' (VERI-2320)
INFO: analyzing module pd_mux_tx_clk_xultrascale (VERI-9002)
INFO: analyzing module pd_demux_rx_clk_xultrascale (VERI-9002)
INFO: analyzing module perf_counters (VERI-9002)
INFO: analyzing module plic_regs (VERI-9002)
INFO: analyzing module plic_top (VERI-9002)
INFO: analyzing module popcount (VERI-9002)
INFO: analyzing module preprocess_mvp (VERI-9002)
INFO: analyzing module pri_enc (VERI-9002)
INFO: analyzing module pri_enc_half (VERI-9002)
INFO: analyzing module ptw (VERI-9002)
INFO: analyzing module pulp_clock_gating (VERI-9002)
INFO: analyzing module pulp_clock_mux2 (VERI-9002)
INFO: analyzing module pulp_sync (VERI-9002)
INFO: analyzing module ras (VERI-9002)
INFO: analyzing module re_name (VERI-9002)
INFO: analyzing module regslice_both (VERI-9002)
INFO: analyzing module regslice_forward (VERI-9002)
INFO: analyzing module regslice_reverse (VERI-9002)
INFO: analyzing module regslice_both_w1 (VERI-9002)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
INFO: analyzing module ibuf (VERI-9002)
INFO: analyzing module obuf (VERI-9002)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma32_w32/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma32_w32/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma32_w32/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma32_w32/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma32_w32/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma32_w32/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma32_w32/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma32_w32/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma64_w32/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma64_w32/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma64_w32/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma64_w32/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma64_w32/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma64_w32/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma64_w32/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma64_w32/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes_vivado/aes_vivado_dma32_w32/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes_vivado/aes_vivado_dma32_w32/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes_vivado/aes_vivado_dma32_w32/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes_vivado/aes_vivado_dma32_w32/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes_vivado/aes_vivado_dma32_w32/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes_vivado/aes_vivado_dma32_w32/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes_vivado/aes_vivado_dma32_w32/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes_vivado/aes_vivado_dma32_w32/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes_vivado/aes_vivado_dma64_w32/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes_vivado/aes_vivado_dma64_w32/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes_vivado/aes_vivado_dma64_w32/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes_vivado/aes_vivado_dma64_w32/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes_vivado/aes_vivado_dma64_w32/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes_vivado/aes_vivado_dma64_w32/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes_vivado/aes_vivado_dma64_w32/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes_vivado/aes_vivado_dma64_w32/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/blowfish_vivado/blowfish_vivado_dma32_w8/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/blowfish_vivado/blowfish_vivado_dma32_w8/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/blowfish_vivado/blowfish_vivado_dma32_w8/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/blowfish_vivado/blowfish_vivado_dma32_w8/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/blowfish_vivado/blowfish_vivado_dma32_w8/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/blowfish_vivado/blowfish_vivado_dma32_w8/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/blowfish_vivado/blowfish_vivado_dma32_w8/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/blowfish_vivado/blowfish_vivado_dma32_w8/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/blowfish_vivado/blowfish_vivado_dma64_w8/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/blowfish_vivado/blowfish_vivado_dma64_w8/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/blowfish_vivado/blowfish_vivado_dma64_w8/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/blowfish_vivado/blowfish_vivado_dma64_w8/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/blowfish_vivado/blowfish_vivado_dma64_w8/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/blowfish_vivado/blowfish_vivado_dma64_w8/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/blowfish_vivado/blowfish_vivado_dma64_w8/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/blowfish_vivado/blowfish_vivado_dma64_w8/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfadd_vivado/dfadd_vivado_dma64_w64/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfadd_vivado/dfadd_vivado_dma64_w64/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfadd_vivado/dfadd_vivado_dma64_w64/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfadd_vivado/dfadd_vivado_dma64_w64/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfadd_vivado/dfadd_vivado_dma64_w64/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfadd_vivado/dfadd_vivado_dma64_w64/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfadd_vivado/dfadd_vivado_dma64_w64/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfadd_vivado/dfadd_vivado_dma64_w64/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfdiv_vivado/dfdiv_vivado_dma64_w64/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfdiv_vivado/dfdiv_vivado_dma64_w64/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfdiv_vivado/dfdiv_vivado_dma64_w64/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfdiv_vivado/dfdiv_vivado_dma64_w64/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfdiv_vivado/dfdiv_vivado_dma64_w64/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfdiv_vivado/dfdiv_vivado_dma64_w64/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfdiv_vivado/dfdiv_vivado_dma64_w64/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfdiv_vivado/dfdiv_vivado_dma64_w64/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfmul_vivado/dfmul_vivado_dma64_w64/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfmul_vivado/dfmul_vivado_dma64_w64/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfmul_vivado/dfmul_vivado_dma64_w64/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfmul_vivado/dfmul_vivado_dma64_w64/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfmul_vivado/dfmul_vivado_dma64_w64/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfmul_vivado/dfmul_vivado_dma64_w64/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfmul_vivado/dfmul_vivado_dma64_w64/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfmul_vivado/dfmul_vivado_dma64_w64/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfsin_vivado/dfsin_vivado_dma64_w64/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfsin_vivado/dfsin_vivado_dma64_w64/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfsin_vivado/dfsin_vivado_dma64_w64/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfsin_vivado/dfsin_vivado_dma64_w64/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfsin_vivado/dfsin_vivado_dma64_w64/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfsin_vivado/dfsin_vivado_dma64_w64/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfsin_vivado/dfsin_vivado_dma64_w64/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfsin_vivado/dfsin_vivado_dma64_w64/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/gsm_vivado/gsm_vivado_dma32_w16/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/gsm_vivado/gsm_vivado_dma32_w16/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/gsm_vivado/gsm_vivado_dma32_w16/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/gsm_vivado/gsm_vivado_dma32_w16/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/gsm_vivado/gsm_vivado_dma32_w16/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/gsm_vivado/gsm_vivado_dma32_w16/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/gsm_vivado/gsm_vivado_dma32_w16/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/gsm_vivado/gsm_vivado_dma32_w16/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/gsm_vivado/gsm_vivado_dma64_w16/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/gsm_vivado/gsm_vivado_dma64_w16/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/gsm_vivado/gsm_vivado_dma64_w16/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/gsm_vivado/gsm_vivado_dma64_w16/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/gsm_vivado/gsm_vivado_dma64_w16/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/gsm_vivado/gsm_vivado_dma64_w16/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/gsm_vivado/gsm_vivado_dma64_w16/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/gsm_vivado/gsm_vivado_dma64_w16/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/mips_vivado/mips_vivado_dma32_w32/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/mips_vivado/mips_vivado_dma32_w32/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/mips_vivado/mips_vivado_dma32_w32/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/mips_vivado/mips_vivado_dma32_w32/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/mips_vivado/mips_vivado_dma32_w32/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/mips_vivado/mips_vivado_dma32_w32/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/mips_vivado/mips_vivado_dma32_w32/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/mips_vivado/mips_vivado_dma32_w32/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/mips_vivado/mips_vivado_dma64_w32/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/mips_vivado/mips_vivado_dma64_w32/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/mips_vivado/mips_vivado_dma64_w32/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/mips_vivado/mips_vivado_dma64_w32/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/mips_vivado/mips_vivado_dma64_w32/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/mips_vivado/mips_vivado_dma64_w32/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/mips_vivado/mips_vivado_dma64_w32/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/mips_vivado/mips_vivado_dma64_w32/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/motion_vivado/motion_vivado_dma32_w32/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/motion_vivado/motion_vivado_dma32_w32/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/motion_vivado/motion_vivado_dma32_w32/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/motion_vivado/motion_vivado_dma32_w32/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/motion_vivado/motion_vivado_dma32_w32/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/motion_vivado/motion_vivado_dma32_w32/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/motion_vivado/motion_vivado_dma32_w32/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/motion_vivado/motion_vivado_dma32_w32/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/motion_vivado/motion_vivado_dma64_w32/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/motion_vivado/motion_vivado_dma64_w32/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/motion_vivado/motion_vivado_dma64_w32/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/motion_vivado/motion_vivado_dma64_w32/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/motion_vivado/motion_vivado_dma64_w32/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/motion_vivado/motion_vivado_dma64_w32/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/motion_vivado/motion_vivado_dma64_w32/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/motion_vivado/motion_vivado_dma64_w32/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma32_w8/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma32_w8/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma32_w8/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma32_w8/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma32_w8/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma32_w8/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma32_w8/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma32_w8/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module regslice_both (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(8): WARNING: overwriting previous definition of module 'regslice_both' (VERI-1206)
INFO: analyzing module regslice_forward (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(93): WARNING: overwriting previous definition of module 'regslice_forward' (VERI-1206)
INFO: analyzing module regslice_reverse (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(142): WARNING: overwriting previous definition of module 'regslice_reverse' (VERI-1206)
INFO: analyzing module regslice_both_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(190): WARNING: overwriting previous definition of module 'regslice_both_w1' (VERI-1206)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(274): WARNING: overwriting previous definition of module 'regslice_forward_w1' (VERI-1206)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(323): WARNING: overwriting previous definition of module 'regslice_reverse_w1' (VERI-1206)
INFO: analyzing module ibuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(372): WARNING: overwriting previous definition of module 'ibuf' (VERI-1206)
INFO: analyzing module obuf (VERI-9002)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(402): WARNING: overwriting previous definition of module 'obuf' (VERI-1206)
INFO: analyzing module riscv_clint_wrap (VERI-9002)
INFO: analyzing module riscv_plic_wrap (VERI-9002)
INFO: analyzing module roundtrip_time_average (VERI-9002)
INFO: analyzing module roundtrip_time_average (VERI-9002)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/monitor/roundtrip_monitor/roundtrip_time_average.sv(16): WARNING: overwriting previous definition of module 'roundtrip_time_average' (VERI-1206)
INFO: analyzing module roundtrip_time_monitor (VERI-9002)
INFO: analyzing module roundtrip_time_monitor (VERI-9002)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/monitor/roundtrip_monitor/roundtrip_time_monitor.sv(15): WARNING: overwriting previous definition of module 'roundtrip_time_monitor' (VERI-1206)
INFO: analyzing module rr_arb_tree (VERI-9002)
INFO: analyzing module rrarbiter (VERI-9002)
INFO: analyzing module rv_plic_gateway (VERI-9002)
INFO: analyzing module rv_plic_target (VERI-9002)
INFO: analyzing module scoreboard (VERI-9002)
INFO: analyzing module serdiv (VERI-9002)
INFO: analyzing module sgmii_vcu118_reset_sync (VERI-9002)
INFO: analyzing module sha3_axis_wrapper (VERI-9002)
INFO: analyzing module sha3_rtl_basic_dma64 (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_compute (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_dataflow_in_loop_eOg (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_dataflow_in_loop_eOg_memcore_ram (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_dataflow_in_loop_eOg_memcore (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_dataflow_in_loop_ibs (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_dataflow_in_loop_ibs_memcore_ram (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_dataflow_in_loop_ibs_memcore (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_load47 (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_p_ZL10sha_updatePKhiP (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_p_ZL12local_memsetPji (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_p_ZL13sha_transfobkb_ram (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_p_ZL13sha_transfobkb (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_p_ZL13sha_transformPj (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_sha_main_hw (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_sha_main_hw_sha_icud_ram (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_sha_main_hw_sha_icud (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_sha_main_hw_sha_idEe_ram (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_sha_main_hw_sha_idEe (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_store (VERI-9002)
INFO: analyzing module sha_vivado_dma32_w8_top (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_compute (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_dataflow_in_loop_eOg (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_dataflow_in_loop_eOg_memcore_ram (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_dataflow_in_loop_eOg_memcore (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_dataflow_in_loop_mb6 (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_dataflow_in_loop_mb6_memcore_ram (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_dataflow_in_loop_mb6_memcore (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_load47 (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_p_ZL10sha_updatePKhiP (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_p_ZL12local_memsetPji (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_p_ZL13sha_transfobkb_ram (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_p_ZL13sha_transfobkb (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_p_ZL13sha_transformPj (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_sha_main_hw (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_sha_main_hw_sha_icud_ram (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_sha_main_hw_sha_icud (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_sha_main_hw_sha_idEe_ram (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_sha_main_hw_sha_idEe (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_store (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_top (VERI-9002)
INFO: analyzing module sha_vivado_dma64_w8_top_mux_864_8_1_1 (VERI-9002)
INFO: analyzing module shift_reg (VERI-9002)
INFO: analyzing module spill_register (VERI-9002)
INFO: analyzing module sram_behav (VERI-9002)
INFO: analyzing module sram (VERI-9002)
INFO: analyzing module std_cache_subsystem (VERI-9002)
INFO: analyzing module std_icache (VERI-9002)
INFO: analyzing module std_nbdcache (VERI-9002)
INFO: analyzing module store_buffer (VERI-9002)
INFO: analyzing module store_unit (VERI-9002)
INFO: analyzing module stream_arbiter (VERI-9002)
INFO: analyzing module stream_arbiter_flushable (VERI-9002)
INFO: analyzing module stream_delay (VERI-9002)
INFO: analyzing module stream_demux (VERI-9002)
INFO: analyzing module stream_mux (VERI-9002)
INFO: analyzing module sync (VERI-9002)
INFO: analyzing module sync_wedge (VERI-9002)
INFO: analyzing module tag_cmp (VERI-9002)
INFO: analyzing module tlb (VERI-9002)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/tlb.sv(231): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
INFO: analyzing module unisim_sram_b_10abits (VERI-9002)
INFO: analyzing module unisim_sram_b_11abits (VERI-9002)
INFO: analyzing module unisim_sram_b_12abits (VERI-9002)
INFO: analyzing module unisim_sram_b_13abits (VERI-9002)
INFO: analyzing module unisim_sram_b_14abits (VERI-9002)
INFO: analyzing module unisim_sram_b_15abits (VERI-9002)
INFO: analyzing module unisim_sram_b_16abits (VERI-9002)
INFO: analyzing module unisim_sram_b_17abits (VERI-9002)
INFO: analyzing module unisim_sram_b_18abits (VERI-9002)
INFO: analyzing module unisim_sram_b_19abits (VERI-9002)
INFO: analyzing module unisim_sram_b_20abits (VERI-9002)
INFO: analyzing module unisim_sram_b_6abits (VERI-9002)
INFO: analyzing module unisim_sram_b_7abits (VERI-9002)
INFO: analyzing module unisim_sram_b_8abits (VERI-9002)
INFO: analyzing module unisim_sram_b_9abits (VERI-9002)
INFO: analyzing module Write_Logic (VERI-9002)
INFO: analyzing module wt_axi_adapter (VERI-9002)
INFO: analyzing module wt_cache_subsystem (VERI-9002)
INFO: analyzing module wt_dcache (VERI-9002)
INFO: analyzing module wt_dcache_ctrl (VERI-9002)
INFO: analyzing module wt_dcache_inval (VERI-9002)
INFO: analyzing module wt_dcache_mem (VERI-9002)
INFO: analyzing module wt_dcache_missunit (VERI-9002)
INFO: analyzing module wt_dcache_wbuffer (VERI-9002)
INFO: analyzing module wt_icache (VERI-9002)
INFO: analyzing module wt_l15_adapter (VERI-9002)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socgen/esp/esp_global.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'esp_global'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/socs/profpga-xc7v2000t/socgen/esp/esp_global.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'esp_global'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/stdlib/config_types.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'config_types'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/misc/stdlib/config_types.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'config_types'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/stdlib/config.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'config'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/misc/stdlib/config.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'config'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/stdlib/version.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'version'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/misc/stdlib/version.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'version'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/stdlib/stdlib.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'stdlib'

INFO: analyzing package body 'stdlib'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/misc/stdlib/stdlib.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'stdlib'

INFO: analyzing package body 'stdlib'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/gencomp.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'gencomp'

/home/montanaro/esp_experimental/rtl/techmap/maps/gencomp.vhd(882): INFO: The direction of input port <rstn> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/gencomp.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'gencomp'

/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/gencomp.vhd(882): INFO: The direction of input port <rstn> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/sld_devices.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'sld_devices'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/socs/profpga-xc7v2000t/socketgen/sld_devices.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'sld_devices'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/bus/amba.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'amba'

INFO: analyzing package body 'amba'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/bus/amba.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'amba'

INFO: analyzing package body 'amba'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/bus/devices.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'devices'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/bus/devices.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'devices'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'genacc'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'genacc'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/coretypes.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'coretypes'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/cores/leon3/coretypes.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'coretypes'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_regmap.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'esp_acc_regmap'

INFO: analyzing package body 'esp_acc_regmap'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/proxy/esp_acc_regmap.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'esp_acc_regmap'

INFO: analyzing package body 'esp_acc_regmap'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'monitor_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/monitor/monitor_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'monitor_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/nocpackage.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'nocpackage'

INFO: analyzing package body 'nocpackage'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/noc/nocpackage.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'nocpackage'

INFO: analyzing package body 'nocpackage'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/allcaches.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allcaches'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/socs/profpga-xc7v2000t/socketgen/allcaches.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allcaches'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/misc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'misc'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/misc/misc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'misc'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'cachepackage'

INFO: analyzing package body 'cachepackage'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/caches/cachepackage.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'cachepackage'

INFO: analyzing package body 'cachepackage'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/csr/esp_csr_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'esp_csr_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/csr/esp_csr_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'esp_csr_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'tile'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/proxy/tile.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'tile'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/sldacc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'sldacc'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/socs/profpga-xc7v2000t/socketgen/sldacc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'sldacc'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socgen/grlib/grlib_config.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'grlib_config'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/socs/profpga-xc7v2000t/socgen/grlib/grlib_config.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'grlib_config'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/leon3.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'leon3'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/cores/leon3/leon3.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'leon3'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socgen/esp/socmap.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'socmap'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/socs/profpga-xc7v2000t/socgen/esp/socmap.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'socmap'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/adpcm_wrapper.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'adpcm_wrapper' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'adpcm_wrapper' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'unisim_syncram' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(76): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(76): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(76): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(76): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(76): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(86): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(86): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(87): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(87): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(88): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(88): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(88): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(88): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(89): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(89): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(90): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(90): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(97): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(98): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(98): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(98): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(99): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(99): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(100): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(100): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(100): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(106): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(107): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(107): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(107): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(108): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(108): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(109): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(109): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(109): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(115): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(116): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(116): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(116): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(117): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(117): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(118): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(118): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(118): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(124): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(124): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(125): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(125): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(125): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(125): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(125): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(131): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(131): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(132): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(132): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(132): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(132): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(132): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(138): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(138): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(139): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(139): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(139): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(139): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(139): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(146): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(146): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(146): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(146): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(146): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'unisim_syncram_dp' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram_dp' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(229): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(229): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(230): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(230): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(231): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(231): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(231): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(231): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(232): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(232): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(233): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(233): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(246): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(246): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(247): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(247): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(248): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(248): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(248): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(248): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(249): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(249): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(250): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(250): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(263): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(263): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(264): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(264): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(265): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(265): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(265): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(265): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(266): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(266): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(267): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(267): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(280): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(280): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(281): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(281): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(281): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(281): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(282): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(282): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(295): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(295): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(296): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(296): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(296): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(296): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(297): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(297): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(310): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(310): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(311): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(311): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(311): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(311): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(312): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(312): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(330): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(330): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(331): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(331): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(331): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(331): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(332): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(332): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(411): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(411): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(412): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(412): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(412): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(412): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(413): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(413): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'unisim_syncram_2p' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram_2p' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'unisim_syncram64' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram64' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(559): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(559): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(559): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(559): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(560): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(560): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(560): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(560): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(561): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(561): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(561): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(561): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(566): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(566): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(566): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(566): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(567): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(567): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(569): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(569): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(569): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(569): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(570): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(570): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'unisim_syncram128' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram128' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(602): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(602): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(602): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(602): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(603): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(603): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(605): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(605): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(605): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(605): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(606): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(606): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'unisim_syncram128bw' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram128bw' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(652): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(652): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(652): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(652): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(653): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(653): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(653): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(653): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(654): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(654): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(654): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(654): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(661): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(661): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(661): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(662): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(662): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(662): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'unisim_syncram_be' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram_be' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(927): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(927): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(927): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(927): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(927): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/noc_interface_generic.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc_interface_generic' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'noc_interface_generic' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/queues/acc_tile_q.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'acc_tile_q' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'acc_tile_q' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/queues/acc_tile_q_1plane.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'acc_tile_q_1plane' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'acc_tile_q_1plane' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/allacc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allacc'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/socs/profpga-xc7v2000t/socketgen/allacc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allacc'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/parallel_acc_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'parallel_acc_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/acc_parallelism/parallel_acc_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'parallel_acc_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'adpcm_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'adpcm_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'aes256_rtl_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'aes256_rtl_rtl' (VHDL-9006)
INFO: analyzing entity 'aes_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'aes_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'blowfish_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'blowfish_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'dfadd_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'dfadd_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'dfdiv_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'dfdiv_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'dfmul_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'dfmul_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'dfsin_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'dfsin_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'generic_tb_rtl_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'generic_tb_rtl_rtl' (VHDL-9006)
INFO: analyzing entity 'gsm_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'gsm_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'mips_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'mips_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'motion_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'motion_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'sha3_rtl_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'sha3_rtl_rtl' (VHDL-9006)
INFO: analyzing entity 'sha_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'sha_vivado_rtl' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'adpcm_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'adpcm_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'aes256_rtl_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'aes256_rtl_rtl' (VHDL-9006)
INFO: analyzing entity 'aes_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'aes_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'blowfish_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'blowfish_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'dfadd_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'dfadd_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'dfdiv_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'dfdiv_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'dfmul_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'dfmul_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'dfsin_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'dfsin_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'generic_tb_rtl_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'generic_tb_rtl_rtl' (VHDL-9006)
INFO: analyzing entity 'gsm_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'gsm_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'mips_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'mips_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'motion_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'motion_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'sha3_rtl_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'sha3_rtl_rtl' (VHDL-9006)
INFO: analyzing entity 'sha_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'sha_vivado_rtl' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/adapters/ahb2axi_l.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahb2axi_l' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahb2axi_l' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ddr/ahb2mig_7series_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'ahb2mig_7series_pkg'

INFO: analyzing package body 'ahb2mig_7series_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ddr/ahb2bsg_dmc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahb2bsg_dmc' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahb2bsg_dmc' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ddr/ahb2mig_7series.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahb2mig_7series' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahb2mig_7series' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ddr/ahb2mig_7series_profpga.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahb2mig_7series_profpga' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahb2mig_7series_profpga' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ddr/ahb2mig_ebddr4r5.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahb2mig_ebddr4r5' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahb2mig_ebddr4r5' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ddr/ahb2mig_up.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahb2mig_up' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahb2mig_up' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'StdIO'

/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(52): ERROR: a homograph of 'hread' is already declared in this region (VHDL-1005)
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(39): INFO: 'hread' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(57): ERROR: a homograph of 'hread' is already declared in this region (VHDL-1005)
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(44): INFO: 'hread' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(67): ERROR: a homograph of 'hwrite' is already declared in this region (VHDL-1005)
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: 'hwrite' is declared here
INFO: analyzing package body 'StdIO'

/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(215): ERROR: a homograph of 'hread' is already declared in this region (VHDL-1005)
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(39): INFO: 'hread' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(225): ERROR: a homograph of 'hread' is already declared in this region (VHDL-1005)
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(44): INFO: 'hread' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(262): ERROR: a homograph of 'hwrite' is already declared in this region (VHDL-1005)
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: 'hwrite' is declared here
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'testlib'

/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(62): ERROR: a homograph of 'compare' is already declared in this region (VHDL-1005)
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(57): INFO: 'compare' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(126): ERROR: a homograph of 'check' is already declared in this region (VHDL-1005)
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(108): INFO: 'check' is declared here
INFO: analyzing package body 'testlib'

/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(248): ERROR: a homograph of 'compare' is already declared in this region (VHDL-1005)
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(57): INFO: 'compare' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(399): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(401): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(405): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(407): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(429): ERROR: multiple conflicting declarations of 'write' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(294): INFO: 'write' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(73): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(431): ERROR: multiple conflicting declarations of 'write' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(294): INFO: 'write' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(73): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(441): ERROR: a homograph of 'check' is already declared in this region (VHDL-1005)
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(108): INFO: 'check' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(456): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(458): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(462): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(464): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(645): ERROR: multiple conflicting declarations of 'hread' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(310): INFO: 'hread' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(39): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sim/utils/testlib.vhd(746): ERROR: multiple conflicting declarations of 'hread' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(310): INFO: 'hread' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(39): INFO: found another match here (VHDL-1370)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/bus/ahbctrl.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahbctrl' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahbctrl' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/bus/ahbmst.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahbmst' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahbmst' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/ahbram.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahbram' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahbram' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/ahbram_buffer.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahbram_buffer' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahbram_buffer' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/ahbram_dp.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahbram_dp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahbram_dp' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/misc/ahbram_dp.vhd(141): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/ahbram_dp.vhd(141): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/ahbram_dp.vhd(141): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/ahbram_dp.vhd(141): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/ahbram_dp.vhd(141): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/ahbram_dp.vhd(141): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/ahbram_dp.vhd(142): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/ahbram_dp.vhd(142): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/ahbram_dp.vhd(142): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/ahbram_dp.vhd(142): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/ahbram_dp.vhd(142): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/ahbram_dp.vhd(142): WARNING: Positional port connection in entity/module instantiation <syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/ahbram_latencyIncreaser.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahbram_latencyIncreaser' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahbram_latencyincreaser' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sim/utils/sim.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'sim'

INFO: analyzing package body 'sim'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/ahbslm.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahbslm' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahbslm' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/uart/uart.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'uart'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ethernet/net.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'net'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/ahbslv2iolink.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahbslv2iolink' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahbslv2iolink' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/ahbslv2noc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahbslv2noc' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahbslv2noc' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahbtrace' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahbtrace' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahbtrace_mb' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahbtrace_mb' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahbtrace_mmb' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ahbtrace_mmb' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(645): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(645): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(645): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(646): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(646): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(646): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(647): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(653): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(653): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(653): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(654): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(654): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(654): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(655): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(660): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(660): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(660): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(661): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(661): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(661): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(662): WARNING: Positional port connection in entity/module instantiation <syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/uart/libdcom.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'libdcom'

INFO: analyzing package body 'libdcom'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ahbuart' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'ahbuart' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(67): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(67): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(67): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(67): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(67): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(67): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(70): WARNING: Positional port connection in entity/module instantiation <dcom_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(70): WARNING: Positional port connection in entity/module instantiation <dcom_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(70): WARNING: Positional port connection in entity/module instantiation <dcom_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(70): WARNING: Positional port connection in entity/module instantiation <dcom_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(70): WARNING: Positional port connection in entity/module instantiation <dcom_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(70): WARNING: Positional port connection in entity/module instantiation <dcom_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(70): WARNING: Positional port connection in entity/module instantiation <dcom_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(70): WARNING: Positional port connection in entity/module instantiation <dcom_uart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(72): WARNING: Positional port connection in entity/module instantiation <dcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(72): WARNING: Positional port connection in entity/module instantiation <dcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(72): WARNING: Positional port connection in entity/module instantiation <dcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(72): WARNING: Positional port connection in entity/module instantiation <dcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(72): WARNING: Positional port connection in entity/module instantiation <dcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(72): WARNING: Positional port connection in entity/module instantiation <dcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(72): WARNING: Positional port connection in entity/module instantiation <dcom> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/allclkgen.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allclkgen'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/allclkgen.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allclkgen'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/alldco.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'alldco'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/allddr.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allddr'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/allmem.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allmem'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/allmem.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allmem'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/allmul.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allmul'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/allpads.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allpads'

/home/montanaro/esp_experimental/rtl/techmap/maps/allpads.vhd(94): INFO: The direction of input port <rstn> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/allpll.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allpll'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/ariane/ariane_esp_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'ariane_esp_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'jtag_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/apb2jtag.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'apb2jtag' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'apb2jtag' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/apb2jtag_reg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'apb2jtag_reg' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'apb2jtag_reg' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/apb2noc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'apb2noc' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'apb2noc' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/uart/apbuart.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'apbuart' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'apbuart' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/ariane/ariane_axi_wrap.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ariane_axi_wrap' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ariane_axi_wrap' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/arith.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'arith'

INFO: analyzing package body 'arith'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/axis_fifo.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'axis_fifo' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'axis_fifo' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/acc_parallelism/axis_fifo.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'axis_fifo' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'axis_fifo' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/axislv2noc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'axislv2noc' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'axislv2noc' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/sldfpu/basic.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'basic'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/virtex7/buffer_unisim.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'clkbuf_xilinx' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'clkbuf_xilinx' (VHDL-9006)
INFO: analyzing entity 'clkmux_xilinx' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'clkmux_xilinx' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/sldfpu/bw.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'bw'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/bypassable_queue.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'bypassable_queue' (VHDL-1012)
INFO: analyzing architecture 'behavior' of entity 'bypassable_queue' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/caches.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'l2' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'l2' (VHDL-9006)
INFO: analyzing entity 'l2_spandex' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'l2_spandex' (VHDL-9006)
INFO: analyzing entity 'llc' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'llc' (VHDL-9006)
INFO: analyzing entity 'llc_spandex' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'llc_spandex' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/clkand.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'clkand' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'clkand' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'clkgen' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'clkgen' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(84): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex7> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(84): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex7> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(84): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex7> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(84): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex7> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(84): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex7> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(84): WARNING: Positional port connection in entity/module instantiation <clkgen_virtex7> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(89): WARNING: Positional port connection in entity/module instantiation <clkgen_virtexu> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(89): WARNING: Positional port connection in entity/module instantiation <clkgen_virtexu> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(89): WARNING: Positional port connection in entity/module instantiation <clkgen_virtexu> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(89): WARNING: Positional port connection in entity/module instantiation <clkgen_virtexu> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(89): WARNING: Positional port connection in entity/module instantiation <clkgen_virtexu> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(89): WARNING: Positional port connection in entity/module instantiation <clkgen_virtexu> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(94): WARNING: Positional port connection in entity/module instantiation <clkgen_virtexup> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(94): WARNING: Positional port connection in entity/module instantiation <clkgen_virtexup> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(94): WARNING: Positional port connection in entity/module instantiation <clkgen_virtexup> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(94): WARNING: Positional port connection in entity/module instantiation <clkgen_virtexup> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(94): WARNING: Positional port connection in entity/module instantiation <clkgen_virtexup> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(94): WARNING: Positional port connection in entity/module instantiation <clkgen_virtexup> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/virtex7/clkgen_unisim.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'clkgen_virtex5' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'clkgen_virtex5' (VHDL-9006)
INFO: analyzing entity 'pll_virtex7' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'pll_virtex7' (VHDL-9006)
INFO: analyzing entity 'pll_virtexu' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'pll_virtexu' (VHDL-9006)
INFO: analyzing entity 'pll_virtexup' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'pll_virtexup' (VHDL-9006)
INFO: analyzing entity 'clkbuf_unisim' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'clkbuf_unisim' (VHDL-9006)
INFO: analyzing entity 'clkgen_virtex7' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'clkgen_virtex7' (VHDL-9006)
INFO: analyzing entity 'clkgen_virtexu' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'clkgen_virtexu' (VHDL-9006)
INFO: analyzing entity 'clkgen_virtexup' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'clkgen_virtexup' (VHDL-9006)
INFO: analyzing entity 'clkand_unisim' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'clkand_unisim' (VHDL-9006)
INFO: analyzing entity 'clkmux_unisim' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'clkmux_unisim' (VHDL-9006)
INFO: analyzing entity 'clkmuxctrl_unisim' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'clkmuxctrl_unisim' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/clkmux.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'clkmux' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'clkmux' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/clkpad.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'clkpad' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'clkpad' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkpad.vhd(45): WARNING: Positional port connection in entity/module instantiation <gf12_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkpad.vhd(45): WARNING: Positional port connection in entity/module instantiation <gf12_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkpad.vhd(49): WARNING: Positional port connection in entity/module instantiation <unisim_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkpad.vhd(49): WARNING: Positional port connection in entity/module instantiation <unisim_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkpad.vhd(49): WARNING: Positional port connection in entity/module instantiation <unisim_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkpad.vhd(49): WARNING: Positional port connection in entity/module instantiation <unisim_clkpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/clkpad_ds.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'clkpad_ds' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'clkpad_ds' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkpad_ds.vhd(50): WARNING: Positional port connection in entity/module instantiation <unisim_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkpad_ds.vhd(50): WARNING: Positional port connection in entity/module instantiation <unisim_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkpad_ds.vhd(50): WARNING: Positional port connection in entity/module instantiation <unisim_clkpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/counter_jtag.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'counter_jtag' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'counter_jtag' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/sparc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'sparc'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sim/utils/sparc_disas.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'sparc_disas'

INFO: analyzing package body 'sparc_disas'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sim/utils/cpu_disas.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'cpu_disas' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'cpu_disas' (VHDL-9006)
INFO: analyzing entity 'fpu_disas' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'fpu_disas' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/queues/cpu_tile_q.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'cpu_tile_q' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'cpu_tile_q' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/queues/cpu_tile_q_1plane.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'cpu_tile_q_1plane' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'cpu_tile_q_1plane' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/dco.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dco' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'dco' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/dco.vhd(51): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/dco.vhd(51): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/dco.vhd(51): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/dco.vhd(51): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/dco.vhd(51): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/uart/dcom.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dcom' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'dcom' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/uart/dcom_uart.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dcom_uart' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'dcom_uart' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/inferred/ddr_inferred.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'gen_iddr_reg' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'gen_iddr_reg' (VHDL-9006)
INFO: analyzing entity 'gen_oddr_reg' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'gen_oddr_reg' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ddr_ireg' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ddr_ireg' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <unisim_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <unisim_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <unisim_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <unisim_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <unisim_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <unisim_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <unisim_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(53): WARNING: Positional port connection in entity/module instantiation <unisim_iddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ddr_oreg' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ddr_oreg' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(49): WARNING: Positional port connection in entity/module instantiation <gen_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(54): WARNING: Positional port connection in entity/module instantiation <unisim_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(54): WARNING: Positional port connection in entity/module instantiation <unisim_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(54): WARNING: Positional port connection in entity/module instantiation <unisim_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(54): WARNING: Positional port connection in entity/module instantiation <unisim_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(54): WARNING: Positional port connection in entity/module instantiation <unisim_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(54): WARNING: Positional port connection in entity/module instantiation <unisim_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(54): WARNING: Positional port connection in entity/module instantiation <unisim_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(54): WARNING: Positional port connection in entity/module instantiation <unisim_oddr_reg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/virtex7/ddr_unisim.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'unisim_iddr_reg' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'unisim_iddr_reg' (VHDL-9006)
INFO: analyzing entity 'unisim_oddr_reg' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'unisim_oddr_reg' (VHDL-9006)
INFO: analyzing entity 'oddrc3e' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'oddrc3e' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/demux_1to2.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'demux_1to2' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'demux_1to2' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/demux_1to6.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'demux_1to6' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'demux_1to6' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/demux_1to6_vs.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'demux_1to6_vs' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'demux_1to6_vs' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/dma_ctrl_mux.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dma_ctrl_mux' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'dma_ctrl_mux' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/acc_parallelism/dma_ctrl_mux.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dma_ctrl_mux' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'dma_ctrl_mux' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/dma_multi_read.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dma_multi_read' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'dma_multi_read' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/acc_parallelism/dma_multi_read.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dma_multi_read' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'dma_multi_read' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/dma_multi_write.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dma_multi_write' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'dma_multi_write' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/acc_parallelism/dma_multi_write.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dma_multi_write' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'dma_multi_write' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/gm_dual_clock_fifo/dual_clock_fifo_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'dual_clock_fifo_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/queues/empty_tile_q.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'empty_tile_q' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'empty_tile_q' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/queues/empty_tile_q_1plane.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'empty_tile_q_1plane' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'empty_tile_q_1plane' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/tiles/tiles_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'tiles_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/tiles/fpga/tiles_fpga_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'tiles_fpga_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/tiles/esp.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'esp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'esp' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'esp_acc_dma' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'esp_acc_dma' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'esp_acc_dma' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'esp_acc_dma' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_tlb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'esp_acc_tlb' (VHDL-1012)
INFO: analyzing architecture 'tlb' of entity 'esp_acc_tlb' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/proxy/esp_acc_tlb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'esp_acc_tlb' (VHDL-1012)
INFO: analyzing architecture 'tlb' of entity 'esp_acc_tlb' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'grethpkg'

INFO: analyzing package body 'grethpkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/esp_init.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'esp_init' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'esp_init' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/misc/esp_init.vhd(252): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/esp_init.vhd(252): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/esp_init.vhd(252): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/esp_init.vhd(252): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/esp_init.vhd(252): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/esp_init.vhd(252): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/csr/esp_tile_csr.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'esp_tile_csr' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'esp_tile_csr' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ethernet/eth_ahb_mst.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'eth_ahb_mst' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'eth_ahb_mst' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ethernet/eth_edcl_ahb_mst.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'eth_edcl_ahb_mst' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'eth_edcl_ahb_mst' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ethernet/eth_rstgen.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'eth_rstgen' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'eth_rstgen' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ethernet/ethcomp.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'ethcomp'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ethernet/ethernet_mac.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'ethernet_mac'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/ext2ahbm.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'ext2ahbm' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'ext2ahbm' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/fifo.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fifo0' (VHDL-1012)
INFO: analyzing architecture 'behavior' of entity 'fifo0' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/fifo1.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fifo1' (VHDL-1012)
INFO: analyzing architecture 'behavior' of entity 'fifo1' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/fifo2.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fifo2' (VHDL-1012)
INFO: analyzing architecture 'behavior' of entity 'fifo2' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/fifo3.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fifo3' (VHDL-1012)
INFO: analyzing architecture 'behavior' of entity 'fifo3' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/caches/fifo_custom.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fifo_custom' (VHDL-1012)
INFO: analyzing architecture 'behavior' of entity 'fifo_custom' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'generic_fifo' (VHDL-1012)
INFO: analyzing architecture 'rtl_fifo' of entity 'generic_fifo' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd(246): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd(246): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd(246): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd(246): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd(246): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd(246): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd(246): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd(246): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd(251): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd(251): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd(251): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd(251): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd(251): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd(251): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd(251): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd(251): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/fixen_64to32.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fixen_64to32' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fixen_64to32' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/proxy/fixen_64to32.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fixen_64to32' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fixen_64to32' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/fpga_proxy_jtag.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fpga_proxy_jtag' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fpga_proxy_jtag' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/sockets/jtag/fpga_proxy_jtag.vhd(142): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/jtag/fpga_proxy_jtag.vhd(143): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/jtag/fpga_proxy_jtag.vhd(144): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/jtag/fpga_proxy_jtag.vhd(145): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/jtag/fpga_proxy_jtag.vhd(146): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/jtag/fpga_proxy_jtag.vhd(147): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/jtag/fpga_proxy_jtag.vhd(148): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/jtag/fpga_proxy_jtag.vhd(149): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_acc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fpga_tile_acc' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fpga_tile_acc' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_acc.vhd(191): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_acc.vhd(191): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_acc.vhd(191): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_acc.vhd(191): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_acc.vhd(191): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_cpu.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fpga_tile_cpu' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fpga_tile_cpu' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_cpu.vhd(194): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_cpu.vhd(194): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_cpu.vhd(194): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_cpu.vhd(194): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_cpu.vhd(194): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_empty.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fpga_tile_empty' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fpga_tile_empty' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_empty.vhd(133): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_empty.vhd(133): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_empty.vhd(133): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_empty.vhd(133): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_empty.vhd(133): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_io.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fpga_tile_io' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fpga_tile_io' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_io.vhd(148): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_io.vhd(148): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_io.vhd(148): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_io.vhd(148): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_io.vhd(148): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_mem.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fpga_tile_mem' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fpga_tile_mem' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_mem.vhd(155): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_mem.vhd(155): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_mem.vhd(155): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_mem.vhd(155): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_mem.vhd(155): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_slm.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fpga_tile_slm' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fpga_tile_slm' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/caches/gencaches.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'gencaches'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/genram_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'genram_pkg'

INFO: analyzing package body 'genram_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/gp_arbiter.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'gp_arbiter' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'gp_arbiter' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/timer/gptimer_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'gptimer_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/timer/gptimer.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'gptimer' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'gptimer' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'greth' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'greth' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(343): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(343): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(343): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(343): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(343): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(344): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(344): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(344): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(348): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(348): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(348): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(348): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(348): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(349): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(349): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(349): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(356): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(356): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(356): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(356): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(356): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(357): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(357): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(357): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(359): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(359): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(359): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(359): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(359): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(360): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(360): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(360): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth_rx.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'greth_rx' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'greth_rx' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth_rx.vhd(107): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth_rx.vhd(107): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth_rx.vhd(107): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth_rx.vhd(107): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth_rx.vhd(107): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth_tx.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'greth_tx' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'greth_tx' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth_tx.vhd(181): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth_tx.vhd(181): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth_tx.vhd(181): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth_tx.vhd(181): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth_tx.vhd(181): WARNING: Positional port connection in entity/module instantiation <eth_rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'grethc' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'grethc' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethc.vhd(2556): WARNING: Positional port connection in entity/module instantiation <eth_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethc.vhd(2556): WARNING: Positional port connection in entity/module instantiation <eth_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethc.vhd(2556): WARNING: Positional port connection in entity/module instantiation <eth_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethc.vhd(2556): WARNING: Positional port connection in entity/module instantiation <eth_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethc.vhd(2556): WARNING: Positional port connection in entity/module instantiation <eth_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethc.vhd(2556): WARNING: Positional port connection in entity/module instantiation <eth_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethc.vhd(2556): WARNING: Positional port connection in entity/module instantiation <eth_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethc.vhd(2556): WARNING: Positional port connection in entity/module instantiation <eth_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethc.vhd(2560): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethc.vhd(2560): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethc.vhd(2560): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethc.vhd(2560): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethc.vhd(2560): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethc.vhd(2560): WARNING: Positional port connection in entity/module instantiation <eth_edcl_ahb_mst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethm.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'grethm' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'grethm' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'grmux2' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'grmux2' (VHDL-9006)
INFO: analyzing entity 'grmux2v' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'grmux2v' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(56): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(56): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(56): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(56): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'grdff' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'grdff' (VHDL-9006)
INFO: analyzing entity 'gror2' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'gror2' (VHDL-9006)
INFO: analyzing entity 'grand12' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'grand12' (VHDL-9006)
INFO: analyzing entity 'grnand2' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'grnand2' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/grgates.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'grmux2' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'grmux2' (VHDL-9006)
INFO: analyzing entity 'grmux2v' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'grmux2v' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/grgates.vhd(56): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/grgates.vhd(56): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/grgates.vhd(56): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/grgates.vhd(56): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'grdff' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'grdff' (VHDL-9006)
INFO: analyzing entity 'gror2' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'gror2' (VHDL-9006)
INFO: analyzing entity 'grand12' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'grand12' (VHDL-9006)
INFO: analyzing entity 'grnand2' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'grnand2' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/ibex/ibex_esp_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'ibex_esp_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/inferred_async_fifo.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'inferred_async_fifo' (VHDL-1012)
INFO: analyzing architecture 'syn' of entity 'inferred_async_fifo' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/inpad.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'inpad' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'inpad' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad.vhd(49): WARNING: Positional port connection in entity/module instantiation <gf12_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad.vhd(49): WARNING: Positional port connection in entity/module instantiation <gf12_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad.vhd(52): WARNING: Positional port connection in entity/module instantiation <unisim_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad.vhd(52): WARNING: Positional port connection in entity/module instantiation <unisim_inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'inpadv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'inpadv' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad.vhd(73): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad.vhd(73): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'inpad_ddr' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'inpad_ddr' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(63): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(63): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(66): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(66): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(66): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(66): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(66): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(66): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(66): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(66): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(66): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(66): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'inpad_ddrv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'inpad_ddrv' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(99): WARNING: Positional port connection in entity/module instantiation <inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(99): WARNING: Positional port connection in entity/module instantiation <inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(99): WARNING: Positional port connection in entity/module instantiation <inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(99): WARNING: Positional port connection in entity/module instantiation <inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(99): WARNING: Positional port connection in entity/module instantiation <inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(99): WARNING: Positional port connection in entity/module instantiation <inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(99): WARNING: Positional port connection in entity/module instantiation <inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(99): WARNING: Positional port connection in entity/module instantiation <inpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ds.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'inpad_ds' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'inpad_ds' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ds.vhd(50): WARNING: Positional port connection in entity/module instantiation <virtex7_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ds.vhd(50): WARNING: Positional port connection in entity/module instantiation <virtex7_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ds.vhd(50): WARNING: Positional port connection in entity/module instantiation <virtex7_inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'inpad_dsv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'inpad_dsv' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ds.vhd(70): WARNING: Positional port connection in entity/module instantiation <inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ds.vhd(70): WARNING: Positional port connection in entity/module instantiation <inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ds.vhd(70): WARNING: Positional port connection in entity/module instantiation <inpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/intack2noc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'intack2noc' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'intack2noc' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/intreq2noc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'intreq2noc' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'intreq2noc' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/iolink2ahbm.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'iolink2ahbm' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'iolink2ahbm' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'iopad' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'iopad' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(67): WARNING: Positional port connection in entity/module instantiation <gf12_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(67): WARNING: Positional port connection in entity/module instantiation <gf12_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(67): WARNING: Positional port connection in entity/module instantiation <gf12_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(67): WARNING: Positional port connection in entity/module instantiation <gf12_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(67): WARNING: Positional port connection in entity/module instantiation <gf12_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(67): WARNING: Positional port connection in entity/module instantiation <gf12_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(67): WARNING: Positional port connection in entity/module instantiation <gf12_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(71): WARNING: Positional port connection in entity/module instantiation <unisim_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(71): WARNING: Positional port connection in entity/module instantiation <unisim_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(71): WARNING: Positional port connection in entity/module instantiation <unisim_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(71): WARNING: Positional port connection in entity/module instantiation <unisim_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'iopadien' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'iopadien' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(120): WARNING: Positional port connection in entity/module instantiation <gf12_iopadien> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(120): WARNING: Positional port connection in entity/module instantiation <gf12_iopadien> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(120): WARNING: Positional port connection in entity/module instantiation <gf12_iopadien> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(120): WARNING: Positional port connection in entity/module instantiation <gf12_iopadien> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(120): WARNING: Positional port connection in entity/module instantiation <gf12_iopadien> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(120): WARNING: Positional port connection in entity/module instantiation <gf12_iopadien> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(120): WARNING: Positional port connection in entity/module instantiation <gf12_iopadien> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(120): WARNING: Positional port connection in entity/module instantiation <gf12_iopadien> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(125): WARNING: Positional port connection in entity/module instantiation <unisim_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(125): WARNING: Positional port connection in entity/module instantiation <unisim_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(125): WARNING: Positional port connection in entity/module instantiation <unisim_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(125): WARNING: Positional port connection in entity/module instantiation <unisim_iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'iopadv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'iopadv' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(151): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(151): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(151): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(151): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(151): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'iopadienv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'iopadienv' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(177): WARNING: Positional port connection in entity/module instantiation <iopadien> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(177): WARNING: Positional port connection in entity/module instantiation <iopadien> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(177): WARNING: Positional port connection in entity/module instantiation <iopadien> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(177): WARNING: Positional port connection in entity/module instantiation <iopadien> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(177): WARNING: Positional port connection in entity/module instantiation <iopadien> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(177): WARNING: Positional port connection in entity/module instantiation <iopadien> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'iopadvv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'iopadvv' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(203): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(203): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(203): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(203): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(203): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'iopadvvv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'iopadvvv' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(228): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(228): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(228): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(228): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(228): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'iopad_ddr' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'iopad_ddr' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(58): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(58): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(58): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(58): WARNING: Positional port connection in entity/module instantiation <iopad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <ddr_ireg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'iopad_ddrv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'iopad_ddrv' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(94): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(94): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(94): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(94): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(94): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(94): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(94): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(94): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(94): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(94): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(94): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'iopad_ddrvv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'iopad_ddrvv' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(125): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(125): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(125): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(125): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(125): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(125): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(125): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(125): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(125): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(125): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(125): WARNING: Positional port connection in entity/module instantiation <iopad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'iopad_ds' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'iopad_ds' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(78): WARNING: Positional port connection in entity/module instantiation <unisim_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(78): WARNING: Positional port connection in entity/module instantiation <unisim_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(78): WARNING: Positional port connection in entity/module instantiation <unisim_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(78): WARNING: Positional port connection in entity/module instantiation <unisim_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(78): WARNING: Positional port connection in entity/module instantiation <unisim_iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'iopad_dsv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'iopad_dsv' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(100): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(100): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(100): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(100): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(100): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'iopad_dsvv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'iopad_dsvv' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(122): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(122): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(122): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(122): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(122): WARNING: Positional port connection in entity/module instantiation <iopad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_tm.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'iopad_tm' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'iopad_tm' (VHDL-9006)
INFO: analyzing entity 'iopad_tmvv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'iopad_tmvv' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_tm.vhd(93): WARNING: Positional port connection in entity/module instantiation <iopad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_tm.vhd(93): WARNING: Positional port connection in entity/module instantiation <iopad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_tm.vhd(93): WARNING: Positional port connection in entity/module instantiation <iopad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_tm.vhd(93): WARNING: Positional port connection in entity/module instantiation <iopad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_tm.vhd(93): WARNING: Positional port connection in entity/module instantiation <iopad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_tm.vhd(93): WARNING: Positional port connection in entity/module instantiation <iopad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_tm.vhd(93): WARNING: Positional port connection in entity/module instantiation <iopad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_tm.vhd(93): WARNING: Positional port connection in entity/module instantiation <iopad_tm> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/interrupt/irqmp.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'irqmp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'irqmp' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/sldfpu/itsqrdiv.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'itsqrdiv'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag2apb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'jtag2apb' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'jtag2apb' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag2apb_reg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'jtag2apb_reg' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'jtag2apb_reg' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_apb_config.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'jtag_apb_config' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'jtag_apb_config' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_apb_config.vhd(78): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_apb_config.vhd(79): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_apb_config.vhd(80): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_apb_config.vhd(81): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_apb_config.vhd(82): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_apb_config.vhd(83): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_apb_config.vhd(84): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_apb_config.vhd(85): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_apb_slv.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'jtag_apb_slv' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'jtag_apb_slv' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_apb_slv_config.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'jtag_apb_slv_config' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'jtag_apb_slv_config' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'jtag_tb' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'jtag_tb' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(182): ERROR: multiple conflicting declarations of 'hread' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(310): INFO: 'hread' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(39): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(194): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(195): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(207): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(208): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(220): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(221): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(233): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(234): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(246): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(247): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(259): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(260): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(451): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(452): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(459): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(460): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(467): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(468): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(476): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(477): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(485): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(486): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(494): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(495): ERROR: multiple conflicting declarations of 'hwrite' possibly from multiple 'use' clauses (VHDL-1391)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/vhdl/src/ieee_2008/std_logic_1164.vhdl(322): INFO: 'hwrite' is declared here
/home/montanaro/esp_experimental/rtl/sim/utils/stdio.vhd(61): INFO: found another match here (VHDL-1370)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_test.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'jtag_test' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'jtag_test' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'l2_acc_wrapper' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'l2_acc_wrapper' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/caches/l2_wrapper.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'l2_wrapper' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'l2_wrapper' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/libfpu.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'libfpu'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/mmuconfig.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'mmuconfig'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/libiu.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'libiu'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/mmuiface.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'mmuiface'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/libcache.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'libcache'

INFO: analyzing package body 'libcache'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/libleon3.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'libleon3'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/libmmu.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'libmmu'

INFO: analyzing package body 'libmmu'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/caches/llc_wrapper.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'llc_wrapper' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'llc_wrapper' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/mem2ext.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'mem2ext' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'mem2ext' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/queues/mem_tile_q.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'mem_tile_q' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'mem_tile_q' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/queues/mem_tile_q_1plane.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'mem_tile_q_1plane' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'mem_tile_q_1plane' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'generic_syncram' (VHDL-1012)
INFO: analyzing architecture 'behavioral' of entity 'generic_syncram' (VHDL-9006)
INFO: analyzing entity 'generic_syncram_reg' (VHDL-1012)
INFO: analyzing architecture 'behavioral' of entity 'generic_syncram_reg' (VHDL-9006)
INFO: analyzing entity 'generic_syncram_2p' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'generic_syncram_2p' (VHDL-9006)
INFO: analyzing entity 'generic_syncram_2p_reg' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'generic_syncram_2p_reg' (VHDL-9006)
INFO: analyzing entity 'generic_regfile_3p' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'generic_regfile_3p' (VHDL-9006)
INFO: analyzing entity 'generic_regfile_4p' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'generic_regfile_4p' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'generic_syncram' (VHDL-1012)
INFO: analyzing architecture 'behavioral' of entity 'generic_syncram' (VHDL-9006)
INFO: analyzing entity 'generic_syncram_reg' (VHDL-1012)
INFO: analyzing architecture 'behavioral' of entity 'generic_syncram_reg' (VHDL-9006)
INFO: analyzing entity 'generic_syncram_2p' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'generic_syncram_2p' (VHDL-9006)
INFO: analyzing entity 'generic_syncram_2p_reg' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'generic_syncram_2p_reg' (VHDL-9006)
INFO: analyzing entity 'generic_regfile_3p' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'generic_regfile_3p' (VHDL-9006)
INFO: analyzing entity 'generic_regfile_4p' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'generic_regfile_4p' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'unisim_syncram' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(76): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(76): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(76): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(76): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(76): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(86): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(86): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(87): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(87): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(88): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(88): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(88): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(88): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(89): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(89): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(90): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(90): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(97): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(98): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(98): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(98): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(99): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(99): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(100): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(100): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(100): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(106): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(107): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(107): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(107): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(108): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(108): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(109): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(109): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(109): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(115): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(116): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(116): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(116): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(117): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(117): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(118): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(118): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(118): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(124): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(124): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(125): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(125): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(125): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(125): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(125): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(131): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(131): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(132): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(132): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(132): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(132): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(132): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(138): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(138): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(139): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(139): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(139): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(139): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(139): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(146): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(146): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(146): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(146): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(146): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'unisim_syncram_dp' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram_dp' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(229): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(229): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(230): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(230): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(231): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(231): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(231): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(231): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(232): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(232): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(233): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(233): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(246): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(246): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(247): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(247): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(248): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(248): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(248): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(248): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(249): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(249): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(250): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(250): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(263): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(263): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(264): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(264): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(265): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(265): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(265): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(265): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(266): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(266): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(267): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(267): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(280): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(280): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(281): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(281): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(281): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(281): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(282): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(282): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(295): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(295): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(296): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(296): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(296): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(296): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(297): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(297): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(310): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(310): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(311): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(311): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(311): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(311): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(312): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(312): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(330): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(330): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(331): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(331): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(331): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(331): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(332): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(332): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(411): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(411): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(412): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(412): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(412): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(412): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(413): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(413): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(195): WARNING: overwriting existing secondary unit 'behav' (VHDL-1178)
INFO: analyzing entity 'unisim_syncram_2p' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram_2p' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'unisim_syncram64' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram64' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(559): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(559): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(559): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(559): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(560): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(560): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(560): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(560): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(561): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(561): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(561): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(561): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(566): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(566): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(566): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(566): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(567): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(567): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(569): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(569): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(569): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(569): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(570): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(570): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'unisim_syncram128' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram128' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(602): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(602): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(602): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(602): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(603): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(603): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(605): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(605): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(605): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(605): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(606): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(606): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'unisim_syncram128bw' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram128bw' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(652): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(652): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(652): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(652): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(653): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(653): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(653): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(653): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(654): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(654): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(654): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(654): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(661): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(661): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(661): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(662): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(662): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(662): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'unisim_syncram_be' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram_be' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(927): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(927): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(927): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(927): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(927): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(690): WARNING: overwriting existing secondary unit 'behav' (VHDL-1178)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/memrwcol.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'memrwcol' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'memrwcol' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/queues/misc_tile_q.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'misc_tile_q' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'misc_tile_q' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/queues/misc_tile_q_1plane.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'misc_tile_q_1plane' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'misc_tile_q_1plane' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'monitor' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'monitor' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/inferred/mul_inferred.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'gen_mul_61x61' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'gen_mul_61x61' (VHDL-9006)
INFO: analyzing entity 'gen_mult_pipe' (VHDL-1012)
INFO: analyzing architecture 'simple' of entity 'gen_mult_pipe' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/virtex7/mul_unisim.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'virtex4_mul_61x61' (VHDL-1012)
INFO: analyzing architecture 'beh' of entity 'virtex4_mul_61x61' (VHDL-9006)
INFO: analyzing entity 'virtex6_mul_61x61' (VHDL-1012)
INFO: analyzing architecture 'beh' of entity 'virtex6_mul_61x61' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/multlib.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'multlib'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/mux_6to1.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'mux_6to1' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'mux_6to1' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/nobypassable_queue.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'nobypassable_queue' (VHDL-1012)
INFO: analyzing architecture 'behavior' of entity 'nobypassable_queue' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/noc2ahbmst.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc2ahbmst' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'noc2ahbmst' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/noc2apb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc2apb' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'noc2apb' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/noc2intreq.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc2intreq' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'noc2intreq' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/noc32_xy.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc32_xy' (VHDL-1012)
INFO: analyzing architecture 'mesh' of entity 'noc32_xy' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_NV_NVDLA.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc_NV_NVDLA' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'noc_nv_nvdla' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc_aes256_rtl' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'noc_aes256_rtl' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd(451): ERROR: formal port/generic <simulation> is not declared in <esp_acc_dma> (VHDL-9014)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd(449): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): INFO: 'tech' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): INFO: 'mem_info' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): INFO: 'revision' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): INFO: 'devid' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): INFO: 'available_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): INFO: 'rdonly_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): INFO: 'exp_registers' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): INFO: 'scatter_gather' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): INFO: 'tlb_entries' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd(449): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(818): INFO: 'io_y' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(819): INFO: 'io_x' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(820): INFO: 'pindex' is declared here
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc_aes_vivado' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'noc_aes_vivado' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd(411): ERROR: formal port/generic <simulation> is not declared in <esp_acc_dma> (VHDL-9014)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd(409): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): INFO: 'tech' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): INFO: 'mem_info' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): INFO: 'revision' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): INFO: 'devid' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): INFO: 'available_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): INFO: 'rdonly_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): INFO: 'exp_registers' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): INFO: 'scatter_gather' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): INFO: 'tlb_entries' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd(409): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(818): INFO: 'io_y' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(819): INFO: 'io_x' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(820): INFO: 'pindex' is declared here
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc_blowfish_vivado' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'noc_blowfish_vivado' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd(406): ERROR: formal port/generic <simulation> is not declared in <esp_acc_dma> (VHDL-9014)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd(404): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): INFO: 'tech' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): INFO: 'mem_info' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): INFO: 'revision' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): INFO: 'devid' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): INFO: 'available_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): INFO: 'rdonly_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): INFO: 'exp_registers' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): INFO: 'scatter_gather' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): INFO: 'tlb_entries' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd(404): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(818): INFO: 'io_y' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(819): INFO: 'io_x' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(820): INFO: 'pindex' is declared here
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc_dfdiv_vivado' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'noc_dfdiv_vivado' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(307): ERROR: formal port/generic <this_tile_id> is not declared in <dfdiv_vivado_rtl> (VHDL-9014)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(304): ERROR: formal generic 'n_cores' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(198): INFO: 'n_cores' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(199): INFO: 'log2_n_cores' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(411): ERROR: formal port/generic <simulation> is not declared in <esp_acc_dma> (VHDL-9014)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(409): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): INFO: 'tech' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): INFO: 'mem_info' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): INFO: 'revision' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): INFO: 'devid' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): INFO: 'available_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): INFO: 'rdonly_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): INFO: 'exp_registers' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): INFO: 'scatter_gather' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): INFO: 'tlb_entries' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(409): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(818): INFO: 'io_y' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(819): INFO: 'io_x' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(820): INFO: 'pindex' is declared here
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc_dfmul_vivado' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'noc_dfmul_vivado' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd(411): ERROR: formal port/generic <simulation> is not declared in <esp_acc_dma> (VHDL-9014)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd(409): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): INFO: 'tech' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): INFO: 'mem_info' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): INFO: 'revision' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): INFO: 'devid' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): INFO: 'available_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): INFO: 'rdonly_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): INFO: 'exp_registers' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): INFO: 'scatter_gather' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): INFO: 'tlb_entries' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd(409): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(818): INFO: 'io_y' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(819): INFO: 'io_x' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(820): INFO: 'pindex' is declared here
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc_dfsin_vivado' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'noc_dfsin_vivado' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd(411): ERROR: formal port/generic <simulation> is not declared in <esp_acc_dma> (VHDL-9014)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd(409): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): INFO: 'tech' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): INFO: 'mem_info' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): INFO: 'revision' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): INFO: 'devid' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): INFO: 'available_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): INFO: 'rdonly_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): INFO: 'exp_registers' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): INFO: 'scatter_gather' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): INFO: 'tlb_entries' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd(409): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(818): INFO: 'io_y' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(819): INFO: 'io_x' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(820): INFO: 'pindex' is declared here
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc_generic_tb_rtl' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'noc_generic_tb_rtl' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd(411): ERROR: formal port/generic <simulation> is not declared in <esp_acc_dma> (VHDL-9014)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd(409): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): INFO: 'tech' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): INFO: 'mem_info' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): INFO: 'revision' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): INFO: 'devid' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): INFO: 'available_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): INFO: 'rdonly_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): INFO: 'exp_registers' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): INFO: 'scatter_gather' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): INFO: 'tlb_entries' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd(409): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(818): INFO: 'io_y' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(819): INFO: 'io_x' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(820): INFO: 'pindex' is declared here
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc_gsm_vivado' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'noc_gsm_vivado' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd(411): ERROR: formal port/generic <simulation> is not declared in <esp_acc_dma> (VHDL-9014)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd(409): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): INFO: 'tech' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): INFO: 'mem_info' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): INFO: 'revision' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): INFO: 'devid' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): INFO: 'available_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): INFO: 'rdonly_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): INFO: 'exp_registers' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): INFO: 'scatter_gather' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): INFO: 'tlb_entries' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd(409): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(818): INFO: 'io_y' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(819): INFO: 'io_x' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(820): INFO: 'pindex' is declared here
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc_mips_vivado' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'noc_mips_vivado' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd(411): ERROR: formal port/generic <simulation> is not declared in <esp_acc_dma> (VHDL-9014)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd(409): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): INFO: 'tech' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): INFO: 'mem_info' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): INFO: 'revision' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): INFO: 'devid' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): INFO: 'available_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): INFO: 'rdonly_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): INFO: 'exp_registers' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): INFO: 'scatter_gather' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): INFO: 'tlb_entries' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd(409): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(818): INFO: 'io_y' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(819): INFO: 'io_x' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(820): INFO: 'pindex' is declared here
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc_motion_vivado' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'noc_motion_vivado' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd(416): ERROR: formal port/generic <simulation> is not declared in <esp_acc_dma> (VHDL-9014)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd(414): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): INFO: 'tech' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): INFO: 'mem_info' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): INFO: 'revision' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): INFO: 'devid' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): INFO: 'available_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): INFO: 'rdonly_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): INFO: 'exp_registers' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): INFO: 'scatter_gather' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): INFO: 'tlb_entries' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd(414): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(818): INFO: 'io_y' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(819): INFO: 'io_x' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(820): INFO: 'pindex' is declared here
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc_sha3_rtl' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'noc_sha3_rtl' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd(411): ERROR: formal port/generic <simulation> is not declared in <esp_acc_dma> (VHDL-9014)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd(409): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): INFO: 'tech' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): INFO: 'mem_info' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): INFO: 'revision' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): INFO: 'devid' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): INFO: 'available_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): INFO: 'rdonly_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): INFO: 'exp_registers' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): INFO: 'scatter_gather' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): INFO: 'tlb_entries' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd(409): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(818): INFO: 'io_y' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(819): INFO: 'io_x' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(820): INFO: 'pindex' is declared here
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'noc_sha_vivado' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'noc_sha_vivado' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd(416): ERROR: formal port/generic <simulation> is not declared in <esp_acc_dma> (VHDL-9014)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd(414): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): INFO: 'tech' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): INFO: 'mem_info' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): INFO: 'revision' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): INFO: 'devid' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): INFO: 'available_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): INFO: 'rdonly_reg_mask' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): INFO: 'exp_registers' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): INFO: 'scatter_gather' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): INFO: 'tlb_entries' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd(414): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(818): INFO: 'io_y' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(819): INFO: 'io_x' is declared here
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(820): INFO: 'pindex' is declared here
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'outpad' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'outpad' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd(51): WARNING: Positional port connection in entity/module instantiation <gf12_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd(51): WARNING: Positional port connection in entity/module instantiation <gf12_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd(51): WARNING: Positional port connection in entity/module instantiation <gf12_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd(51): WARNING: Positional port connection in entity/module instantiation <gf12_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd(51): WARNING: Positional port connection in entity/module instantiation <gf12_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd(54): WARNING: Positional port connection in entity/module instantiation <unisim_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd(54): WARNING: Positional port connection in entity/module instantiation <unisim_outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'outpadv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'outpadv' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd(76): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd(76): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd(76): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'outpadvvv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'outpadvvv' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd(98): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd(98): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd(98): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'outpad_ddr' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'outpad_ddr' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(60): WARNING: Positional port connection in entity/module instantiation <ddr_oreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(62): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'outpad_ddrv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'outpad_ddrv' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(93): WARNING: Positional port connection in entity/module instantiation <outpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(93): WARNING: Positional port connection in entity/module instantiation <outpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(93): WARNING: Positional port connection in entity/module instantiation <outpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(93): WARNING: Positional port connection in entity/module instantiation <outpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(93): WARNING: Positional port connection in entity/module instantiation <outpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(93): WARNING: Positional port connection in entity/module instantiation <outpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(93): WARNING: Positional port connection in entity/module instantiation <outpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(93): WARNING: Positional port connection in entity/module instantiation <outpad_ddr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ds.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'outpad_ds' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'outpad_ds' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ds.vhd(56): WARNING: Positional port connection in entity/module instantiation <unisim_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ds.vhd(56): WARNING: Positional port connection in entity/module instantiation <unisim_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ds.vhd(56): WARNING: Positional port connection in entity/module instantiation <unisim_outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'outpad_dsv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'outpad_dsv' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ds.vhd(77): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ds.vhd(77): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ds.vhd(77): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ds.vhd(77): WARNING: Positional port connection in entity/module instantiation <outpad_ds> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/virtex7/pads_unisim.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'unisim_inpad' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'unisim_inpad' (VHDL-9006)
INFO: analyzing entity 'unisim_iopad' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'unisim_iopad' (VHDL-9006)
INFO: analyzing entity 'unisim_outpad' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'unisim_outpad' (VHDL-9006)
INFO: analyzing entity 'unisim_toutpad' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'unisim_toutpad' (VHDL-9006)
INFO: analyzing entity 'unisim_skew_outpad' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'unisim_skew_outpad' (VHDL-9006)
INFO: analyzing entity 'unisim_clkpad' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'unisim_clkpad' (VHDL-9006)
INFO: analyzing entity 'unisim_inpad_ds' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'unisim_inpad_ds' (VHDL-9006)
INFO: analyzing entity 'unisim_clkpad_ds' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'unisim_clkpad_ds' (VHDL-9006)
INFO: analyzing entity 'virtex7_inpad_ds' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'virtex7_inpad_ds' (VHDL-9006)
INFO: analyzing entity 'virtex7_clkpad_ds' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'virtex7_clkpad_ds' (VHDL-9006)
INFO: analyzing entity 'unisim_iopad_ds' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'unisim_iopad_ds' (VHDL-9006)
INFO: analyzing entity 'unisim_outpad_ds' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'unisim_outpad_ds' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/bus/patient_apbctrl.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'patient_apbctrl' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'patient_apbctrl' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/piso_jtag.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'piso_jtag' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'piso_jtag' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/pll.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'pll' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'pll' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/pll.vhd(108): WARNING: Positional port connection in entity/module instantiation <clkmuxctrl_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/pll.vhd(108): WARNING: Positional port connection in entity/module instantiation <clkmuxctrl_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/pll.vhd(108): WARNING: Positional port connection in entity/module instantiation <clkmuxctrl_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/pll.vhd(108): WARNING: Positional port connection in entity/module instantiation <clkmuxctrl_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/pll.vhd(166): WARNING: Positional port connection in entity/module instantiation <clkmuxctrl_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/pll.vhd(166): WARNING: Positional port connection in entity/module instantiation <clkmuxctrl_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/pll.vhd(166): WARNING: Positional port connection in entity/module instantiation <clkmuxctrl_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/pll.vhd(166): WARNING: Positional port connection in entity/module instantiation <clkmuxctrl_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/pll.vhd(224): WARNING: Positional port connection in entity/module instantiation <clkmuxctrl_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/pll.vhd(224): WARNING: Positional port connection in entity/module instantiation <clkmuxctrl_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/pll.vhd(224): WARNING: Positional port connection in entity/module instantiation <clkmuxctrl_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/pll.vhd(224): WARNING: Positional port connection in entity/module instantiation <clkmuxctrl_unisim> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'regfile_3p' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'regfile_3p' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(69): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(69): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(69): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(69): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(69): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(69): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(69): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(69): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(69): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(69): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(69): WARNING: Positional port connection in entity/module instantiation <generic_regfile_3p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(77): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(77): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(77): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(77): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(77): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(77): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(77): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(77): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(77): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(80): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(80): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(80): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(80): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(80): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(80): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(80): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(80): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(80): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/ariane/riscv_clint_ahb_wrap.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'riscv_clint_ahb_wrap' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'riscv_clint_ahb_wrap' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/ariane/riscv_plic_apb_wrap.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'riscv_plic_apb_wrap' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'riscv_plic_apb_wrap' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/router.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'router' (VHDL-1012)
INFO: analyzing architecture 'behavior' of entity 'router' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/routing_engine.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'routing_engine' (VHDL-1012)
INFO: analyzing architecture 'behavior' of entity 'routing_engine' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/rstgen.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'rstgen' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'rstgen' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/misc/rstgen.vhd(86): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/rstgen.vhd(86): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/rstgen.vhd(86): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/rstgen.vhd(100): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/rstgen.vhd(100): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/misc/rstgen.vhd(100): WARNING: Positional port connection in entity/module instantiation <syncreg> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/rtr_arbitration_engine.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'rtr_arbitration_engine' (VHDL-1012)
INFO: analyzing architecture 'behavior' of entity 'rtr_arbitration_engine' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'sgmii_vc707' (VHDL-1012)
INFO: analyzing architecture 'top_level' of entity 'sgmii_vc707' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(670): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(670): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(670): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(670): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(670): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(1078): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(1078): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(1078): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(1078): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(1079): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(1079): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(1079): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(1079): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(1120): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(1120): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(1120): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(1120): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(1121): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(1121): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(1121): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(1121): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'sgmii_vcu118' (VHDL-1012)
INFO: analyzing architecture 'top_level' of entity 'sgmii_vcu118' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(1055): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(1055): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(1055): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(1055): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(1056): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(1056): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(1056): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(1056): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(1097): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(1097): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(1097): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(1097): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(1098): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(1098): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(1098): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(1098): WARNING: Positional port connection in entity/module instantiation <syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118_clock_reset.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'sgmii_vcu118_clock_reset' (VHDL-1012)
INFO: analyzing architecture 'Clock_Reset_arch' of entity 'sgmii_vcu118_clock_reset' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/jtag/sipo_jtag.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'sipo_jtag' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'sipo_jtag' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/sldfpu/sldfpp.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'sldfpp'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/queues/slm_tile_q.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'slm_tile_q' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'slm_tile_q' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/virtex7/spictrl_unisim.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'spictrl_unisim' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'spictrl_unisim' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/video/svga_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'svga_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/video/svga2tfp410.vhd" into library xil_defaultlib (VHDL-9003)
/home/montanaro/esp_experimental/rtl/peripherals/video/svga2tfp410.vhd(31): ERROR: 'bufg' is not compiled in library 'unisim' (VHDL-1240)
/home/montanaro/esp_experimental/rtl/peripherals/video/svga2tfp410.vhd(31): INFO: library 'unisim' is mapped to '/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/unisim_2008' (VHDL-1757)
INFO: analyzing entity 'svga2tfp410' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'svga2tfp410' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/peripherals/video/svgactrl.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'svgactrl' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'svgactrl' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/peripherals/video/svgactrl.vhd(230): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/video/svgactrl.vhd(230): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/video/svgactrl.vhd(230): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/video/svgactrl.vhd(230): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/video/svgactrl.vhd(230): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/peripherals/video/svgactrl.vhd(230): WARNING: Positional port connection in entity/module instantiation <ahbmst> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/sync_noc32_xy.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'sync_noc32_xy' (VHDL-1012)
INFO: analyzing architecture 'mesh' of entity 'sync_noc32_xy' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/sync_noc_set.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'sync_noc_set' (VHDL-1012)
INFO: analyzing architecture 'mesh' of entity 'sync_noc_set' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/sync_noc_xy.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'sync_noc_xy' (VHDL-1012)
INFO: analyzing architecture 'mesh' of entity 'sync_noc_xy' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'syncram' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'syncram' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(90): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(90): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(90): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(90): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(105): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(105): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(105): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(105): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(105): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(144): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(144): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(144): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(144): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(144): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'syncram' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'syncram' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(90): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(90): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(90): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(90): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(105): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(105): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(105): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(105): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(105): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(144): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(144): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(144): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(144): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/syncram.vhd(144): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'syncram64' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'syncram64' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(82): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(82): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(82): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(82): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(82): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(82): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(100): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(100): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(100): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(100): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(101): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(101): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(101): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(104): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(104): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(104): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(104): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(105): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(105): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(105): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(116): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(116): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(116): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(116): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(117): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(117): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(117): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(120): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(120): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(120): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(120): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(121): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(121): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(121): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'syncram_2p' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'syncram_2p' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(166): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(166): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(166): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(166): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(166): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(166): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(166): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(171): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(171): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(171): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(171): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(171): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(172): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(172): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(172): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(177): WARNING: Positional port connection in entity/module instantiation <gf12_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(177): WARNING: Positional port connection in entity/module instantiation <gf12_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(177): WARNING: Positional port connection in entity/module instantiation <gf12_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(177): WARNING: Positional port connection in entity/module instantiation <gf12_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(178): WARNING: Positional port connection in entity/module instantiation <gf12_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(178): WARNING: Positional port connection in entity/module instantiation <gf12_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(178): WARNING: Positional port connection in entity/module instantiation <gf12_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(178): WARNING: Positional port connection in entity/module instantiation <gf12_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(214): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(214): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(214): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(214): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(214): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(214): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(214): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_dp.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'syncram_dp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'syncram_dp' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_dp.vhd(165): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_dp.vhd(165): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_dp.vhd(165): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_dp.vhd(165): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_dp.vhd(165): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_dp.vhd(165): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_dp.vhd(166): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_dp.vhd(166): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_dp.vhd(166): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_dp.vhd(166): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_dp.vhd(166): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_dp.vhd(166): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'syncrambw' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'syncrambw' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(87): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(87): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(87): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(87): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(96): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(96): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(96): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(96): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(96): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(96): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(101): WARNING: Positional port connection in entity/module instantiation <gf12_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(101): WARNING: Positional port connection in entity/module instantiation <gf12_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(101): WARNING: Positional port connection in entity/module instantiation <gf12_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(101): WARNING: Positional port connection in entity/module instantiation <gf12_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(101): WARNING: Positional port connection in entity/module instantiation <gf12_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(101): WARNING: Positional port connection in entity/module instantiation <gf12_syncram_be> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(121): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(121): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(121): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(122): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(122): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(122): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(122): WARNING: Positional port connection in entity/module instantiation <syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/syncreg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'syncreg' (VHDL-1012)
INFO: analyzing architecture 'tmap' of entity 'syncreg' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/virtex7/sysmon_unisim.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'sysmon_virtex5' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'sysmon_virtex5' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/virtex7/tap_unisim.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'virtex_tap' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'virtex_tap' (VHDL-9006)
INFO: analyzing entity 'virtex2_tap' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'virtex2_tap' (VHDL-9006)
INFO: analyzing entity 'spartan3_tap' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'spartan3_tap' (VHDL-9006)
INFO: analyzing entity 'virtex4_tap' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'virtex4_tap' (VHDL-9006)
INFO: analyzing entity 'virtex5_tap' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'virtex5_tap' (VHDL-9006)
INFO: analyzing entity 'virtex6_tap' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'virtex6_tap' (VHDL-9006)
INFO: analyzing entity 'spartan6_tap' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'spartan6_tap' (VHDL-9006)
INFO: analyzing entity 'virtex7_tap' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'virtex7_tap' (VHDL-9006)
INFO: analyzing entity 'virtexup_tap' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'virtexup_tap' (VHDL-9006)
INFO: analyzing entity 'kintex7_tap' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'kintex7_tap' (VHDL-9006)
INFO: analyzing entity 'artix7_tap' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'artix7_tap' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sim/tb/tb_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'tb_pkg'

INFO: analyzing package body 'tb_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'techmult' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'techmult' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(73): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(73): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(73): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(73): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(73): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(79): WARNING: Positional port connection in entity/module instantiation <mul_33_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(79): WARNING: Positional port connection in entity/module instantiation <mul_33_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(79): WARNING: Positional port connection in entity/module instantiation <mul_33_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(85): WARNING: Positional port connection in entity/module instantiation <mul_33_9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(85): WARNING: Positional port connection in entity/module instantiation <mul_33_9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(85): WARNING: Positional port connection in entity/module instantiation <mul_33_9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(92): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(92): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(92): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(92): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(92): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(135): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(135): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(135): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(135): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(135): WARNING: Positional port connection in entity/module instantiation <mul_17_17> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(142): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(142): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(142): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(142): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(142): WARNING: Positional port connection in entity/module instantiation <mul_33_33> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/tile_acc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'tile_acc' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'tile_acc' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/tile_acc.vhd(230): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/tile_acc.vhd(230): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/tile_acc.vhd(230): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/tile_acc.vhd(230): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/tile_acc.vhd(230): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'tile_cpu' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'tile_cpu' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(305): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(305): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(305): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(305): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(305): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(409): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(409): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(409): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(409): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(409): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(409): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(422): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(422): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(422): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(422): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(422): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(422): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(422): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(422): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(608): WARNING: Positional port connection in entity/module instantiation <leon3s> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(608): WARNING: Positional port connection in entity/module instantiation <leon3s> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(608): WARNING: Positional port connection in entity/module instantiation <leon3s> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(608): WARNING: Positional port connection in entity/module instantiation <leon3s> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(608): WARNING: Positional port connection in entity/module instantiation <leon3s> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(608): WARNING: Positional port connection in entity/module instantiation <leon3s> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(608): WARNING: Positional port connection in entity/module instantiation <leon3s> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(608): WARNING: Positional port connection in entity/module instantiation <leon3s> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(609): WARNING: Positional port connection in entity/module instantiation <leon3s> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(609): WARNING: Positional port connection in entity/module instantiation <leon3s> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(609): WARNING: Positional port connection in entity/module instantiation <leon3s> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(609): WARNING: Positional port connection in entity/module instantiation <leon3s> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/tiles/tile_empty.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'tile_empty' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'tile_empty' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/tiles/tile_empty.vhd(125): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_empty.vhd(125): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_empty.vhd(125): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_empty.vhd(125): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_empty.vhd(125): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'tile_io' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'tile_io' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(374): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(374): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(374): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(374): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(374): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(485): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(485): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(485): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(485): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(485): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(485): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(498): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(498): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(498): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(498): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(498): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(498): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(498): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(498): WARNING: Positional port connection in entity/module instantiation <patient_apbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(675): WARNING: Positional port connection in entity/module instantiation <apbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(675): WARNING: Positional port connection in entity/module instantiation <apbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(675): WARNING: Positional port connection in entity/module instantiation <apbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(675): WARNING: Positional port connection in entity/module instantiation <apbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(675): WARNING: Positional port connection in entity/module instantiation <apbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(675): WARNING: Positional port connection in entity/module instantiation <apbuart> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(824): WARNING: Positional port connection in entity/module instantiation <irqmp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(824): WARNING: Positional port connection in entity/module instantiation <irqmp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(824): WARNING: Positional port connection in entity/module instantiation <irqmp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(824): WARNING: Positional port connection in entity/module instantiation <irqmp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(824): WARNING: Positional port connection in entity/module instantiation <irqmp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(824): WARNING: Positional port connection in entity/module instantiation <irqmp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(990): WARNING: Positional port connection in entity/module instantiation <gptimer> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(990): WARNING: Positional port connection in entity/module instantiation <gptimer> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(990): WARNING: Positional port connection in entity/module instantiation <gptimer> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(990): WARNING: Positional port connection in entity/module instantiation <gptimer> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(990): WARNING: Positional port connection in entity/module instantiation <gptimer> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(990): WARNING: Positional port connection in entity/module instantiation <gptimer> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(1084): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(1084): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(1084): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(1084): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(1084): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(1084): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'tile_mem' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'tile_mem' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(258): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(258): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(258): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(258): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(258): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(263): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(263): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(263): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(263): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(263): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(269): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(269): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(269): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(269): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(269): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(379): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(379): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(379): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(379): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(379): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(379): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'tile_slm' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'tile_slm' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(201): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(201): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(201): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(201): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(201): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(206): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(206): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(206): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(206): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(206): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(212): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(212): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(212): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(212): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(212): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(338): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(338): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(338): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(338): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(338): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(338): WARNING: Positional port connection in entity/module instantiation <ahbctrl> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/tiles/asic/tiles_asic_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'tiles_asic_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'top' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'top' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(209): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(209): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(211): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(211): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(213): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(213): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(214): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(214): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(258): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(258): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(263): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(263): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(263): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(263): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(263): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(269): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(269): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(269): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(269): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(269): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(275): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(275): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(275): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(275): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(275): WARNING: Positional port connection in entity/module instantiation <rstgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(283): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(283): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(284): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(284): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(285): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(285): WARNING: Positional port connection in entity/module instantiation <inpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(286): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(286): WARNING: Positional port connection in entity/module instantiation <outpad> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(295): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(295): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(295): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(295): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(295): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(295): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(295): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(295): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(295): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(295): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(295): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(295): WARNING: Positional port connection in entity/module instantiation <clkgen> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/unread.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'unread' (VHDL-1012)
INFO: analyzing architecture 'dummy' of entity 'unread' (VHDL-9006)
Reject axi_delayer as TOP because it has type parameters
Reject fifo as TOP because it has type parameters
Reject fifo_v2 as TOP because it has type parameters
Reject fifo_v3 as TOP because it has type parameters
Reject fpnew_cast_multi as TOP because it has type parameters
Reject fpnew_divsqrt_multi as TOP because it has type parameters
Reject fpnew_fma as TOP because it has type parameters
Reject fpnew_fma_multi as TOP because it has type parameters
Reject fpnew_noncomp as TOP because it has type parameters
Reject fpnew_opgroup_block as TOP because it has type parameters
Reject fpnew_opgroup_fmt_slice as TOP because it has type parameters
Reject fpnew_opgroup_multifmt_slice as TOP because it has type parameters
Reject fpnew_top as TOP because it has type parameters
Reject rr_arb_tree as TOP because it has type parameters
Reject shift_reg as TOP because it has type parameters
Reject spill_register as TOP because it has type parameters
Reject stream_arbiter as TOP because it has type parameters
Reject stream_arbiter_flushable as TOP because it has type parameters
Reject stream_delay as TOP because it has type parameters
Reject stream_mux as TOP because it has type parameters
Reject tag_cmp as TOP because it has type parameters
Listing tops:
VeriTop library:profpga mod:axi_ram_slave
VeriTop library:profpga mod:generic_spram
VeriTop library:profpga mod:mmi64_async_buffer
VeriTop library:profpga mod:mmi64_axi_master
VeriTop library:profpga mod:mmi64_p_muxdemux64
VeriTop library:profpga mod:mmi64_serializer
VeriTop library:profpga mod:profpga_sync_rx
VeriTop library:xil_defaultlib mod:BRAM_512x32
VeriTop library:xil_defaultlib mod:adpcm_vivado_dma32_w32_top
VeriTop library:xil_defaultlib mod:aes_vivado_dma32_w32_top
VeriTop library:xil_defaultlib mod:apb2axil
VeriTop library:xil_defaultlib mod:apb_regs_top
VeriTop library:xil_defaultlib mod:axi2apb_wrap
VeriTop library:xil_defaultlib mod:axi2mem
VeriTop library:xil_defaultlib mod:axi_master_connect_rev
VeriTop library:xil_defaultlib mod:axi_regs_top
VeriTop library:xil_defaultlib mod:axi_slave_connect
VeriTop library:xil_defaultlib mod:axi_slave_connect_rev
VeriTop library:xil_defaultlib mod:axi_slice_wrap
VeriTop library:xil_defaultlib mod:axi_to_axi_lite
VeriTop library:xil_defaultlib mod:blowfish_vivado_dma32_w8_top
VeriTop library:xil_defaultlib mod:deterministic_random_byte_generator
VeriTop library:xil_defaultlib mod:div_sqrt_mvp_wrapper
VeriTop library:xil_defaultlib mod:dm_top
VeriTop library:xil_defaultlib mod:dmi_jtag
VeriTop library:xil_defaultlib mod:dual_clock_fifo0
VeriTop library:xil_defaultlib mod:edge_detect
VeriTop library:xil_defaultlib mod:find_first_one
VeriTop library:xil_defaultlib mod:freq_changer
VeriTop library:xil_defaultlib mod:generic_tb_rtl_basic_dma32
VeriTop library:xil_defaultlib mod:gsm_vivado_dma32_w16_top
VeriTop library:xil_defaultlib mod:instr_tracer
VeriTop library:xil_defaultlib mod:l2_localmem_asic
VeriTop library:xil_defaultlib mod:llc_localmem_asic
VeriTop library:xil_defaultlib mod:mips_vivado_dma32_w32_top
VeriTop library:xil_defaultlib mod:motion_vivado_dma32_w32_top
VeriTop library:profpga mod:pd_async_mux_ctrl
VeriTop library:profpga mod:pd_async_mux_se
VeriTop library:profpga mod:pd_async_mux_dp
VeriTop library:profpga mod:pd_async_demux_se
VeriTop library:profpga mod:pd_async_demux_dp
VeriTop library:profpga mod:pd_mux_tx_clk_se
VeriTop library:profpga mod:pd_mux_tx_clk_dp
VeriTop library:profpga mod:pd_demux_rx_clk_se
VeriTop library:profpga mod:pd_demux_rx_clk_dp
VeriTop library:xil_defaultlib mod:pulp_sync
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VeriTop library:xil_defaultlib mod:sha_vivado_dma32_w8_top
VeriTop library:xil_defaultlib mod:std_cache_subsystem
VeriTop library:xil_defaultlib mod:wt_l15_adapter
VHDLTop: library:xil_defaultlib entity:adpcm_wrapper arch:
VHDLTop: library:xil_defaultlib entity:adpcm_wrapper arch:
VHDLTop: library:xil_defaultlib entity:unisim_syncram128 arch:
VHDLTop: library:xil_defaultlib entity:unisim_syncram128 arch:
VHDLTop: library:xil_defaultlib entity:unisim_syncram128 arch:
VHDLTop: library:xil_defaultlib entity:unisim_syncram128 arch:
VHDLTop: library:xil_defaultlib entity:unisim_syncram128bw arch:
VHDLTop: library:xil_defaultlib entity:unisim_syncram128bw arch:
VHDLTop: library:xil_defaultlib entity:unisim_syncram128bw arch:
VHDLTop: library:xil_defaultlib entity:unisim_syncram128bw arch:
VHDLTop: library:xil_defaultlib entity:dfadd_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:dfadd_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:dfadd_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:dfadd_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:ahb2bsg_dmc arch:
VHDLTop: library:xil_defaultlib entity:ahb2bsg_dmc arch:
VHDLTop: library:xil_defaultlib entity:ahb2mig_7series arch:
VHDLTop: library:xil_defaultlib entity:ahb2mig_7series arch:
VHDLTop: library:xil_defaultlib entity:ahb2mig_7series_profpga arch:
VHDLTop: library:xil_defaultlib entity:ahb2mig_7series_profpga arch:
VHDLTop: library:xil_defaultlib entity:ahb2mig_ebddr4r5 arch:
VHDLTop: library:xil_defaultlib entity:ahb2mig_ebddr4r5 arch:
VHDLTop: library:xil_defaultlib entity:ahb2mig_up arch:
VHDLTop: library:xil_defaultlib entity:ahb2mig_up arch:
VHDLTop: library:xil_defaultlib entity:ahbslv2iolink arch:
VHDLTop: library:xil_defaultlib entity:ahbslv2iolink arch:
VHDLTop: library:xil_defaultlib entity:ahbtrace arch:
VHDLTop: library:xil_defaultlib entity:ahbtrace arch:
VHDLTop: library:xil_defaultlib entity:clkbuf_xilinx arch:
VHDLTop: library:xil_defaultlib entity:clkbuf_xilinx arch:
VHDLTop: library:xil_defaultlib entity:clkmux_xilinx arch:
VHDLTop: library:xil_defaultlib entity:clkmux_xilinx arch:
VHDLTop: library:xil_defaultlib entity:clkand arch:
VHDLTop: library:xil_defaultlib entity:clkand arch:
VHDLTop: library:xil_defaultlib entity:clkgen_virtex5 arch:
VHDLTop: library:xil_defaultlib entity:clkgen_virtex5 arch:
VHDLTop: library:xil_defaultlib entity:clkbuf_unisim arch:
VHDLTop: library:xil_defaultlib entity:clkbuf_unisim arch:
VHDLTop: library:xil_defaultlib entity:clkmux arch:
VHDLTop: library:xil_defaultlib entity:clkmux arch:
VHDLTop: library:xil_defaultlib entity:clkpad arch:
VHDLTop: library:xil_defaultlib entity:clkpad arch:
VHDLTop: library:xil_defaultlib entity:clkpad_ds arch:
VHDLTop: library:xil_defaultlib entity:clkpad_ds arch:
VHDLTop: library:xil_defaultlib entity:cpu_disas arch:
VHDLTop: library:xil_defaultlib entity:cpu_disas arch:
VHDLTop: library:xil_defaultlib entity:fpu_disas arch:
VHDLTop: library:xil_defaultlib entity:fpu_disas arch:
VHDLTop: library:xil_defaultlib entity:oddrc3e arch:
VHDLTop: library:xil_defaultlib entity:oddrc3e arch:
VHDLTop: library:xil_defaultlib entity:ext2ahbm arch:
VHDLTop: library:xil_defaultlib entity:ext2ahbm arch:
VHDLTop: library:xil_defaultlib entity:generic_fifo arch:
VHDLTop: library:xil_defaultlib entity:generic_fifo arch:
VHDLTop: library:xil_defaultlib entity:fpga_proxy_jtag arch:
VHDLTop: library:xil_defaultlib entity:fpga_proxy_jtag arch:
VHDLTop: library:xil_defaultlib entity:fpga_tile_slm arch:
VHDLTop: library:xil_defaultlib entity:fpga_tile_slm arch:
VHDLTop: library:xil_defaultlib entity:grethm arch:
VHDLTop: library:xil_defaultlib entity:grethm arch:
VHDLTop: library:xil_defaultlib entity:grmux2v arch:
VHDLTop: library:xil_defaultlib entity:grmux2v arch:
VHDLTop: library:xil_defaultlib entity:grmux2v arch:
VHDLTop: library:xil_defaultlib entity:grmux2v arch:
VHDLTop: library:xil_defaultlib entity:gror2 arch:
VHDLTop: library:xil_defaultlib entity:gror2 arch:
VHDLTop: library:xil_defaultlib entity:gror2 arch:
VHDLTop: library:xil_defaultlib entity:gror2 arch:
VHDLTop: library:xil_defaultlib entity:grand12 arch:
VHDLTop: library:xil_defaultlib entity:grand12 arch:
VHDLTop: library:xil_defaultlib entity:grand12 arch:
VHDLTop: library:xil_defaultlib entity:grand12 arch:
VHDLTop: library:xil_defaultlib entity:grnand2 arch:
VHDLTop: library:xil_defaultlib entity:grnand2 arch:
VHDLTop: library:xil_defaultlib entity:grnand2 arch:
VHDLTop: library:xil_defaultlib entity:grnand2 arch:
VHDLTop: library:xil_defaultlib entity:inpadv arch:
VHDLTop: library:xil_defaultlib entity:inpadv arch:
VHDLTop: library:xil_defaultlib entity:inpad_ddrv arch:
VHDLTop: library:xil_defaultlib entity:inpad_ddrv arch:
VHDLTop: library:xil_defaultlib entity:inpad_dsv arch:
VHDLTop: library:xil_defaultlib entity:inpad_dsv arch:
VHDLTop: library:xil_defaultlib entity:iopadv arch:
VHDLTop: library:xil_defaultlib entity:iopadv arch:
VHDLTop: library:xil_defaultlib entity:iopadienv arch:
VHDLTop: library:xil_defaultlib entity:iopadienv arch:
VHDLTop: library:xil_defaultlib entity:iopadvv arch:
VHDLTop: library:xil_defaultlib entity:iopadvv arch:
VHDLTop: library:xil_defaultlib entity:iopadvvv arch:
VHDLTop: library:xil_defaultlib entity:iopadvvv arch:
VHDLTop: library:xil_defaultlib entity:iopad_ddrv arch:
VHDLTop: library:xil_defaultlib entity:iopad_ddrv arch:
VHDLTop: library:xil_defaultlib entity:iopad_ddrvv arch:
VHDLTop: library:xil_defaultlib entity:iopad_ddrvv arch:
VHDLTop: library:xil_defaultlib entity:iopad_dsv arch:
VHDLTop: library:xil_defaultlib entity:iopad_dsv arch:
VHDLTop: library:xil_defaultlib entity:iopad_dsvv arch:
VHDLTop: library:xil_defaultlib entity:iopad_dsvv arch:
VHDLTop: library:xil_defaultlib entity:iopad_tmvv arch:
VHDLTop: library:xil_defaultlib entity:iopad_tmvv arch:
VHDLTop: library:xil_defaultlib entity:jtag_apb_config arch:
VHDLTop: library:xil_defaultlib entity:jtag_apb_config arch:
VHDLTop: library:xil_defaultlib entity:jtag_tb arch:
VHDLTop: library:xil_defaultlib entity:jtag_tb arch:
VHDLTop: library:xil_defaultlib entity:jtag_test arch:
VHDLTop: library:xil_defaultlib entity:jtag_test arch:
VHDLTop: library:xil_defaultlib entity:generic_syncram_reg arch:
VHDLTop: library:xil_defaultlib entity:generic_syncram_reg arch:
VHDLTop: library:xil_defaultlib entity:generic_syncram_reg arch:
VHDLTop: library:xil_defaultlib entity:generic_syncram_reg arch:
VHDLTop: library:xil_defaultlib entity:generic_syncram_2p_reg arch:
VHDLTop: library:xil_defaultlib entity:generic_syncram_2p_reg arch:
VHDLTop: library:xil_defaultlib entity:generic_syncram_2p_reg arch:
VHDLTop: library:xil_defaultlib entity:generic_syncram_2p_reg arch:
VHDLTop: library:xil_defaultlib entity:generic_regfile_4p arch:
VHDLTop: library:xil_defaultlib entity:generic_regfile_4p arch:
VHDLTop: library:xil_defaultlib entity:generic_regfile_4p arch:
VHDLTop: library:xil_defaultlib entity:generic_regfile_4p arch:
VHDLTop: library:xil_defaultlib entity:monitor arch:
VHDLTop: library:xil_defaultlib entity:monitor arch:
VHDLTop: library:xil_defaultlib entity:gen_mul_61x61 arch:
VHDLTop: library:xil_defaultlib entity:gen_mul_61x61 arch:
VHDLTop: library:xil_defaultlib entity:virtex4_mul_61x61 arch:
VHDLTop: library:xil_defaultlib entity:virtex4_mul_61x61 arch:
VHDLTop: library:xil_defaultlib entity:virtex6_mul_61x61 arch:
VHDLTop: library:xil_defaultlib entity:virtex6_mul_61x61 arch:
VHDLTop: library:xil_defaultlib entity:noc32_xy arch:
VHDLTop: library:xil_defaultlib entity:noc32_xy arch:
VHDLTop: library:xil_defaultlib entity:noc_aes256_rtl arch:
VHDLTop: library:xil_defaultlib entity:noc_aes256_rtl arch:
VHDLTop: library:xil_defaultlib entity:noc_aes_vivado arch:
VHDLTop: library:xil_defaultlib entity:noc_aes_vivado arch:
VHDLTop: library:xil_defaultlib entity:noc_blowfish_vivado arch:
VHDLTop: library:xil_defaultlib entity:noc_blowfish_vivado arch:
VHDLTop: library:xil_defaultlib entity:noc_dfdiv_vivado arch:
VHDLTop: library:xil_defaultlib entity:noc_dfdiv_vivado arch:
VHDLTop: library:xil_defaultlib entity:noc_dfmul_vivado arch:
VHDLTop: library:xil_defaultlib entity:noc_dfmul_vivado arch:
VHDLTop: library:xil_defaultlib entity:noc_dfsin_vivado arch:
VHDLTop: library:xil_defaultlib entity:noc_dfsin_vivado arch:
VHDLTop: library:xil_defaultlib entity:noc_generic_tb_rtl arch:
VHDLTop: library:xil_defaultlib entity:noc_generic_tb_rtl arch:
VHDLTop: library:xil_defaultlib entity:noc_gsm_vivado arch:
VHDLTop: library:xil_defaultlib entity:noc_gsm_vivado arch:
VHDLTop: library:xil_defaultlib entity:noc_mips_vivado arch:
VHDLTop: library:xil_defaultlib entity:noc_mips_vivado arch:
VHDLTop: library:xil_defaultlib entity:noc_motion_vivado arch:
VHDLTop: library:xil_defaultlib entity:noc_motion_vivado arch:
VHDLTop: library:xil_defaultlib entity:noc_sha3_rtl arch:
VHDLTop: library:xil_defaultlib entity:noc_sha3_rtl arch:
VHDLTop: library:xil_defaultlib entity:noc_sha_vivado arch:
VHDLTop: library:xil_defaultlib entity:noc_sha_vivado arch:
VHDLTop: library:xil_defaultlib entity:outpadv arch:
VHDLTop: library:xil_defaultlib entity:outpadv arch:
VHDLTop: library:xil_defaultlib entity:outpadvvv arch:
VHDLTop: library:xil_defaultlib entity:outpadvvv arch:
VHDLTop: library:xil_defaultlib entity:outpad_ddrv arch:
VHDLTop: library:xil_defaultlib entity:outpad_ddrv arch:
VHDLTop: library:xil_defaultlib entity:outpad_dsv arch:
VHDLTop: library:xil_defaultlib entity:outpad_dsv arch:
VHDLTop: library:xil_defaultlib entity:unisim_toutpad arch:
VHDLTop: library:xil_defaultlib entity:unisim_toutpad arch:
VHDLTop: library:xil_defaultlib entity:unisim_skew_outpad arch:
VHDLTop: library:xil_defaultlib entity:unisim_skew_outpad arch:
VHDLTop: library:xil_defaultlib entity:unisim_inpad_ds arch:
VHDLTop: library:xil_defaultlib entity:unisim_inpad_ds arch:
VHDLTop: library:xil_defaultlib entity:virtex7_clkpad_ds arch:
VHDLTop: library:xil_defaultlib entity:virtex7_clkpad_ds arch:
VHDLTop: library:xil_defaultlib entity:pll arch:
VHDLTop: library:xil_defaultlib entity:pll arch:
VHDLTop: library:xil_defaultlib entity:regfile_3p arch:
VHDLTop: library:xil_defaultlib entity:regfile_3p arch:
VHDLTop: library:xil_defaultlib entity:sgmii_vc707 arch:
VHDLTop: library:xil_defaultlib entity:sgmii_vc707 arch:
VHDLTop: library:xil_defaultlib entity:sgmii_vcu118 arch:
VHDLTop: library:xil_defaultlib entity:sgmii_vcu118 arch:
VHDLTop: library:xil_defaultlib entity:spictrl_unisim arch:
VHDLTop: library:xil_defaultlib entity:spictrl_unisim arch:
VHDLTop: library:xil_defaultlib entity:svga2tfp410 arch:
VHDLTop: library:xil_defaultlib entity:svga2tfp410 arch:
VHDLTop: library:xil_defaultlib entity:svgactrl arch:
VHDLTop: library:xil_defaultlib entity:svgactrl arch:
VHDLTop: library:xil_defaultlib entity:sync_noc32_xy arch:
VHDLTop: library:xil_defaultlib entity:sync_noc32_xy arch:
VHDLTop: library:xil_defaultlib entity:sysmon_virtex5 arch:
VHDLTop: library:xil_defaultlib entity:sysmon_virtex5 arch:
VHDLTop: library:xil_defaultlib entity:virtex_tap arch:
VHDLTop: library:xil_defaultlib entity:virtex_tap arch:
VHDLTop: library:xil_defaultlib entity:virtex2_tap arch:
VHDLTop: library:xil_defaultlib entity:virtex2_tap arch:
VHDLTop: library:xil_defaultlib entity:spartan3_tap arch:
VHDLTop: library:xil_defaultlib entity:spartan3_tap arch:
VHDLTop: library:xil_defaultlib entity:virtex4_tap arch:
VHDLTop: library:xil_defaultlib entity:virtex4_tap arch:
VHDLTop: library:xil_defaultlib entity:virtex5_tap arch:
VHDLTop: library:xil_defaultlib entity:virtex5_tap arch:
VHDLTop: library:xil_defaultlib entity:virtex6_tap arch:
VHDLTop: library:xil_defaultlib entity:virtex6_tap arch:
VHDLTop: library:xil_defaultlib entity:spartan6_tap arch:
VHDLTop: library:xil_defaultlib entity:spartan6_tap arch:
VHDLTop: library:xil_defaultlib entity:virtex7_tap arch:
VHDLTop: library:xil_defaultlib entity:virtex7_tap arch:
VHDLTop: library:xil_defaultlib entity:virtexup_tap arch:
VHDLTop: library:xil_defaultlib entity:virtexup_tap arch:
VHDLTop: library:xil_defaultlib entity:kintex7_tap arch:
VHDLTop: library:xil_defaultlib entity:kintex7_tap arch:
VHDLTop: library:xil_defaultlib entity:artix7_tap arch:
VHDLTop: library:xil_defaultlib entity:artix7_tap arch:
VHDLTop: library:xil_defaultlib entity:techmult arch:
VHDLTop: library:xil_defaultlib entity:techmult arch:
VHDLTop: library:xil_defaultlib entity:top arch:
VHDLTop: library:xil_defaultlib entity:top arch:
END of tops
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(8): WARNING: top-level design unit 'regslice_both' was specified more than once; ignoring 'regslice_both' of library 'xil_defaultlib' (VERI-1409)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(142): WARNING: top-level design unit 'regslice_reverse' was specified more than once; ignoring 'regslice_reverse' of library 'xil_defaultlib' (VERI-1409)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(190): WARNING: top-level design unit 'regslice_both_w1' was specified more than once; ignoring 'regslice_both_w1' of library 'xil_defaultlib' (VERI-1409)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(274): WARNING: top-level design unit 'regslice_forward_w1' was specified more than once; ignoring 'regslice_forward_w1' of library 'xil_defaultlib' (VERI-1409)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(323): WARNING: top-level design unit 'regslice_reverse_w1' was specified more than once; ignoring 'regslice_reverse_w1' of library 'xil_defaultlib' (VERI-1409)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/generic_hdl/axi_ram_slave.v(22): INFO: compiling module 'axi_ram_slave_default' (VERI-1018)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/generic_hdl/generic_spram.v(26): INFO: compiling module 'generic_spram_default' (VERI-1018)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_async_buffer.v(23): INFO: compiling module 'mmi64_async_buffer_default' (VERI-1018)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_axi_master.v(26): INFO: compiling module 'mmi64_axi_master_default' (VERI-1018)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v(293): INFO: compiling module 'mmi64_p_muxdemux64_default' (VERI-1018)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_serializer.v(24): INFO: compiling module 'mmi64_serializer_default' (VERI-1018)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_sync_rx.v(25): INFO: compiling module 'profpga_sync_rx_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/mem/BRAM_512x32.v(3): INFO: compiling module 'BRAM_512x32_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma32_w32/adpcm_vivado_dma32_w32_top.v(12): INFO: compiling module 'adpcm_vivado_dma32_w32_top_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes_vivado/aes_vivado_dma32_w32/aes_vivado_dma32_w32_top.v(12): INFO: compiling module 'aes_vivado_dma32_w32_top_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/sockets/adapters/apb2axil.sv(3): INFO: compiling module 'apb2axil_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/axi_node/src/apb_regs_top.sv(72): INFO: compiling module 'apb_regs_top_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/fpga/src/axi2apb/src/axi2apb_wrap.sv(11): INFO: compiling module 'axi2apb_wrap_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/axi_mem_if/src/axi2mem.sv(20): INFO: compiling module 'axi2mem_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/axi_master_connect_rev.sv(14): INFO: compiling module 'axi_master_connect_rev_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/axi_node/src/axi_regs_top.sv(92): INFO: compiling module 'axi_regs_top_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/axi_slave_connect.sv(14): INFO: compiling module 'axi_slave_connect_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/axi_slave_connect_rev.sv(14): INFO: compiling module 'axi_slave_connect_rev_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/fpga/src/axi_slice/src/axi_slice_wrap.sv(1): INFO: compiling module 'axi_slice_wrap_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/axi/src/axi_to_axi_lite.sv(21): INFO: compiling module 'axi_to_axi_lite_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/blowfish_vivado/blowfish_vivado_dma32_w8/blowfish_vivado_dma32_w8_top.v(12): INFO: compiling module 'blowfish_vivado_dma32_w8_top_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes256_rtl/aes256_rtl_basic_dma64/rtl/deterministic_random_byte_generator.sv(1): INFO: compiling module 'deterministic_random_byte_generator_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv(41): INFO: compiling module 'div_sqrt_mvp_wrapper_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dm_top.sv(20): INFO: compiling module 'dm_top_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dmi_jtag.sv(19): INFO: compiling module 'dmi_jtag_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/riscv-dbg/src/dmi_jtag.sv(241): WARNING: Module <dmi_cdc> not found while processing module instance <i_dmi_cdc> (VERI-1063)
/home/montanaro/esp_experimental/rtl/noc/gm_dual_clock_fifo/dual_clock_fifo0.sv(18): INFO: compiling module 'dual_clock_fifo0_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/common_cells/src/edge_detect.sv(14): INFO: compiling module 'edge_detect_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/common_cells/src/deprecated/find_first_one.sv(17): INFO: compiling module 'find_first_one_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/freq_changer.sv(3): INFO: compiling module 'freq_changer_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/generic_tb_rtl/generic_tb_rtl_basic_dma32/generic_tb_rtl_basic_dma32.v(1): INFO: compiling module 'generic_tb_rtl_basic_dma32_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/gsm_vivado/gsm_vivado_dma32_w16/gsm_vivado_dma32_w16_top.v(12): INFO: compiling module 'gsm_vivado_dma32_w16_top_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/util/instr_tracer.sv(23): INFO: compiling module 'instr_tracer_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_localmem_asic.sv(12): INFO: compiling module 'l2_localmem_asic_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/llc/rtl/llc_localmem_asic.sv(12): INFO: compiling module 'llc_localmem_asic_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/mips_vivado/mips_vivado_dma32_w32/mips_vivado_dma32_w32_top.v(12): INFO: compiling module 'mips_vivado_dma32_w32_top_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/motion_vivado/motion_vivado_dma32_w32/motion_vivado_dma32_w32_top.v(12): INFO: compiling module 'motion_vivado_dma32_w32_top_default' (VERI-1018)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(27): INFO: compiling module 'pd_async_mux_ctrl_default' (VERI-1018)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(133): INFO: compiling module 'pd_async_mux_se_default' (VERI-1018)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(181): INFO: compiling module 'pd_async_mux_dp_default' (VERI-1018)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(233): INFO: compiling module 'pd_async_demux_se_default' (VERI-1018)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(283): INFO: compiling module 'pd_async_demux_dp_default' (VERI-1018)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(337): INFO: compiling module 'pd_mux_tx_clk_se_default' (VERI-1018)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(387): INFO: compiling module 'pd_mux_tx_clk_dp_default' (VERI-1018)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(441): INFO: compiling module 'pd_demux_rx_clk_se_default' (VERI-1018)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/pd_muxdemux2/pd_muxdemux.sv(478): INFO: compiling module 'pd_demux_rx_clk_dp_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/common_cells/src/deprecated/pulp_sync.sv(13): INFO: compiling module 'pulp_sync_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(8): INFO: compiling module 'regslice_both_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(142): INFO: compiling module 'regslice_reverse_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(190): INFO: compiling module 'regslice_both_w1_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(274): INFO: compiling module 'regslice_forward_w1_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(323): INFO: compiling module 'regslice_reverse_w1_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma32_w8/sha_vivado_dma32_w8_top.v(12): INFO: compiling module 'sha_vivado_dma32_w8_top_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/cache_subsystem/std_cache_subsystem.sv(20): INFO: compiling module 'std_cache_subsystem_default' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/cache_subsystem/wt_l15_adapter.sv(54): INFO: compiling module 'wt_l15_adapter_default' (VERI-1018)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34976): WARNING: mix of dynamic and non-dynamic array types in assignment context, target type is bit [packed dim count:1] [$], while source type is bit [packed dim count:1] [] (VERI-9040)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35105): WARNING: mix of dynamic and non-dynamic array types in assignment context, target type is bit [packed dim count:1] [$], while source type is bit [packed dim count:1] [] (VERI-9040)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v(379): ERROR: cannot find port 'id_warnings_o' on this module (VERI-1010)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64.v(26): INFO: 'mmi64_rt64' is declared here (VERI-9035)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v(378): ERROR: cannot find port 'id_errors_o' on this module (VERI-1010)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64.v(26): INFO: 'mmi64_rt64' is declared here (VERI-9035)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v(377): ERROR: cannot find port 'ack_errors_o' on this module (VERI-1010)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64.v(26): INFO: 'mmi64_rt64' is declared here (VERI-9035)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v(376): ERROR: cannot find port 'crc_errors_o' on this module (VERI-1010)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_rt64.v(26): INFO: 'mmi64_rt64' is declared here (VERI-9035)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/fpga/src/axi2apb/src/axi2apb_wrap.sv(24): ERROR: 'APB_BUS' is an unknown type (VERI-1556)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes256_rtl/aes256_rtl_basic_dma64/rtl/deterministic_random_byte_generator.sv(6): ERROR: 'drbg_if' is an unknown type (VERI-1556)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/common_cells/src/deprecated/find_first_one.sv(52): ERROR: loop count limit of 10000 exceeded; condition is never false (VERI-1066)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/common_cells/src/deprecated/fifo_v1.sv(19): WARNING: type identifier 'meta_rd_t' is not visible from module 'fifo(DEPTH=32'b01,dtype=meta_rd_t_axi_to_axi_lite_xil_defaultlib)'; pretty-printed output will be illegal (VERI-1953)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_mux.v(51): ERROR: value for parameter 'SERDES_MUX_FACTOR' is not constant (VERI-1159)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_mux.v(52): ERROR: value for parameter 'MUX_WORD_COUNT' is not constant (VERI-1159)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_mux.v(53): ERROR: value for parameter 'MUX_WORD_COUNT_BITWIDTH' is not constant (VERI-1159)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_demux.v(62): ERROR: value for parameter 'SERDES_MUX_FACTOR' is not constant (VERI-1159)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_demux.v(63): ERROR: value for parameter 'MUX_WORD_COUNT' is not constant (VERI-1159)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux_demux.v(64): ERROR: value for parameter 'MUX_WORD_COUNT_BITWIDTH' is not constant (VERI-1159)
/home/montanaro/esp_experimental/rtl/sockets/bus/devices.vhd(936): ERROR: array size is larger than 2**23 (VHDL-1525)
/home/montanaro/esp_experimental/rtl/sockets/bus/devices.vhd(913): ERROR: expression has 253 elements; expected 256 (VHDL-1077)
/home/montanaro/esp_experimental/rtl/sockets/bus/devices.vhd(963): ERROR: array size is larger than 2**23 (VHDL-1525)
/home/montanaro/esp_experimental/rtl/sockets/bus/devices.vhd(940): ERROR: expression has 42760 elements; expected 65536 (VHDL-1077)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socgen/esp/socmap.vhd(30): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socgen/esp/socmap.vhd(31): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socgen/esp/socmap.vhd(298): ERROR: value 0 is out of target constraint range 1 to 5 (VHDL-1291)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/adpcm_wrapper.vhd(39): INFO: processing 'adpcm_wrapper_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(16): INFO: processing '\adpcm_vivado_rtl(hls_conf=1,n_cores=1,log2_n_cores=1)\(mapping)' (VHDL-1067)
INFO: The direction of input port <\out_word_V_din\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\out_word_V_full_n\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\out_word_V_write\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\in1_word_V_dout\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\in1_word_V_empty_n\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\in1_word_V_read\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <conf_info_adpcm_n> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <conf_info_adpcm_size> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <load_ctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <store_ctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ap_clk> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ap_rst> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <load_ctrl_ap_vld> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <load_ctrl_ap_ack> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <store_ctrl_ap_vld> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <store_ctrl_ap_ack> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ap_start> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ap_done> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ap_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ap_idle> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(105): INFO: switching to Verilog mode to elaborate module 'adpcm_vivado_dma64_w32_top' (VHDL-1399)
/home/montanaro/esp_experimental/tech/virtex7/acc/adpcm_vivado/adpcm_vivado_dma64_w32/adpcm_vivado_dma64_w32_top.v(12): INFO: compiling module 'adpcm_vivado_dma64_w32_top' (VERI-1018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(105): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/dma_ctrl_mux.vhd(8): INFO: processing '\dma_ctrl_mux(n_cores=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/axis_fifo.vhd(4): INFO: processing '\axis_fifo(depth=4,log2_depth=2,width=96)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/dma_multi_read.vhd(8): INFO: processing '\dma_multi_read(n_cores=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/axis_fifo.vhd(4): INFO: processing '\axis_fifo(depth=4,log2_depth=2,width=64)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/dma_multi_write.vhd(8): INFO: processing '\dma_multi_write(n_cores=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(50): INFO: processing '\esp_acc_dma(tech=1,mem_info=(("001","000",2048,4094),("000","000",0,4095)),revision=0,devid=768,available_reg_mask="1111111101111110110000000000000000000000000000000000000000000000",rdonly_reg_mask="0101000100010000000000000000000000000000000000000000000000000000",exp_registers=0,scatter_gather=1,tlb_entries=4)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_tlb.vhd(63): INFO: processing '\esp_acc_tlb(tech=1,tlb_entries=4)\(tlb)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(35): INFO: processing '\syncram(tech=1,abits=2,dbits=32)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(42): INFO: processing '\unisim_syncram(abits=2)\(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd(31): INFO: processing '\generic_syncram(abits=2,dbits=32)\(behavioral)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/fixen_64to32.vhd(45): INFO: processing 'fixen_64to32_default(rtl)' (VHDL-1067)
INFO: The direction of input port <clk_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rstn_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <acc_req_valid_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mem_data_valid_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <batch_length_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mon_acc_roundtrip_time> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/adpcm_wrapper.vhd(334): INFO: switching to Verilog mode to elaborate module 'roundtrip_time_monitor' (VHDL-1399)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/monitor/roundtrip_monitor/roundtrip_time_monitor.sv(15): INFO: compiling module 'roundtrip_time_monitor(DATA_WIDTH=16,LOG2_N_CORES=1)' (VERI-1018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/adpcm_wrapper.vhd(334): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(577): INFO: processing 'unisim_syncram128_default(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(522): INFO: processing 'unisim_syncram64_default(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(42): INFO: processing 'unisim_syncram_default(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(614): INFO: processing 'unisim_syncram128bw_default(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1348): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1349): ERROR: formal generic 'n_cores' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1350): ERROR: formal generic 'log2_n_cores' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1345): INFO: processing 'dfadd_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1433): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/peripherals/ddr/ahb2bsg_dmc.vhd(26): INFO: processing 'ahb2bsg_dmc_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/ddr/ahb2bsg_dmc.vhd(556): WARNING: 'bsg_dmc_wrap' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/peripherals/ddr/ahb2mig_7series.vhd(42): INFO: processing 'ahb2mig_7series_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/ddr/ahb2mig_7series.vhd(626): WARNING: 'mig' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/peripherals/ddr/ahb2mig_7series_profpga.vhd(41): INFO: processing 'ahb2mig_7series_profpga_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/ddr/ahb2mig_ebddr4r5.vhd(41): INFO: processing 'ahb2mig_ebddr4r5_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/ddr/ahb2mig_ebddr4r5.vhd(632): WARNING: 'mig' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/peripherals/ddr/ahb2mig_up.vhd(41): INFO: processing 'ahb2mig_up_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/ddr/ahb2mig_up.vhd(671): WARNING: 'mig' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/sockets/proxy/ahbslv2iolink.vhd(33): ERROR: formal generic 'hconfig' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/ahbslv2iolink.vhd(30): INFO: processing 'ahbslv2iolink_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/inferred_async_fifo.vhd(33): INFO: processing '\inferred_async_fifo(g_data_width=1,g_size=2)\(syn)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/fifo3.vhd(19): INFO: processing '\fifo3(depth=8,width=32)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/inferred_async_fifo.vhd(33): INFO: processing 'inferred_async_fifo_default(syn)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/inferred_async_fifo.vhd(33): INFO: processing '\inferred_async_fifo(g_data_width=1,g_size=16)\(syn)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace.vhd(35): INFO: processing 'ahbtrace_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mb.vhd(36): INFO: processing '\ahbtrace_mb(tech=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(36): INFO: processing '\ahbtrace_mmb(tech=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram64.vhd(36): INFO: processing '\syncram64(custombits=16)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(35): INFO: processing '\syncram(dbits=32,custombits=16)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd(31): INFO: processing '\generic_syncram(abits=6,dbits=32)\(behavioral)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbtrace_mmb.vhd(676): WARNING: 'report_version' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/buffer_unisim.vhd(34): INFO: processing 'clkbuf_xilinx_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/buffer_unisim.vhd(71): INFO: processing 'clkmux_xilinx_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkand.vhd(32): INFO: processing 'clkand_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/clkgen_unisim.vhd(44): INFO: processing 'clkgen_virtex5_default(struct)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/clkgen_unisim.vhd(270): WARNING: 'report_version' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/clkgen_unisim.vhd(890): INFO: processing 'clkbuf_unisim_default(struct)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkmux.vhd(32): INFO: processing 'clkmux_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkpad.vhd(32): INFO: processing 'clkpad_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkpad_ds.vhd(32): INFO: processing 'clkpad_ds_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sim/utils/cpu_disas.vhd(35): INFO: processing 'cpu_disas_default(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sim/utils/cpu_disas.vhd(86): INFO: processing 'fpu_disas_default(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/ddr_unisim.vhd(118): INFO: processing 'oddrc3e_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/ext2ahbm.vhd(35): ERROR: formal generic 'hindex' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/ext2ahbm.vhd(33): INFO: processing 'ext2ahbm_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/inferred_async_fifo.vhd(33): INFO: processing '\inferred_async_fifo(g_data_width=64,g_size=16)\(syn)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/fifo3.vhd(19): INFO: processing '\fifo3(depth=16,width=64)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/fifo_inferred.vhd(38): INFO: processing 'generic_fifo_default(rtl_fifo)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncreg.vhd(31): INFO: processing 'syncreg_default(tmap)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(65): INFO: processing '\grdff(tech=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(35): INFO: processing '\syncram_2p(abits=10,dbits=32,sepclk=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/memrwcol.vhd(31): INFO: processing '\memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=10,dbits=32,sepclk=1,wrfst=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd(111): INFO: processing '\generic_syncram_2p(abits=10,sepclk=1)\(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/fpga_proxy_jtag.vhd(33): INFO: processing 'fpga_proxy_jtag_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/bus/patient_apbctrl.vhd(47): INFO: processing '\patient_apbctrl(haddr=3072,hmask=4094,nslaves=128,remote_apb="11000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000")\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/apb2jtag.vhd(34): INFO: processing 'apb2jtag_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/apb2jtag.vhd(58): ERROR: expression has 74 elements; expected 75 (VHDL-1077)
/home/montanaro/esp_experimental/rtl/sockets/jtag/apb2jtag_reg.vhd(11): INFO: processing 'apb2jtag_reg_default(arch)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/demux_1to6_vs.vhd(6): INFO: processing '\demux_1to6_vs(sz=75)\(arch)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/inferred_async_fifo.vhd(33): INFO: processing '\inferred_async_fifo(g_data_width=75,g_size=200)\(syn)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/mux_6to1.vhd(7): INFO: processing '\mux_6to1(sz=75)\(arch)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/piso_jtag.vhd(7): INFO: processing '\piso_jtag(sz=75,shift_dir=1)\(arch)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag2apb.vhd(34): INFO: processing 'jtag2apb_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/inferred_async_fifo.vhd(33): INFO: processing '\inferred_async_fifo(g_data_width=74,g_size=200)\(syn)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/mux_6to1.vhd(7): INFO: processing '\mux_6to1(sz=74)\(arch)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag2apb_reg.vhd(11): INFO: processing '\jtag2apb_reg(pindex=1)\(arch)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/demux_1to2.vhd(6): INFO: processing 'demux_1to2_default(arch)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_pkg.vhd(58): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/rtl/sockets/jtag/sipo_jtag.vhd(20): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/rtl/sockets/jtag/sipo_jtag.vhd(20): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/rtl/sockets/jtag/sipo_jtag.vhd(8): INFO: processing '\sipo_jtag(dim=6)\(arch)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/sipo_jtag.vhd(8): INFO: processing '\sipo_jtag(dim=74,shift_dir=1)\(arch)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/counter_jtag.vhd(7): INFO: processing 'counter_jtag_default(arch)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_slm.vhd(37): INFO: processing 'fpga_tile_slm_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/sync_noc_set.vhd(14): INFO: processing '\sync_noc_set(ports="11111",has_sync=1)\(mesh)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/sync_noc_xy.vhd(12): INFO: processing '\sync_noc_xy(ports="11111",has_sync=1)\(mesh)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/router.vhd(34): INFO: processing '\router(width=66)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/bypassable_queue.vhd(19): INFO: processing '\bypassable_queue(depth=4,width=66)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/fifo.vhd(19): INFO: processing '\fifo0(depth=4,width=66)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/routing_engine.vhd(20): INFO: processing '\routing_engine(loc_port=0)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/routing_engine.vhd(20): INFO: processing '\routing_engine(loc_port=1)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/routing_engine.vhd(20): INFO: processing '\routing_engine(loc_port=2)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/routing_engine.vhd(20): INFO: processing '\routing_engine(loc_port=3)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/routing_engine.vhd(20): INFO: processing '\routing_engine(loc_port=4)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/rtr_arbitration_engine.vhd(9): INFO: processing 'rtr_arbitration_engine_default(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/inferred_async_fifo.vhd(33): INFO: processing '\inferred_async_fifo(g_data_width=66)\(syn)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/tiles/tile_slm.vhd(36): INFO: processing 'tile_slm_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbctrl.vhd(39): INFO: processing '\ahbctrl(rrobin=1,cfgmask=0,nahbm=16,nahbs=16,fpnpen=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/misc/ahbslm.vhd(20): INFO: processing '\ahbslm(tech=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/misc/ahbram.vhd(38): INFO: processing '\ahbram(tech=1,large_banks=1,kbytes=256,maccsz=64)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(36): INFO: processing '\syncrambw(tech=1,abits=15,dbits=64,large_banks=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(678): INFO: processing '\unisim_syncram_be(abits=15,dbits=64,tech=1)\(behav)' (VHDL-1067)
INFO: The direction of input port <\CLK\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\CE0\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\A0\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\D0\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\WE0\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\WEM0\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\CE1\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\A1\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\Q1\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1092): INFO: switching to Verilog mode to elaborate module 'unisim_sram_b_15abits' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sram_b/unisim_sram_b_15abits.v(12): INFO: compiling module 'unisim_sram_b_15abits' (VERI-1018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/adpcm_wrapper.vhd(39): ERROR: illegal recursive instantiation of instance '(null)' (VHDL-1798)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1092): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1092): INFO: switching to Verilog mode to elaborate module 'unisim_sram_b_15abits' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1092): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1092): INFO: switching to Verilog mode to elaborate module 'unisim_sram_b_15abits' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1092): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1092): INFO: switching to Verilog mode to elaborate module 'unisim_sram_b_15abits' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1092): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1092): INFO: switching to Verilog mode to elaborate module 'unisim_sram_b_15abits' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1092): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1092): INFO: switching to Verilog mode to elaborate module 'unisim_sram_b_15abits' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1092): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1092): INFO: switching to Verilog mode to elaborate module 'unisim_sram_b_15abits' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1092): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1092): INFO: switching to Verilog mode to elaborate module 'unisim_sram_b_15abits' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1092): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/misc/ahbram.vhd(303): WARNING: 'report_version' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/sockets/csr/esp_tile_csr.vhd(19): INFO: processing 'esp_tile_csr_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/noc2ahbmst.vhd(26): INFO: processing '\noc2ahbmst(tech=1,hindex=0,axitran=1,little_end=1,cacheline=1,l2_cache_en=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/noc2ahbmst.vhd(26): INFO: processing '\noc2ahbmst(tech=1,hindex=1,eth_dma=1,cacheline=1,l2_cache_en=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/noc2apb.vhd(21): INFO: processing '\noc2apb(tech=1,local_apb_en="10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000")\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/queues/slm_tile_q.vhd(20): INFO: processing '\slm_tile_q(tech=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/fifo.vhd(19): INFO: processing '\fifo0(depth=18,width=66)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/fifo.vhd(19): INFO: processing '\fifo0(depth=8,width=66)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/fifo2.vhd(19): INFO: processing '\fifo2(depth=18,width=66)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/fifo.vhd(19): INFO: processing '\fifo0(width=66)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/fifo2.vhd(19): INFO: processing '\fifo2(depth=8,width=66)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/fifo.vhd(19): INFO: processing '\fifo0(width=34)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/fifo.vhd(19): INFO: processing '\fifo0(depth=3,width=34)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/fifo.vhd(19): INFO: processing '\fifo0(depth=6,width=34)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethm.vhd(33): INFO: processing 'grethm_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(38): INFO: processing '\greth(maxsize=1500)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/grethc.vhd(33): INFO: processing 'grethc_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth_tx.vhd(31): INFO: processing 'greth_tx_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/eth_rstgen.vhd(30): INFO: processing 'eth_rstgen_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth_rx.vhd(32): INFO: processing 'greth_rx_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/eth_ahb_mst.vhd(31): INFO: processing 'eth_ahb_mst_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(35): INFO: processing '\syncram_2p(abits=3,dbits=32)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/memrwcol.vhd(31): INFO: processing '\memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=3,dbits=32,sepclk=0,wrfst=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd(111): INFO: processing '\generic_syncram_2p(abits=3)\(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/greth.vhd(364): WARNING: 'report_version' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(45): INFO: processing 'grmux2v_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(31): INFO: processing '\grmux2(tech=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(82): INFO: processing 'gror2_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(97): INFO: processing 'grand12_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(112): INFO: processing 'grnand2_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad.vhd(61): INFO: processing 'inpadv_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad.vhd(32): INFO: processing '\inpad(voltage=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(75): INFO: processing 'inpad_ddrv_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ddr.vhd(35): INFO: processing '\inpad_ddr(voltage=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_ireg.vhd(31): INFO: processing '\ddr_ireg(tech=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/ddr_inferred.vhd(30): INFO: processing '\gen_iddr_reg(scantest=0,noasync=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ds.vhd(59): INFO: processing 'inpad_dsv_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad_ds.vhd(32): INFO: processing '\inpad_ds(level=4,voltage=3)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(135): INFO: processing 'iopadv_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(32): INFO: processing '\iopad(voltage=3)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(160): INFO: processing 'iopadienv_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(81): INFO: processing '\iopadien(voltage=3)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(187): INFO: processing 'iopadvv_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad.vhd(211): INFO: processing 'iopadvvv_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(71): INFO: processing 'iopad_ddrv_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(35): INFO: processing '\iopad_ddr(voltage=3)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/ddr_oreg.vhd(31): INFO: processing '\ddr_oreg(tech=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/ddr_inferred.vhd(71): INFO: processing '\gen_oddr_reg(scantest=0,noasync=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ddr.vhd(102): INFO: processing 'iopad_ddrvv_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(86): INFO: processing 'iopad_dsv_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(32): INFO: processing '\iopad_ds(voltage=3)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_ds.vhd(108): INFO: processing 'iopad_dsvv_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_tm.vhd(75): INFO: processing 'iopad_tmvv_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/iopad_tm.vhd(35): INFO: processing '\iopad_tm(voltage=3)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_apb_config.vhd(33): INFO: processing 'jtag_apb_config_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/bus/patient_apbctrl.vhd(47): INFO: processing '\patient_apbctrl(hindex=1,haddr=3328,hmask=4094,nslaves=128,remote_apb="11000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000")\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_apb_slv_config.vhd(33): INFO: processing 'jtag_apb_slv_config_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_apb_slv.vhd(12): INFO: processing 'jtag_apb_slv_default(arch)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_apb_slv_config.vhd(33): INFO: processing '\jtag_apb_slv_config(lpindex=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_apb_slv.vhd(12): INFO: processing '\jtag_apb_slv(pindex=1)\(arch)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_tb.vhd(36): INFO: processing 'jtag_tb_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/jtag/jtag_test.vhd(34): INFO: processing 'jtag_test_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd(69): INFO: processing 'generic_syncram_reg_default(behavioral)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd(162): INFO: processing 'generic_syncram_2p_reg_default(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd(315): INFO: processing 'generic_regfile_4p_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(30): ERROR: formal generic 'memtech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(31): ERROR: formal generic 'mmi64_width' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(32): ERROR: formal generic 'ddrs_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(33): ERROR: formal generic 'slms_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(34): ERROR: formal generic 'nocs_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(35): ERROR: formal generic 'tiles_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(36): ERROR: formal generic 'accelerators_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(37): ERROR: formal generic 'l2_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(38): ERROR: formal generic 'llc_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(39): ERROR: formal generic 'mon_ddr_en' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(40): ERROR: formal generic 'mon_noc_tile_inject_en' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(41): ERROR: formal generic 'mon_noc_queues_full_en' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(42): ERROR: formal generic 'mon_acc_en' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(43): ERROR: formal generic 'mon_mem_en' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(44): ERROR: formal generic 'mon_l2_en' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(45): ERROR: formal generic 'mon_llc_en' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(46): ERROR: formal generic 'mon_dvfs_en' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(27): INFO: processing 'monitor_default(rtl)' (VHDL-1067)
INFO: The direction of input port <clk0_p> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk0_n> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <sync0_p> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <sync0_n> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <srcclk_p> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <srcclk_n> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <srcsync_p> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <srcsync_n> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dmbi_h2f> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dmbi_f2h> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk_200mhz_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <src_clk_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <src_clk_locked_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <src_event_id_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <src_event_en_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <src_event_busy_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <src_event_reset_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <src_event_strobe1_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <src_event_strobe2_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk0_event_id_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk0_event_en_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk0_event_strobe1_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk0_event_strobe2_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_present_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_clk_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_reset_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_m_dn_d_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_m_dn_valid_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_m_dn_accept_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_m_dn_start_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_m_dn_stop_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_m_up_d_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_m_up_valid_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_m_up_accept_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_m_up_start_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_m_up_stop_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk1_cfg_dn_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk1_cfg_up_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk2_cfg_dn_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk2_cfg_up_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk3_cfg_up_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk3_cfg_dn_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk4_cfg_dn_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk4_cfg_up_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk5_cfg_dn_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk5_cfg_up_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk6_cfg_dn_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk6_cfg_up_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk7_cfg_dn_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk7_cfg_up_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <temp_mon_i2c_sda> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <temp_mon_i2c_scl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(455): INFO: switching to Verilog mode to elaborate module 'profpga_ctrl' (VHDL-1399)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_ctrl.v(23): INFO: compiling module 'profpga_ctrl(DEVICE="XV7S",ENABLE_DEBUG="FALSE",PIN_TRAINING_SPEED="auto",ENABLE_DISCO="FALSE",USE_CLK_INPUT_BUFG=0)' (VERI-1018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/adpcm_wrapper.vhd(39): ERROR: illegal recursive instantiation of instance '(null)' (VHDL-1798)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(455): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
INFO: The direction of input port <mmi64_clk> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_reset> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_h_dn_d_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_h_dn_valid_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_h_dn_accept_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_h_dn_start_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_h_dn_stop_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_h_up_d_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_h_up_valid_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_h_up_accept_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_h_up_start_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_h_up_stop_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <reg_en_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <reg_we_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <reg_addr_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <reg_wdata_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <reg_accept_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <reg_rdata_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <reg_rvalid_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(524): INFO: switching to Verilog mode to elaborate module 'mmi64_m_regif' (VHDL-1399)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_m_regif.v(25): INFO: compiling module 'mmi64_m_regif(MODULE_ID=3679,REGISTER_COUNT=16,REGISTER_WIDTH=16,READ_BUFFER_DEPTH=4)' (VERI-1018)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(524): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(679): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(730): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(868): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(985): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(1067): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(1132): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor.vhd(1198): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/techmap/inferred/mul_inferred.vhd(32): INFO: processing 'gen_mul_61x61_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/mul_unisim.vhd(7): INFO: processing 'virtex4_mul_61x61_default(beh)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/mul_unisim.vhd(16583): INFO: processing 'virtex6_mul_61x61_default(beh)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/noc32_xy.vhd(34): ERROR: formal generic 'xlen' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/noc/noc32_xy.vhd(35): ERROR: formal generic 'ylen' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/noc/noc32_xy.vhd(36): ERROR: formal generic 'tiles_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/noc/noc32_xy.vhd(32): INFO: processing 'noc32_xy_default(mesh)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd(29): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd(30): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd(31): ERROR: formal generic 'mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd(32): ERROR: formal generic 'cacheable_mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd(33): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd(34): ERROR: formal generic 'io_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd(35): ERROR: formal generic 'io_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd(42): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd(43): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd(44): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd(47): ERROR: formal generic 'has_pll' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd(25): INFO: processing 'noc_aes256_rtl_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(49): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(347): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(347): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(344): INFO: processing 'aes256_rtl_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(398): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(403): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(404): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(405): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(406): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(410): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(414): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(415): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(416): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(418): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(419): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(420): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(422): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(423): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(424): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(426): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(427): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(428): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(433): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(434): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(439): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(246): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(247): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(248): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(249): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(33): INFO: processing '\l2_acc_wrapper(tech=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/caches.vhd(9): INFO: processing '\l2(use_rtl=1,little_end=1,llsc=1,sets=256,ways=8)\(mapping)' (VHDL-1067)
INFO: The direction of input port <clk> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rst> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_cpu_req_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_cpu_req_data_cpu_msg> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_cpu_req_data_hsize> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_cpu_req_data_hprot> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_cpu_req_data_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_cpu_req_data_word> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_cpu_req_data_amo> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_fwd_in_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_fwd_in_data_coh_msg> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_fwd_in_data_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_fwd_in_data_req_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_rsp_in_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_rsp_in_data_coh_msg> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_rsp_in_data_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_rsp_in_data_line> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_rsp_in_data_invack_cnt> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_req_out_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_rsp_out_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_rd_rsp_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_flush_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_flush_data> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_inval_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_stats_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_bresp_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_cpu_req_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_fwd_in_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_rsp_in_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_req_out_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_req_out_data_coh_msg> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_req_out_data_hprot> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_req_out_data_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_req_out_data_line> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_rsp_out_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_rsp_out_data_coh_msg> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_rsp_out_data_req_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_rsp_out_data_to_req> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_rsp_out_data_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_rsp_out_data_line> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_rd_rsp_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_rd_rsp_data_line> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_flush_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_inval_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_inval_data_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_inval_data_hprot> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_stats_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_stats_data> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <flush_done> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_bresp_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <l2_bresp_data> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/caches.vhd(81): INFO: switching to Verilog mode to elaborate module 'l2_rtl_top' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/caches/esp-caches/l2/rtl/l2_rtl_top.sv(12): INFO: compiling module 'l2_rtl_top' (VERI-1018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/adpcm_wrapper.vhd(39): ERROR: illegal recursive instantiation of instance '(null)' (VHDL-1798)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/caches.vhd(81): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(50): INFO: processing 'esp_acc_dma_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(330): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(361): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(1135): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(1152): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(68): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(69): ERROR: formal port 'io_x' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(70): ERROR: formal port 'pindex' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd(567): INFO: switching to Verilog mode to elaborate module 'roundtrip_time_monitor' (VHDL-1399)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/monitor/roundtrip_monitor/roundtrip_time_monitor.sv(15): INFO: compiling module 'roundtrip_time_monitor(DATA_WIDTH=16,LOG2_N_CORES=0)' (VERI-1018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes256_rtl.vhd(567): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd(29): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd(30): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd(31): ERROR: formal generic 'mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd(32): ERROR: formal generic 'cacheable_mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd(33): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd(34): ERROR: formal generic 'io_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd(35): ERROR: formal generic 'io_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd(42): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd(43): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd(44): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd(47): ERROR: formal generic 'has_pll' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd(25): INFO: processing 'noc_aes_vivado_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(92): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(692): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(692): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(689): INFO: processing 'aes_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(735): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(740): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(741): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(742): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(743): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(747): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(751): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(752): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(753): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(755): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(756): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(757): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(759): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(760): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(761): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(763): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(764): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(765): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(770): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(771): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(776): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(246): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(247): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(248): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(249): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(68): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(69): ERROR: formal port 'io_x' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(70): ERROR: formal port 'pindex' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd(527): INFO: switching to Verilog mode to elaborate module 'roundtrip_time_monitor' (VHDL-1399)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_aes_vivado.vhd(527): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd(29): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd(30): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd(31): ERROR: formal generic 'mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd(32): ERROR: formal generic 'cacheable_mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd(33): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd(34): ERROR: formal generic 'io_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd(35): ERROR: formal generic 'io_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd(42): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd(43): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd(44): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd(47): ERROR: formal generic 'has_pll' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd(25): INFO: processing 'noc_blowfish_vivado_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(127): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1021): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1021): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1018): INFO: processing 'blowfish_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1063): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1068): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1069): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1070): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1071): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1075): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1079): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1080): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1081): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1083): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1084): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1085): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1087): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1088): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1089): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1091): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1092): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1093): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1098): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1099): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1104): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(246): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(247): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(248): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(249): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(68): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(69): ERROR: formal port 'io_x' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(70): ERROR: formal port 'pindex' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd(522): INFO: switching to Verilog mode to elaborate module 'roundtrip_time_monitor' (VHDL-1399)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_blowfish_vivado.vhd(522): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(29): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(30): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(31): ERROR: formal generic 'mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(32): ERROR: formal generic 'cacheable_mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(33): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(34): ERROR: formal generic 'io_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(35): ERROR: formal generic 'io_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(42): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(43): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(44): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(47): ERROR: formal generic 'has_pll' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(25): INFO: processing 'noc_dfdiv_vivado_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(197): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(198): ERROR: formal generic 'n_cores' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(199): ERROR: formal generic 'log2_n_cores' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1678): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(198): ERROR: binding entity 'dfdiv_vivado_rtl' does not have generic 'n_cores' (VHDL-1323)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1675): INFO: 'dfdiv_vivado_rtl' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(199): ERROR: binding entity 'dfdiv_vivado_rtl' does not have generic 'log2_n_cores' (VHDL-1323)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1675): INFO: 'dfdiv_vivado_rtl' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1678): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(198): ERROR: binding entity 'dfdiv_vivado_rtl_default' does not have generic 'n_cores' (VHDL-1323)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1675): INFO: 'dfdiv_vivado_rtl_default' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(199): ERROR: binding entity 'dfdiv_vivado_rtl_default' does not have generic 'log2_n_cores' (VHDL-1323)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1675): INFO: 'dfdiv_vivado_rtl_default' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1675): INFO: processing 'dfdiv_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1721): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1726): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1727): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1728): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1729): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1733): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1737): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1738): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1739): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1741): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1742): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1743): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1745): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1746): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1747): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1749): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1750): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1751): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1756): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1757): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1762): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(246): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(247): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(248): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(249): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(68): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(69): ERROR: formal port 'io_x' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(70): ERROR: formal port 'pindex' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(527): INFO: switching to Verilog mode to elaborate module 'roundtrip_time_monitor' (VHDL-1399)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfdiv_vivado.vhd(527): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd(29): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd(30): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd(31): ERROR: formal generic 'mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd(32): ERROR: formal generic 'cacheable_mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd(33): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd(34): ERROR: formal generic 'io_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd(35): ERROR: formal generic 'io_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd(42): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd(43): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd(44): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd(47): ERROR: formal generic 'has_pll' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd(25): INFO: processing 'noc_dfmul_vivado_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(233): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2007): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2007): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2004): INFO: processing 'dfmul_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2050): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2055): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2056): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2057): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2058): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2062): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2066): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2067): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2068): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2070): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2071): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2072): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2074): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2075): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2076): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2078): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2079): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2080): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2085): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2086): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2091): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(246): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(247): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(248): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(249): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(68): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(69): ERROR: formal port 'io_x' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(70): ERROR: formal port 'pindex' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd(527): INFO: switching to Verilog mode to elaborate module 'roundtrip_time_monitor' (VHDL-1399)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfmul_vivado.vhd(527): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd(29): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd(30): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd(31): ERROR: formal generic 'mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd(32): ERROR: formal generic 'cacheable_mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd(33): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd(34): ERROR: formal generic 'io_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd(35): ERROR: formal generic 'io_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd(42): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd(43): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd(44): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd(47): ERROR: formal generic 'has_pll' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd(25): INFO: processing 'noc_dfsin_vivado_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(268): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2336): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2336): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2333): INFO: processing 'dfsin_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2379): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2384): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2385): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2386): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2387): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2391): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2395): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2396): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2397): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2399): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2400): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2401): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2403): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2404): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2405): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2407): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2408): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2409): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2414): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2415): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2420): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(246): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(247): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(248): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(249): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(68): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(69): ERROR: formal port 'io_x' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(70): ERROR: formal port 'pindex' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd(527): INFO: switching to Verilog mode to elaborate module 'roundtrip_time_monitor' (VHDL-1399)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_dfsin_vivado.vhd(527): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd(29): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd(30): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd(31): ERROR: formal generic 'mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd(32): ERROR: formal generic 'cacheable_mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd(33): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd(34): ERROR: formal generic 'io_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd(35): ERROR: formal generic 'io_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd(42): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd(43): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd(44): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd(47): ERROR: formal generic 'has_pll' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd(25): INFO: processing 'noc_generic_tb_rtl_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(303): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2665): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2665): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2662): INFO: processing 'generic_tb_rtl_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2708): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2713): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2714): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2715): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2716): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2720): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2724): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2725): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2726): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2728): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2729): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2730): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2732): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2733): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2734): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2736): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2737): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2738): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2743): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2744): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2749): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(246): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(247): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(248): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(249): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(68): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(69): ERROR: formal port 'io_x' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(70): ERROR: formal port 'pindex' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd(527): INFO: switching to Verilog mode to elaborate module 'roundtrip_time_monitor' (VHDL-1399)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_generic_tb_rtl.vhd(527): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd(29): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd(30): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd(31): ERROR: formal generic 'mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd(32): ERROR: formal generic 'cacheable_mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd(33): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd(34): ERROR: formal generic 'io_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd(35): ERROR: formal generic 'io_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd(42): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd(43): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd(44): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd(47): ERROR: formal generic 'has_pll' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd(25): INFO: processing 'noc_gsm_vivado_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(338): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2994): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2994): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2991): INFO: processing 'gsm_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3037): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3042): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3043): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3044): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3045): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3049): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3053): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3054): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3055): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3057): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3058): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3059): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3061): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3062): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3063): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3065): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3066): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3067): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3072): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3073): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3078): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(246): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(247): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(248): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(249): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(68): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(69): ERROR: formal port 'io_x' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(70): ERROR: formal port 'pindex' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd(527): INFO: switching to Verilog mode to elaborate module 'roundtrip_time_monitor' (VHDL-1399)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_gsm_vivado.vhd(527): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd(29): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd(30): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd(31): ERROR: formal generic 'mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd(32): ERROR: formal generic 'cacheable_mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd(33): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd(34): ERROR: formal generic 'io_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd(35): ERROR: formal generic 'io_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd(42): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd(43): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd(44): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd(47): ERROR: formal generic 'has_pll' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd(25): INFO: processing 'noc_mips_vivado_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(373): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3323): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3323): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3320): INFO: processing 'mips_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3366): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3371): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3372): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3373): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3374): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3378): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3382): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3383): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3384): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3386): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3387): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3388): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3390): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3391): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3392): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3394): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3395): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3396): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3401): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3402): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3407): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(246): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(247): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(248): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(249): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(68): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(69): ERROR: formal port 'io_x' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(70): ERROR: formal port 'pindex' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd(527): INFO: switching to Verilog mode to elaborate module 'roundtrip_time_monitor' (VHDL-1399)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_mips_vivado.vhd(527): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd(29): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd(30): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd(31): ERROR: formal generic 'mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd(32): ERROR: formal generic 'cacheable_mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd(33): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd(34): ERROR: formal generic 'io_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd(35): ERROR: formal generic 'io_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd(42): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd(43): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd(44): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd(47): ERROR: formal generic 'has_pll' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd(25): INFO: processing 'noc_motion_vivado_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(408): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3652): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3652): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3649): INFO: processing 'motion_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3696): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3701): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3702): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3703): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3704): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3708): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3712): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3713): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3714): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3716): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3717): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3718): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3720): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3721): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3722): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3724): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3725): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3726): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3731): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3732): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3737): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(246): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(247): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(248): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(249): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(68): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(69): ERROR: formal port 'io_x' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(70): ERROR: formal port 'pindex' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd(532): INFO: switching to Verilog mode to elaborate module 'roundtrip_time_monitor' (VHDL-1399)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_motion_vivado.vhd(532): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd(29): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd(30): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd(31): ERROR: formal generic 'mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd(32): ERROR: formal generic 'cacheable_mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd(33): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd(34): ERROR: formal generic 'io_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd(35): ERROR: formal generic 'io_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd(42): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd(43): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd(44): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd(47): ERROR: formal generic 'has_pll' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd(25): INFO: processing 'noc_sha3_rtl_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(444): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3983): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3983): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3980): INFO: processing 'sha3_rtl_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4026): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4031): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4032): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4033): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4034): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4038): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4042): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4043): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4044): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4046): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4047): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4048): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4050): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4051): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4052): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4054): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4055): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4056): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4061): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4062): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4067): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(246): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(247): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(248): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(249): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(68): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(69): ERROR: formal port 'io_x' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(70): ERROR: formal port 'pindex' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd(527): INFO: switching to Verilog mode to elaborate module 'roundtrip_time_monitor' (VHDL-1399)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha3_rtl.vhd(527): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd(29): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd(30): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd(31): ERROR: formal generic 'mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd(32): ERROR: formal generic 'cacheable_mem_num' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd(33): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd(34): ERROR: formal generic 'io_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd(35): ERROR: formal generic 'io_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd(42): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd(43): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd(44): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd(47): ERROR: formal generic 'has_pll' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd(25): INFO: processing 'noc_sha_vivado_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd(479): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4312): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4312): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4309): INFO: processing 'sha_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4356): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4361): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4362): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4363): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4364): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4368): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4372): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4373): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4374): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4376): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4377): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4378): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4380): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4381): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4382): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4384): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4385): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4386): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4391): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4392): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4397): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(246): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(247): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(248): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd(249): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(40): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(41): ERROR: formal generic 'cache_y' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(42): ERROR: formal generic 'cache_x' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/caches/l2_acc_wrapper.vhd(43): ERROR: formal generic 'cache_tile_id' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(802): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(804): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(805): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(806): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(807): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(808): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(809): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(810): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd(811): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(52): ERROR: formal generic 'tech' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(54): ERROR: formal generic 'mem_info' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(55): ERROR: formal generic 'revision' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(56): ERROR: formal generic 'devid' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(57): ERROR: formal generic 'available_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(58): ERROR: formal generic 'rdonly_reg_mask' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(59): ERROR: formal generic 'exp_registers' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(60): ERROR: formal generic 'scatter_gather' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(61): ERROR: formal generic 'tlb_entries' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(68): ERROR: formal port 'io_y' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(69): ERROR: formal port 'io_x' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(70): ERROR: formal port 'pindex' has no actual or default value (VHDL-1768)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd(532): INFO: switching to Verilog mode to elaborate module 'roundtrip_time_monitor' (VHDL-1399)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/noc_sha_vivado.vhd(532): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd(63): INFO: processing 'outpadv_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd(32): INFO: processing '\outpad(voltage=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd(85): INFO: processing 'outpadvvv_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(71): INFO: processing 'outpad_ddrv_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ddr.vhd(36): INFO: processing '\outpad_ddr(voltage=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ds.vhd(64): INFO: processing 'outpad_dsv_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad_ds.vhd(32): INFO: processing '\outpad_ds(level=3,voltage=4)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/pads_unisim.vhd(303): INFO: processing 'unisim_toutpad_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/pads_unisim.vhd(378): INFO: processing 'unisim_skew_outpad_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/pads_unisim.vhd(731): INFO: processing 'unisim_inpad_ds_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/pads_unisim.vhd(862): INFO: processing 'virtex7_clkpad_ds_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/pll.vhd(13): INFO: processing 'pll_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/allpll.vhd(10): ERROR: binding entity 'pll_virtex7' does not have generic 'simulation' (VHDL-1323)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/clkgen_unisim.vhd(292): INFO: 'pll_virtex7' is declared here
/home/montanaro/esp_experimental/rtl/techmap/maps/allpll.vhd(10): ERROR: binding entity '\pll_virtex7(clk_mul=16,clk0_div=16,clk1_div=18,clk2_div=20,clk3_div=26,clk4_div=48,clk5_div=64,freq=100000)\' does not have generic 'simulation' (VHDL-1323)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/clkgen_unisim.vhd(292): INFO: '\pll_virtex7(clk_mul=16,clk0_div=16,clk1_div=18,clk2_div=20,clk3_div=26,clk4_div=48,clk5_div=64,freq=100000)\' is declared here
/home/montanaro/esp_experimental/rtl/techmap/virtex7/clkgen_unisim.vhd(292): INFO: processing '\pll_virtex7(clk_mul=16,clk0_div=16,clk1_div=18,clk2_div=20,clk3_div=26,clk4_div=48,clk5_div=64,freq=100000)\(struct)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/clkgen_unisim.vhd(1306): INFO: processing 'clkmuxctrl_unisim_default(struct)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/regfile_3p.vhd(32): INFO: processing 'regfile_3p_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd(215): INFO: processing '\generic_regfile_3p(dbits=8,numregs=64)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(93): INFO: processing 'sgmii_vc707_default(top_level)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/misc/rstgen.vhd(32): INFO: processing '\rstgen(syncrst=1,syncin=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(795): WARNING: 'sgmii' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vc707.vhd(1126): WARNING: 'report_version' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(113): INFO: processing 'sgmii_vcu118_default(top_level)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118_clock_reset.vhd(236): INFO: processing '\sgmii_vcu118_clock_reset(c_part="XCVU9P",c_iobank=64)(1,6)\(Clock_Reset_arch)' (VHDL-1067)
INFO: The direction of input port <reset_in> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <reset_out> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118_clock_reset.vhd(553): INFO: switching to Verilog mode to elaborate module 'sgmii_vcu118_reset_sync' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118_reset_sync.v(62): INFO: compiling module 'sgmii_vcu118_reset_sync(INITIALISE=2'b11)' (VERI-1018)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118_clock_reset.vhd(553): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118_clock_reset.vhd(562): INFO: switching to Verilog mode to elaborate module 'sgmii_vcu118_reset_sync' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118_clock_reset.vhd(562): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118_clock_reset.vhd(570): INFO: switching to Verilog mode to elaborate module 'sgmii_vcu118_reset_sync' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118_clock_reset.vhd(570): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(589): INFO: switching to Verilog mode to elaborate module 'sgmii_vcu118_reset_sync' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(589): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(603): WARNING: 'sgmii' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sgmii_vcu118.vhd(1103): WARNING: 'report_version' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/spictrl_unisim.vhd(17): INFO: processing 'spictrl_unisim_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/spictrl_unisim.vhd(200): ERROR: expression has 1 elements; formal 'slvsel' expects 32 (VHDL-1549)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/spictrl_unisim.vhd(168): WARNING: 'spictrl_unisim_comb1' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/peripherals/video/svga2tfp410.vhd(36): INFO: processing 'svga2tfp410_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/video/svgactrl.vhd(37): INFO: processing 'svgactrl_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(35): INFO: processing '\syncram_2p(abits=9,dbits=32,sepclk=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/memrwcol.vhd(31): INFO: processing '\memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=9,dbits=32,sepclk=1,wrfst=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd(111): INFO: processing '\generic_syncram_2p(abits=9,sepclk=1)\(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram_2p.vhd(35): INFO: processing '\syncram_2p(abits=8,dbits=24,sepclk=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/memrwcol.vhd(31): INFO: processing '\memrwcol(techwrfst=0,techrwcol=0,techrdhold=0,abits=8,dbits=24,sepclk=1,wrfst=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd(111): INFO: processing '\generic_syncram_2p(dbits=24,sepclk=1)\(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbmst.vhd(35): INFO: processing '\ahbmst(venid=1,devid=99,incaddr=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/video/svgactrl.vhd(736): WARNING: 'report_version' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/noc/sync_noc32_xy.vhd(14): ERROR: formal generic 'ports' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/noc/sync_noc32_xy.vhd(12): INFO: processing 'sync_noc32_xy_default(mesh)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/sync_noc32_xy.vhd(53): ERROR: formal generic 'ports' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/rtl/noc/router.vhd(34): INFO: processing 'router_default(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/bypassable_queue.vhd(19): INFO: processing '\bypassable_queue(depth=4,width=34)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/fifo.vhd(19): INFO: processing '\fifo0(depth=4,width=34)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sysmon_unisim.vhd(39): INFO: processing 'sysmon_virtex5_default(struct)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/tap_unisim.vhd(34): INFO: processing 'virtex_tap_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/tap_unisim.vhd(69): WARNING: 'bscan_virtex' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/tap_unisim.vhd(92): INFO: processing 'virtex2_tap_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/tap_unisim.vhd(129): WARNING: 'bscan_virtex2' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/tap_unisim.vhd(152): INFO: processing 'spartan3_tap_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/tap_unisim.vhd(212): INFO: processing 'virtex4_tap_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/tap_unisim.vhd(294): INFO: processing 'virtex5_tap_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/tap_unisim.vhd(378): INFO: processing 'virtex6_tap_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/tap_unisim.vhd(470): INFO: processing 'spartan6_tap_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/tap_unisim.vhd(561): INFO: processing 'virtex7_tap_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/tap_unisim.vhd(652): INFO: processing 'virtexup_tap_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/tap_unisim.vhd(742): INFO: processing 'kintex7_tap_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/tap_unisim.vhd(833): INFO: processing 'artix7_tap_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/techmult.vhd(34): INFO: processing 'techmult_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/mul_inferred.vhd(74): INFO: processing '\gen_mult_pipe(a_width=2,b_width=2)\(simple)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(41): INFO: processing 'top_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/outpad.vhd(32): INFO: processing '\outpad(tech=1,level=1,voltage=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/pads_unisim.vhd(194): INFO: processing '\unisim_outpad(level=1,voltage=1)\(rtl)' (VHDL-1067)
INFO: The direction of input port <rst_in> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk_in> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmcm_clk_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmcm_locked_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <freq_data_in> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <freq_valid_in> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(230): INFO: switching to Verilog mode to elaborate module 'clockManager' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/sockets/dvfs/DFS/clockManager.sv(1): INFO: compiling module 'clockManager(PLL_FREQ=0,RANDOM_FREQ=0)' (VERI-1018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/adpcm_wrapper.vhd(39): ERROR: illegal recursive instantiation of instance '(null)' (VHDL-1798)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(230): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/maps/inpad.vhd(32): INFO: processing '\inpad(tech=1,level=1,voltage=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/pads_unisim.vhd(33): INFO: processing '\unisim_inpad(level=1,voltage=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/misc/rstgen.vhd(32): INFO: processing '\rstgen(acthigh=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/clkgen.vhd(32): INFO: processing '\clkgen(tech=1,clk_mul=16,clk_div=32,noclkfb=0,freq=100000)\(struct)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/clkgen_unisim.vhd(916): INFO: processing '\clkgen_virtex7(clk_mul=16,clk_div=32,freq=100000)\(struct)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/clkgen_unisim.vhd(1028): WARNING: 'report_version' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/misc/ahbram.vhd(38): INFO: processing '\ahbram(tech=0,kbytes=2048,maccsz=64)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(36): INFO: processing '\syncrambw(abits=18,dbits=64)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(35): INFO: processing '\syncram(abits=18)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd(31): INFO: processing '\generic_syncram(abits=18)\(behavioral)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/misc/ahbram.vhd(303): WARNING: 'report_version' remains a black box since it has no binding entity (VHDL-1250)
INFO: The direction of input port <clk_p> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk_n> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <sync_p> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <sync_n> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clk_locked_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_clk> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mmi64_reset> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <cfg_dn_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <cfg_up_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <user_reset_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <user_strobe1_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <user_strobe2_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <user_event_id_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <user_event_en_o> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(344): INFO: switching to Verilog mode to elaborate module 'profpga_clocksync' (VHDL-1399)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/profpga_user/profpga_clocksync.v(22): INFO: compiling module 'profpga_clocksync(CLK_CORE_COMPENSATION="DELAYED")' (VERI-1018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/top.vhd(344): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/misc/ahbram_buffer.vhd(26): INFO: processing 'ahbram_buffer_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/misc/ahbram_latencyIncreaser.vhd(20): INFO: processing '\ahbram_latencyIncreaser(latency_cycles=25)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/tiles/esp.vhd(34): INFO: processing 'esp_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_cpu.vhd(39): INFO: processing '\fpga_tile_cpu(this_has_dvfs=1,this_has_pll=1,router_ports="11010",this_clock_domain=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_cpu.vhd(165): INFO: switching to Verilog mode to elaborate module 'clockManager' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_cpu.vhd(165): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/misc/rstgen.vhd(32): INFO: processing 'rstgen_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/sync_noc_set.vhd(14): INFO: processing '\sync_noc_set(ports="11010",has_sync=1)\(mesh)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/sync_noc_xy.vhd(12): INFO: processing '\sync_noc_xy(ports="11010",has_sync=1)\(mesh)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/router.vhd(34): INFO: processing '\router(width=66,ports="11010")\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/tiles/tile_cpu.vhd(38): INFO: processing '\tile_cpu(this_has_dvfs=1,this_has_pll=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane_axi_wrap.vhd(13): INFO: processing '\ariane_axi_wrap(dramlength="0000000000000000000000000000000001000000000000000000000000000000")\(rtl)' (VHDL-1067)
INFO: The direction of input port <clk> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rstn> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\HART_ID\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <irq> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <timer_irq> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ipi> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_aw_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_aw_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_aw_len> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_aw_size> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_aw_burst> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_aw_lock> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_aw_cache> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_aw_prot> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_aw_qos> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_aw_atop> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_aw_region> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_aw_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_aw_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_aw_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_w_data> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_w_strb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_w_last> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_w_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_w_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_w_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_b_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_b_resp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_b_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_b_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_b_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_ar_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_ar_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_ar_len> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_ar_size> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_ar_burst> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_ar_lock> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_ar_cache> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_ar_prot> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_ar_qos> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_ar_region> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_ar_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_ar_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_ar_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_r_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_r_data> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_r_resp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_r_last> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_r_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_r_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rom_r_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_aw_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_aw_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_aw_len> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_aw_size> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_aw_burst> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_aw_lock> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_aw_cache> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_aw_prot> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_aw_qos> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_aw_atop> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_aw_region> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_aw_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_aw_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_aw_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_w_data> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_w_strb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_w_last> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_w_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_w_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_w_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_b_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_b_resp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_b_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_b_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_b_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ar_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ar_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ar_len> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ar_size> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ar_burst> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ar_lock> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ar_cache> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ar_prot> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ar_qos> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ar_region> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ar_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ar_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ar_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_r_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_r_data> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_r_resp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_r_last> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_r_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_r_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_r_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ac_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ac_prot> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ac_snoop> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ac_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dram_ac_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_aw_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_aw_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_aw_len> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_aw_size> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_aw_burst> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_aw_lock> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_aw_cache> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_aw_prot> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_aw_qos> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_aw_atop> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_aw_region> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_aw_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_aw_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_aw_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_w_data> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_w_strb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_w_last> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_w_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_w_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_w_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_b_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_b_resp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_b_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_b_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_b_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_ar_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_ar_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_ar_len> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_ar_size> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_ar_burst> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_ar_lock> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_ar_cache> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_ar_prot> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_ar_qos> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_ar_region> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_ar_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_ar_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_ar_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_r_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_r_data> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_r_resp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_r_last> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_r_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_r_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <clint_r_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_aw_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_aw_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_aw_len> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_aw_size> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_aw_burst> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_aw_lock> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_aw_cache> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_aw_prot> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_aw_qos> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_aw_atop> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_aw_region> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_aw_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_aw_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_aw_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_w_data> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_w_strb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_w_last> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_w_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_w_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_w_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_b_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_b_resp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_b_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_b_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_b_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_ar_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_ar_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_ar_len> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_ar_size> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_ar_burst> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_ar_lock> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_ar_cache> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_ar_prot> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_ar_qos> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_ar_region> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_ar_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_ar_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_ar_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_r_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_r_data> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_r_resp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_r_last> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_r_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_r_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slm_r_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_aw_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_aw_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_aw_len> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_aw_size> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_aw_burst> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_aw_lock> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_aw_cache> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_aw_prot> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_aw_qos> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_aw_atop> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_aw_region> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_aw_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_aw_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_aw_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_w_data> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_w_strb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_w_last> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_w_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_w_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_w_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_b_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_b_resp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_b_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_b_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_b_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_ar_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_ar_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_ar_len> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_ar_size> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_ar_burst> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_ar_lock> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_ar_cache> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_ar_prot> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_ar_qos> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_ar_region> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_ar_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_ar_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_ar_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_r_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_r_data> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_r_resp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_r_last> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_r_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_r_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <slmddr_r_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <penable> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <pwrite> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <paddr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <psel> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <pwdata> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <prdata> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <pready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <pslverr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <fence_l2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <flush_l1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <flush_done> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane_axi_wrap.vhd(353): INFO: switching to Verilog mode to elaborate module 'ariane_wrap' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane_wrap.sv(4): INFO: compiling module 'ariane_wrap(NMST=2,NSLV=6,AXI_ID_WIDTH=4,AXI_ID_WIDTH_SLV=5,AXI_ADDR_WIDTH=32,AXI_DATA_WIDTH=64,AXI_USER_WIDTH=10,AXI_STRB_WIDTH=8,USE_SPANDEX=0,ROMBase=64'b010000000000000000,ROMLength=64'b010000000000000000,APBBase=64'b01100000000000000000000000000000,APBLength=64'b010000000000000000000000000000,CLINTBase=64'b010000000000000000000000000,CLINTLength=64'b011000000000000000000,SLMBase=64'b0100000000000000000000000000,SLMLength=64'b0100000000000000000000000000,SLMDDRBase=64'b011000000000000000000000000000000,SLMDDRLength=64'b01000000000000000000000000000000,DRAMBase=64'b010000000000000000000000000000000,DRAMLength=64'b01000000000000000000000000000000,DRAMCachedLength=64'b0100000000000000000000000000000)' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/common_cells/src/fifo_v3.sv(17): WARNING: type identifier 'amo_op_t' is not visible from module 'fifo_v3(DEPTH=32'b01,dtype=amo_op_t_amo_buffer_xil_defaultlib)'; pretty-printed output will be illegal (VERI-1953)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/adpcm_wrapper.vhd(39): ERROR: illegal recursive instantiation of instance '(null)' (VHDL-1798)
/home/montanaro/esp_experimental/rtl/misc/unread.vhd(4): INFO: processing 'unread_default(dummy)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane_axi_wrap.vhd(353): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/sockets/proxy/axislv2noc.vhd(37): INFO: processing '\axislv2noc(tech=1,nmst=3,mem_axi_port=1,mem_num=1,mem_info=(("001","000",2048,4094)),slv_y="001",slv_x="000")\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/axislv2noc.vhd(37): INFO: processing '\axislv2noc(tech=1,nmst=2,mem_axi_port=-1,mem_num=0,mem_info=(("000","000",0,4095)),slv_y="001",slv_x="000")\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/apb2noc.vhd(24): INFO: processing '\apb2noc(tech=1,ncpu=1,apb_slv_cfg=(("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000001000000001100000000100010","00000000000100001111111111110001","00000000000000000000000000000000"),("11101100000000000001000001100000","00000000000000000000000000000001","00001100000000001111110000000001"),("00000001000000010001000000101000","00000000001100001111111111110001","00000000000000000000000000000000"),("11101011000000010111000000000000","00000000010000001111111111110001","00000000000000000000000000000000"),("11101011000000001111000000000000","00001101010100001111111111110001","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000001000000011101000000001100","10000000000000001111000000000001","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("11101011000000100100000000000000","10010000000000001111111111100001","00000000000000000000000000000000"),("11101011000000100100000000000000","10010000001000001111111111100001","00000000000000000000000000000000"),("11101011000000100100000000000000","10010000010000001111111111100001","00000000000000000000000000000000"),("11101011000000100100000000000000","10010000011000001111111111100001","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("11101011001100000011000000000000","00010000000000001111111111110001","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000")),apb_slv_en="01110100000000100000111100000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000",apb_slv_y=("001","001","001","001","000","000","000","000","000","000","000","000","000","000","001","000","000","000","000","000","000","000","001","001","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","001","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000"),apb_slv_x=("000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","001","000","001","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","001","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000"))\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/noc2apb.vhd(21): INFO: processing '\noc2apb(tech=1,local_apb_en="10100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000")\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/intack2noc.vhd(22): INFO: processing '\intack2noc(tech=1,irq_y="001",irq_x="000")\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/fifo.vhd(19): INFO: processing '\fifo0(depth=8,width=34)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/queues/cpu_tile_q_1plane.vhd(18): INFO: processing '\cpu_tile_q_1plane(tech=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/fifo.vhd(19): INFO: processing '\fifo0(depth=6,width=66)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/fifo.vhd(19): INFO: processing '\fifo0(depth=2,width=34)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/fifo.vhd(19): INFO: processing '\fifo0(depth=32,width=34)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_mem.vhd(37): INFO: processing '\fpga_tile_mem(router_ports="10110",has_sync=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/sync_noc_set.vhd(14): INFO: processing '\sync_noc_set(ports="10110",has_sync=1)\(mesh)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/sync_noc_xy.vhd(12): INFO: processing '\sync_noc_xy(ports="10110",has_sync=1)\(mesh)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/router.vhd(34): INFO: processing '\router(width=66,ports="10110")\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/tiles/tile_mem.vhd(36): INFO: processing 'tile_mem_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/noc2ahbmst.vhd(26): INFO: processing '\noc2ahbmst(tech=1,hindex=0,axitran=1,little_end=1,cacheline=4,l2_cache_en=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/queues/mem_tile_q_1plane.vhd(18): INFO: processing '\mem_tile_q_1plane(tech=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_io.vhd(38): INFO: processing '\fpga_tile_io(router_ports="11001")\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/sync_noc_set.vhd(14): INFO: processing '\sync_noc_set(ports="11001",has_sync=1)\(mesh)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/sync_noc_xy.vhd(12): INFO: processing '\sync_noc_xy(ports="11001",has_sync=1)\(mesh)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/router.vhd(34): INFO: processing '\router(width=66,ports="11001")\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(39): INFO: processing 'tile_io_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbctrl.vhd(39): INFO: processing '\ahbctrl(rrobin=1,cfgmask=0,nahbm=4,nahbs=16,fpnpen=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/bus/patient_apbctrl.vhd(47): INFO: processing '\patient_apbctrl(hindex=1,haddr=1536,hmask=3840,nslaves=128,remote_apb="11111100000000100000110100000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000")\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/misc/esp_init.vhd(16): INFO: processing '\esp_init(hindex=3,init_sequence=(2,3,0,1,0),srst_sequence=(1,0))\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/ethernet/eth_edcl_ahb_mst.vhd(31): INFO: processing 'eth_edcl_ahb_mst_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/misc/ahbram.vhd(38): INFO: processing '\ahbram(tech=1,kbytes=128,maccsz=64)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncrambw.vhd(36): INFO: processing '\syncrambw(tech=1,abits=14,dbits=64)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(678): INFO: processing '\unisim_syncram_be(abits=14,dbits=64,tech=1)\(behav)' (VHDL-1067)
INFO: The direction of input port <\CLK\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\CE0\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\A0\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\D0\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\WE0\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\WEM0\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\CE1\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\A1\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\Q1\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1075): INFO: switching to Verilog mode to elaborate module 'unisim_sram_b_14abits' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/sram_b/unisim_sram_b_14abits.v(12): INFO: compiling module 'unisim_sram_b_14abits' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/axi_node/src/axi_node_intf_wrap.sv(25): ERROR: formal port 'slave' expects a modport or interface instance actual (VERI-1274)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/axi_node/src/axi_node_intf_wrap.sv(27): ERROR: formal port 'master' expects a modport or interface instance actual (VERI-1274)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1075): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1075): INFO: switching to Verilog mode to elaborate module 'unisim_sram_b_14abits' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1075): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1075): INFO: switching to Verilog mode to elaborate module 'unisim_sram_b_14abits' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1075): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1075): INFO: switching to Verilog mode to elaborate module 'unisim_sram_b_14abits' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1075): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1075): INFO: switching to Verilog mode to elaborate module 'unisim_sram_b_14abits' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1075): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1075): INFO: switching to Verilog mode to elaborate module 'unisim_sram_b_14abits' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1075): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1075): INFO: switching to Verilog mode to elaborate module 'unisim_sram_b_14abits' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1075): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1075): INFO: switching to Verilog mode to elaborate module 'unisim_sram_b_14abits' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/techmap/virtex7/memory_unisim.vhd(1075): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/misc/ahbram.vhd(303): WARNING: 'report_version' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/peripherals/uart/apbuart.vhd(41): INFO: processing '\apbuart(pindex=1,paddr=1,console=1,pirq=2,fifosize=32)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/uart/apbuart.vhd(571): WARNING: 'report_version' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(36): INFO: processing '\ahbuart(pindex=1,paddr=1)\(struct)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/bus/ahbmst.vhd(35): INFO: processing '\ahbmst(venid=1,devid=7)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/uart/dcom_uart.vhd(40): INFO: processing '\dcom_uart(pindex=1,paddr=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/uart/dcom.vhd(36): INFO: processing 'dcom_default(struct)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/peripherals/uart/ahbuart.vhd(75): WARNING: 'report_version' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/cores/ariane/riscv_plic_apb_wrap.vhd(12): INFO: processing '\riscv_plic_apb_wrap(pconfig=("11101100000000000001000001100000","00000000000000000000000000000001","00001100000000001111110000000001"))\(rtl)' (VHDL-1067)
INFO: The direction of input port <clk> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rstn> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <irq_sources> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <irq> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <plic_penable> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <plic_pwrite> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <plic_paddr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <plic_psel> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <plic_pwdata> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <plic_prdata> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <plic_pready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <plic_pslverr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/montanaro/esp_experimental/rtl/cores/ariane/riscv_plic_apb_wrap.vhd(86): INFO: switching to Verilog mode to elaborate module 'riscv_plic_wrap' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/cores/ariane/riscv_plic_wrap.sv(4): INFO: compiling module 'riscv_plic_wrap(NHARTS=1,NIRQ_SRCS=30)' (VERI-1018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/adpcm_wrapper.vhd(39): ERROR: illegal recursive instantiation of instance '(null)' (VHDL-1798)
/home/montanaro/esp_experimental/rtl/cores/ariane/riscv_plic_apb_wrap.vhd(86): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/cores/ariane/riscv_clint_ahb_wrap.vhd(13): INFO: processing '\riscv_clint_ahb_wrap(hindex=2,hconfig=("11101100000000000010000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000010000000001111111111110010","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"))\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/adapters/ahb2axi_l.vhd(46): INFO: processing '\ahb2axi_l(hindex=2,hconfig=("11101100000000000010000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000010000000001111111111110010","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"))\(rtl)' (VHDL-1067)
INFO: The direction of input port <clk> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rstn> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <timer_irq> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ipi> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <aw_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <aw_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <aw_len> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <aw_size> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <aw_burst> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <aw_lock> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <aw_cache> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <aw_prot> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <aw_qos> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <aw_atop> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <aw_region> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <aw_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <aw_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <aw_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <w_data> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <w_strb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <w_last> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <w_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <w_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <w_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <b_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <b_resp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <b_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <b_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <b_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ar_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ar_addr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ar_len> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ar_size> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ar_burst> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ar_lock> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ar_cache> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ar_prot> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ar_qos> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ar_region> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ar_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ar_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ar_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <r_id> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <r_data> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <r_resp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <r_last> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <r_user> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <r_valid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <r_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/montanaro/esp_experimental/rtl/cores/ariane/riscv_clint_ahb_wrap.vhd(139): INFO: switching to Verilog mode to elaborate module 'riscv_clint_wrap' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/cores/ariane/riscv_clint_wrap.sv(5): INFO: compiling module 'riscv_clint_wrap(AXI_ADDR_WIDTH=32,AXI_DATA_WIDTH=64,AXI_ID_WIDTH_SLV=10,AXI_USER_WIDTH=10,AXI_STRB_WIDTH=8,NR_CORES=1)' (VERI-1018)
/home/montanaro/esp_experimental/rtl/cores/ariane/riscv_clint_ahb_wrap.vhd(139): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
INFO: The direction of input port <clk> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rstn> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <srst> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <psel> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <penable> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <pwrite> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <paddr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <pwdata> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <pready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <pslverr> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <prdata> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(1024): INFO: switching to Verilog mode to elaborate module 'esplink' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/misc/esplink.sv(4): INFO: compiling module 'esplink(APB_DW=32,APB_AW=32,REV_ENDIAN=0)' (VERI-1018)
/home/montanaro/esp_experimental/rtl/tiles/tile_io.vhd(1024): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/sockets/proxy/ahbslv2noc.vhd(35): INFO: processing '\ahbslv2noc(tech=1,hindex="0000100000000000",hconfig=(("00000001000000011011000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000111111111111110010","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000001000000000110000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","01100000000000001111000000000010","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("11101100000000000010000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000010000000001111111111110010","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),(others=>"00000000000000000000000000000000"),("00000001000010010000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","10000000000000111111111111100010","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),(others=>"00000000000000000000000000000000"),(others=>"00000000000000000000000000000000"),(others=>"00000000000000000000000000000000"),(others=>"00000000000000000000000000000000"),(others=>"00000000000000000000000000000000"),(others=>"00000000000000000000000000000000"),(others=>"00000000000000000000000000000000"),(others=>"00000000000000000000000000000000"),(others=>"00000000000000000000000000000000"),(others=>"00000000000000000000000000000000"),(others=>"00000000000000000000000000000000")),mem_hindex=4,mem_num=1,mem_info=(("001","000",2048,4094)),slv_y="001",slv_x="000",retarget_for_dma=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/apb2noc.vhd(24): INFO: processing '\apb2noc(tech=1,ncpu=1,apb_slv_cfg=(("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000001000000001100000000100010","00000000000100001111111111110001","00000000000000000000000000000000"),("11101100000000000001000001100000","00000000000000000000000000000001","00001100000000001111110000000001"),("00000001000000010001000000101000","00000000001100001111111111110001","00000000000000000000000000000000"),("11101011000000010111000000000000","00000000010000001111111111110001","00000000000000000000000000000000"),("11101011000000001111000000000000","00001101010100001111111111110001","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000001000000011101000000001100","10000000000000001111000000000001","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("11101011000000100100000000000000","10010000000000001111111111100001","00000000000000000000000000000000"),("11101011000000100100000000000000","10010000001000001111111111100001","00000000000000000000000000000000"),("11101011000000100100000000000000","10010000010000001111111111100001","00000000000000000000000000000000"),("11101011000000100100000000000000","10010000011000001111111111100001","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("11101011001100000011000000000000","00010000000000001111111111110001","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000")),apb_slv_en="00000100000000000000110100000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000",apb_slv_y=("001","001","001","001","000","000","000","000","000","000","000","000","000","000","001","000","000","000","000","000","000","000","001","001","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","001","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000"),apb_slv_x=("000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","001","000","001","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","001","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000"))\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/apb2noc.vhd(24): INFO: processing '\apb2noc(tech=1,ncpu=1,apb_slv_cfg=(0=>("11101011000000100100000000000000","10010000010000001111111111100001","00000000000000000000000000000000"),1=>("00000001000000001100000000100010","00000000000100001111111111110001","00000000000000000000000000000000"),2=>("11101100000000000001000001100000","00000000000000000000000000000001","00001100000000001111110000000001"),3=>("00000001000000010001000000101000","00000000001100001111111111110001","00000000000000000000000000000000"),4=>("11101011000000010111000000000000","00000000010000001111111111110001","00000000000000000000000000000000"),5=>("11101011000000001111000000000000","00001101010100001111111111110001","00000000000000000000000000000000"),6to13=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),14=>("00000001000000011101000000001100","10000000000000001111000000000001","00000000000000000000000000000000"),15to19=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),20=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),21=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),22=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),23=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),24=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),25=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),26=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),27=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),28=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),29=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),30=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),31=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),32=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),33=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),34=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),35=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),36=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),37=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),38=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),39=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),40=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),41=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),42=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),43=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),44=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),45=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),46=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),47=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),48=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),49=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),50=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),51=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),52=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),53=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),54=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),55=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),56=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),57=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),58=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),59=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),60=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),61=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),62=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),63=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),64=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),65=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),66=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),67=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),68=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),69=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),70=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),71=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),72=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),73=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),74=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),75=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),76=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),77=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),78=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),79=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),80=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),81=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),82=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),83=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),84=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),85=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),86=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),87=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),88=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),89=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),90=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),91=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),92=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),93=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),94=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),95=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),96=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),97=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),98=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),99=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),100=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),101=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),102=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),103=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),104=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),105=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),106=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),107=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),108=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),109=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),110=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),111=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),112=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),113=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),114=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),115=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),116=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),117=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),118=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),119=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),120=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),121=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),122=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),123=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),124=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),125=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),126=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000"),127=>("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000")),apb_slv_en="11111000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",apb_slv_y=("001","001","001","001","000","000","000","000","000","000","000","000","000","000","001","000","000","000","000","000","000","000","001","001","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","001","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000"),apb_slv_x=("000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","001","000","001","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","001","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000"))\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/noc2apb.vhd(21): INFO: processing '\noc2apb(tech=1,local_apb_en="11111000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000")\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/intreq2noc.vhd(22): INFO: processing '\intreq2noc(tech=1,ncpu=1,cpu_y=("000"),cpu_x=("000"))\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/noc2intreq.vhd(17): INFO: processing '\noc2intreq(tech=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/noc2ahbmst.vhd(26): INFO: processing '\noc2ahbmst(tech=1,hindex=2,axitran=1,little_end=1,narrow_noc=1,cacheline=1,l2_cache_en=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/csr/esp_tile_csr.vhd(19): INFO: processing '\esp_tile_csr(this_tile_is_io='1')\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/inferred_async_fifo.vhd(33): INFO: processing '\inferred_async_fifo(g_data_width=64,g_size=4)\(syn)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/queues/misc_tile_q_1plane.vhd(18): INFO: processing '\misc_tile_q_1plane(tech=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/fifo.vhd(19): INFO: processing '\fifo0(depth=9,width=34)\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_acc.vhd(33): INFO: processing '\fpga_tile_acc(this_hls_conf=5,this_device=771,this_has_dvfs=1,this_has_pll=1,router_ports="10101",this_tile_id=3)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_acc.vhd(162): INFO: switching to Verilog mode to elaborate module 'clockManager' (VHDL-1399)
/home/montanaro/esp_experimental/rtl/tiles/fpga/fpga_tile_acc.vhd(162): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/noc/sync_noc_set.vhd(14): INFO: processing '\sync_noc_set(ports="10101",has_sync=1)\(mesh)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/sync_noc_xy.vhd(12): INFO: processing '\sync_noc_xy(ports="10101",has_sync=1)\(mesh)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/noc/router.vhd(34): INFO: processing '\router(width=66,ports="10101")\(behavior)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/tile_acc.vhd(30): INFO: processing '\tile_acc(this_hls_conf=5,this_device=771,this_has_dvfs=1,this_has_pll=1,this_tile_id=3)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/sldacc.vhd(20): ERROR: binding entity 'noc_interface_generic' does not have generic 'simulation' (VHDL-1323)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/noc_interface_generic.vhd(25): INFO: 'noc_interface_generic' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/sldacc.vhd(20): ERROR: binding entity '\noc_interface_generic(hls_conf=5,tech=1,mem_num=1,cacheable_mem_num=1,mem_info=(("001","000",2048,4094),("000","000",0,4095)),io_y="001",io_x="000",pindex=1,sets=512,ways=4,cache_tile_id=(others=>0),cache_y=("000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000"),cache_x=("000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000"),has_l2=0,has_pll=1,this_tile_id=3)\' does not have generic 'simulation' (VHDL-1323)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/noc_interface_generic.vhd(25): INFO: '\noc_interface_generic(hls_conf=5,tech=1,mem_num=1,cacheable_mem_num=1,mem_info=(("001","000",2048,4094),("000","000",0,4095)),io_y="001",io_x="000",pindex=1,sets=512,ways=4,cache_tile_id=(others=>0),cache_y=("000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000"),cache_x=("000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000"),has_l2=0,has_pll=1,this_tile_id=3)\' is declared here
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/noc_interface_generic.vhd(25): INFO: processing '\noc_interface_generic(hls_conf=5,tech=1,mem_num=1,cacheable_mem_num=1,mem_info=(("001","000",2048,4094),("000","000",0,4095)),io_y="001",io_x="000",pindex=1,sets=512,ways=4,cache_tile_id=(others=>0),cache_y=("000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000"),cache_x=("000","000","000","000","000","000","000","000","000","000","000","000","000","000","000","000"),has_l2=0,has_pll=1,this_tile_id=3)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/noc_interface_generic.vhd(185): WARNING: 'dfadd_wrapper' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/rtl/sockets/proxy/noc2apb.vhd(21): INFO: processing '\noc2apb(tech=1,local_apb_en="11000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000")\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/queues/acc_tile_q_1plane.vhd(18): INFO: processing '\acc_tile_q_1plane(tech=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/tiles/esp.vhd(735): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/rtl/tiles/esp.vhd(739): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/fpga/src/axi2apb/src/axi2apb_wrap.sv(94): ERROR: 'penable' is not declared under prefix 'apb_master' (VERI-1187)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/fpga/src/axi2apb/src/axi2apb_wrap.sv(95): ERROR: 'pwrite' is not declared under prefix 'apb_master' (VERI-1187)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/fpga/src/axi2apb/src/axi2apb_wrap.sv(96): ERROR: 'paddr' is not declared under prefix 'apb_master' (VERI-1187)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/fpga/src/axi2apb/src/axi2apb_wrap.sv(97): ERROR: 'psel' is not declared under prefix 'apb_master' (VERI-1187)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/fpga/src/axi2apb/src/axi2apb_wrap.sv(98): ERROR: 'pwdata' is not declared under prefix 'apb_master' (VERI-1187)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/fpga/src/axi2apb/src/axi2apb_wrap.sv(99): ERROR: 'prdata' is not declared under prefix 'apb_master' (VERI-1187)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/fpga/src/axi2apb/src/axi2apb_wrap.sv(100): ERROR: 'pready' is not declared under prefix 'apb_master' (VERI-1187)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/fpga/src/axi2apb/src/axi2apb_wrap.sv(101): ERROR: 'pslverr' is not declared under prefix 'apb_master' (VERI-1187)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/axi_node/src/axi_node_wrap_with_slices.sv(71): ERROR: array port 'slave' is of size 2; expected an array of identical size (VERI-2026)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/axi_node/src/axi_node_wrap_with_slices.sv(72): ERROR: array port 'master' is of size 6; expected an array of identical size (VERI-2026)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4592): WARNING: function 'get_factory' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4594): WARNING: function 'get_report_server' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4596): WARNING: function 'get_default_tr_database' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4599): WARNING: function 'get_component_visitor' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4600): WARNING: function 'get_root' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6131): WARNING: function 'find_wrapper_by_name' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6115): WARNING: function 'create_object_by_type' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6117): WARNING: function 'create_component_by_type' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6119): WARNING: function 'create_object_by_name' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6121): WARNING: function 'create_component_by_name' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6127): WARNING: function 'find_override_by_type' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6129): WARNING: function 'find_override_by_name' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6846): WARNING: function 'get_type_name' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7176): WARNING: function 'get_type_handle' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9905): WARNING: function 'do_get_lhs' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9907): WARNING: function 'do_get_rhs' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10141): WARNING: function 'do_open_db' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10143): WARNING: function 'do_close_db' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10145): WARNING: function 'do_open_stream' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10535): WARNING: function 'get_stream' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20509): WARNING: function 'uvm_string_to_bits' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12166): WARNING: function 'do_clone' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12948): WARNING: function 'catch' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13228): WARNING: function 'compose_report_message' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13171): WARNING: function 'get_max_quit_count' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13175): WARNING: function 'get_quit_count' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13178): WARNING: function 'get_severity_count' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13182): WARNING: function 'get_id_count' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13191): WARNING: function 'get_message_database' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20894): WARNING: function 'try_set' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20896): WARNING: function 'get' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20898): WARNING: function 'try_get' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21267): WARNING: function 'is_port' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21269): WARNING: function 'is_export' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21271): WARNING: function 'is_imp' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26609): WARNING: function 'get_type_handle' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26612): WARNING: function 'get_type_handle_name' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27374): WARNING: function 'reg2bus' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34976): WARNING: mix of dynamic and non-dynamic array types in assignment context, target type is bit [packed dim count:1] [$], while source type is bit [packed dim count:1] [] (VERI-9040)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35105): WARNING: mix of dynamic and non-dynamic array types in assignment context, target type is bit [packed dim count:1] [$], while source type is bit [packed dim count:1] [] (VERI-9040)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31732): WARNING: function 'convert2string' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32642): WARNING: function 'convert2string' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/xsj_2023_2/REL/2023.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35261): WARNING: function 'convert2string' has no return value assignment (VERI-2067)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v(376): ERROR: cannot find port 'crc_errors_o' on this module (VERI-1010)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v(377): ERROR: cannot find port 'ack_errors_o' on this module (VERI-1010)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v(378): ERROR: cannot find port 'id_errors_o' on this module (VERI-1010)
/tools/prodesign/profpga/proFPGA-2019A-SP2/hdl/mmi64/mmi64_p_muxdemux.v(379): ERROR: cannot find port 'id_warnings_o' on this module (VERI-1010)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/fpga/src/axi2apb/src/axi2apb_wrap.sv(24): ERROR: 'APB_BUS' is not declared (VERI-1128)
/home/montanaro/esp_experimental/tech/virtex7/acc/aes256_rtl/aes256_rtl_basic_dma64/rtl/deterministic_random_byte_generator.sv(6): ERROR: hierarchical name cannot be used as type in this context (VERI-2450)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter_flushable.sv(68): WARNING: variable 'inp_ready_o' might have multiple concurrent drivers (VERI-1318)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter_flushable.sv(47): INFO: found another concurrent driver of 'inp_ready_o' here (VERI-1972)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter_flushable.sv(71): WARNING: variable 'oup_valid_o' might have multiple concurrent drivers (VERI-1318)
/home/montanaro/esp_experimental/rtl/cores/ariane/ariane/src/common_cells/src/stream_arbiter_flushable.sv(50): INFO: found another concurrent driver of 'oup_valid_o' here (VERI-1972)
ModName: AXI_BUS(AXI_ADDR_WIDTH=32,AXI_DATA_WIDTH=64,AXI_ID_WIDTH=5,AXI_USER_WIDTH=10)
ModName: Asynchronous_FIFO(WIDTH_IN=32,WIDTH_OUT=32,DEPTH=5)
ModName: FlipFlop_Synchronizer(WIDTH=4)
ModName: Parallel_BRAM_wrapper(FIFO_WIDTH_OUT=32,FIFO_DEPTH=5)
ModName: REG_BUS(ADDR_WIDTH=32,DATA_WIDTH=32)
ModName: Read_Logic(DEPTH=5,ADDR_WIDTH_IN=3)
ModName: SyncSpRamBeNx64(ADDR_WIDTH=8,DATA_DEPTH=32'b0100000000,SIM_INIT=1)
ModName: SyncSpRamBeNx64(ADDR_WIDTH=8,DATA_DEPTH=32'sb0100000000,SIM_INIT=1)
ModName: Synchronous_FIFO(DEPTH=5,WIDTH_OUT=32)
ModName: Write_Logic(DEPTH=5,ADDR_WIDTH_OUT=3)
ModName: adpcm_vivado_dma32_w32_compute_accumc(DataWidth=32,AddressRange=11,AddressWidth=4)
ModName: adpcm_vivado_dma32_w32_compute_compressed(DataWidth=9,AddressRange=1000,AddressWidth=10)
ModName: adpcm_vivado_dma32_w32_compute_delay_bpl(DataWidth=32,AddressRange=6,AddressWidth=3)
ModName: adpcm_vivado_dma32_w32_compute_delay_dltx(DataWidth=17,AddressRange=6,AddressWidth=3)
ModName: adpcm_vivado_dma32_w32_compute_tqmf(DataWidth=32,AddressRange=24,AddressWidth=5)
ModName: adpcm_vivado_dma32_w32_dataflow_in_loop_udo(AddressRange=2000)
ModName: adpcm_vivado_dma32_w32_dataflow_in_loop_vdy(AddressRange=2000)
ModName: adpcm_vivado_dma32_w32_decode_hw_qq6_codocq(DataWidth=16,AddressRange=64,AddressWidth=6)
ModName: adpcm_vivado_dma32_w32_encode_hw_decis_lcud(DataWidth=15,AddressRange=30,AddressWidth=5)
ModName: adpcm_vivado_dma32_w32_encode_hw_h(DataWidth=15,AddressRange=24,AddressWidth=5)
ModName: adpcm_vivado_dma32_w32_encode_hw_ilb_table(DataWidth=12,AddressRange=32,AddressWidth=5)
ModName: adpcm_vivado_dma32_w32_encode_hw_qq2_codhbi(DataWidth=14,AddressRange=4,AddressWidth=2)
ModName: adpcm_vivado_dma32_w32_encode_hw_qq4_codfYi(DataWidth=16,AddressRange=16,AddressWidth=4)
ModName: adpcm_vivado_dma32_w32_encode_hw_quant26dEe(DataWidth=6,AddressRange=31,AddressWidth=5)
ModName: adpcm_vivado_dma32_w32_encode_hw_quant26eOg(DataWidth=6,AddressRange=31,AddressWidth=5)
ModName: adpcm_vivado_dma32_w32_encode_hw_wh_codeibs(DataWidth=11,AddressRange=4,AddressWidth=2)
ModName: adpcm_vivado_dma32_w32_encode_hw_wl_codeg8j(DataWidth=13,AddressRange=16,AddressWidth=4)
ModName: adpcm_vivado_dma32_w32_top_mul_mul_11ns_lbW(ID=1,NUM_STAGE=1,din0_WIDTH=11,din1_WIDTH=15,dout_WIDTH=25)
ModName: adpcm_vivado_dma32_w32_top_mul_mul_15ns_jbC(ID=1,NUM_STAGE=1,din0_WIDTH=15,din1_WIDTH=15,dout_WIDTH=30)
ModName: adpcm_vivado_dma32_w32_top_mul_mul_15ns_mb6(ID=1,NUM_STAGE=1,din0_WIDTH=15,din1_WIDTH=14,dout_WIDTH=29)
ModName: adpcm_vivado_dma32_w32_top_mul_mul_16s_1bkb(ID=1,NUM_STAGE=1,din0_WIDTH=16,din1_WIDTH=17,dout_WIDTH=33)
ModName: adpcm_vivado_dma32_w32_top_mul_mul_16s_1kbM(ID=1,NUM_STAGE=1,din0_WIDTH=16,din1_WIDTH=15,dout_WIDTH=31)
ModName: adpcm_vivado_dma64_w32_compute_accumc(DataWidth=32,AddressRange=11,AddressWidth=4)
ModName: adpcm_vivado_dma64_w32_compute_compressed(DataWidth=9,AddressRange=1000,AddressWidth=10)
ModName: adpcm_vivado_dma64_w32_compute_delay_bpl(DataWidth=32,AddressRange=6,AddressWidth=3)
ModName: adpcm_vivado_dma64_w32_compute_delay_dltx(DataWidth=17,AddressRange=6,AddressWidth=3)
ModName: adpcm_vivado_dma64_w32_compute_tqmf(DataWidth=32,AddressRange=24,AddressWidth=5)
ModName: adpcm_vivado_dma64_w32_dataflow_in_loop_udo(AddressRange=1000)
ModName: adpcm_vivado_dma64_w32_decode_hw_qq6_codocq(DataWidth=16,AddressRange=64,AddressWidth=6)
ModName: adpcm_vivado_dma64_w32_encode_hw_decis_lcud(DataWidth=15,AddressRange=30,AddressWidth=5)
ModName: adpcm_vivado_dma64_w32_encode_hw_h(DataWidth=15,AddressRange=24,AddressWidth=5)
ModName: adpcm_vivado_dma64_w32_encode_hw_ilb_table(DataWidth=12,AddressRange=32,AddressWidth=5)
ModName: adpcm_vivado_dma64_w32_encode_hw_qq2_codhbi(DataWidth=14,AddressRange=4,AddressWidth=2)
ModName: adpcm_vivado_dma64_w32_encode_hw_qq4_codfYi(DataWidth=16,AddressRange=16,AddressWidth=4)
ModName: adpcm_vivado_dma64_w32_encode_hw_quant26dEe(DataWidth=6,AddressRange=31,AddressWidth=5)
ModName: adpcm_vivado_dma64_w32_encode_hw_quant26eOg(DataWidth=6,AddressRange=31,AddressWidth=5)
ModName: adpcm_vivado_dma64_w32_encode_hw_wh_codeibs(DataWidth=11,AddressRange=4,AddressWidth=2)
ModName: adpcm_vivado_dma64_w32_encode_hw_wl_codeg8j(DataWidth=13,AddressRange=16,AddressWidth=4)
ModName: adpcm_vivado_dma64_w32_top_mul_mul_11ns_lbW(ID=1,NUM_STAGE=1,din0_WIDTH=11,din1_WIDTH=15,dout_WIDTH=25)
ModName: adpcm_vivado_dma64_w32_top_mul_mul_15ns_jbC(ID=1,NUM_STAGE=1,din0_WIDTH=15,din1_WIDTH=15,dout_WIDTH=30)
ModName: adpcm_vivado_dma64_w32_top_mul_mul_15ns_mb6(ID=1,NUM_STAGE=1,din0_WIDTH=15,din1_WIDTH=14,dout_WIDTH=29)
ModName: adpcm_vivado_dma64_w32_top_mul_mul_16s_1bkb(ID=1,NUM_STAGE=1,din0_WIDTH=16,din1_WIDTH=17,dout_WIDTH=33)
ModName: adpcm_vivado_dma64_w32_top_mul_mul_16s_1kbM(ID=1,NUM_STAGE=1,din0_WIDTH=16,din1_WIDTH=15,dout_WIDTH=31)
ModName: aes_sbox(SBOX_WIDTH=32)
ModName: aes_vivado_dma32_w32_AddRoundKey_InverfYi(DataWidth=32,AddressRange=32,AddressWidth=5)
ModName: aes_vivado_dma32_w32_InversShiftRow_ByeOg(DataWidth=8,AddressRange=256,AddressWidth=8)
ModName: aes_vivado_dma32_w32_KeySchedule_hw_Rcbkb(DataWidth=8,AddressRange=30,AddressWidth=5)
ModName: aes_vivado_dma32_w32_KeySchedule_hw_Sbox(DataWidth=8,AddressRange=256,AddressWidth=8)
ModName: aes_vivado_dma32_w32_KeySchedule_hw_temp(DataWidth=32,AddressRange=4,AddressWidth=2)
ModName: aes_vivado_dma32_w32_MixColumn_AddRoundEe(DataWidth=32,AddressRange=32,AddressWidth=5)
ModName: aes_vivado_dma32_w32_aes_main_hw_key(DataWidth=32,AddressRange=32,AddressWidth=5)
ModName: aes_vivado_dma32_w32_aes_main_hw_word_1(DataWidth=32,AddressRange=480,AddressWidth=9)
ModName: aes_vivado_dma32_w32_dataflow_in_loop_g8j(AddressRange=64)
ModName: afifo_core(DATA_WIDTH=64,ADDR_WIDTH=10,FIRST_WORD_FALLS_THROUGH=1)
ModName: afifo_core(DATA_WIDTH=66,ADDR_WIDTH=10,FIRST_WORD_FALLS_THROUGH=1)
ModName: apb_to_reg(reg_o=REG_BUS(ADDR_WIDTH=32,DATA_WIDTH=32)_out)
ModName: arbiter(NR_PORTS=32'b011)
ModName: ariane(ArianeCfg='{2,32,128,32'b01,1024'b0,1024'b010000000000000000000000000000000,32'b010,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b0100000000000000000000000000000,1'b1,1'b0,64'b0})
ModName: ariane_regfile(DATA_WIDTH=32'b01000000,NR_WRITE_PORTS=32'b010,ZERO_REG_ZERO=1'b1)
ModName: ariane_wrap(NMST=2,NSLV=6,AXI_ID_WIDTH=4,AXI_ID_WIDTH_SLV=5,AXI_ADDR_WIDTH=32,AXI_DATA_WIDTH=64,AXI_USER_WIDTH=10,AXI_STRB_WIDTH=8,USE_SPANDEX=0,ROMBase=64'b010000000000000000,ROMLength=64'b010000000000000000,APBBase=64'b01100000000000000000000000000000,APBLength=64'b010000000000000000000000000000,CLINTBase=64'b010000000000000000000000000,CLINTLength=64'b011000000000000000000,SLMBase=64'b0100000000000000000000000000,SLMLength=64'b0100000000000000000000000000,SLMDDRBase=64'b011000000000000000000000000000000,SLMDDRLength=64'b01000000000000000000000000000000,DRAMBase=64'b010000000000000000000000000000000,DRAMLength=64'b01000000000000000000000000000000,DRAMCachedLength=64'b0100000000000000000000000000000)
ModName: axi2apb(AXI4_ADDRESS_WIDTH=32'b0100000,AXI4_RDATA_WIDTH=32'b0100000,AXI4_WDATA_WIDTH=32'b0100000,AXI4_ID_WIDTH=32'b0110,AXI4_USER_WIDTH=32'b0110,BUFF_DEPTH_SLAVE=2,APB_ADDR_WIDTH=32'b0100000)
ModName: axi2apb_64_32(AXI4_ADDRESS_WIDTH=32'b0100000,AXI4_RDATA_WIDTH=32'b01000000,AXI4_WDATA_WIDTH=32'b01000000,AXI4_ID_WIDTH=32'b0101,AXI4_USER_WIDTH=32'b01010,BUFF_DEPTH_SLAVE=32'b010,APB_ADDR_WIDTH=32'b0100000)
ModName: axi_adapter(DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b0100,CACHELINE_BYTE_OFFSET=32'b0100)
ModName: axi_adapter(DATA_WIDTH=32'b010000000,AXI_ID_WIDTH=32'b0100,CACHELINE_BYTE_OFFSET=32'b0100)
ModName: axi_ar_buffer(ID_WIDTH=3,ADDR_WIDTH=32,USER_WIDTH=6,BUFFER_DEPTH=2)
ModName: axi_ar_buffer(ID_WIDTH=5,ADDR_WIDTH=32,USER_WIDTH=10,BUFFER_DEPTH=2)
ModName: axi_ar_buffer(ID_WIDTH=6,ADDR_WIDTH=32,USER_WIDTH=6,BUFFER_DEPTH=2)
ModName: axi_aw_buffer(ID_WIDTH=3,ADDR_WIDTH=32,USER_WIDTH=6,BUFFER_DEPTH=2)
ModName: axi_aw_buffer(ID_WIDTH=5,ADDR_WIDTH=32,USER_WIDTH=10,BUFFER_DEPTH=2)
ModName: axi_aw_buffer(ID_WIDTH=6,ADDR_WIDTH=32,USER_WIDTH=6,BUFFER_DEPTH=2)
ModName: axi_b_buffer(ID_WIDTH=3,USER_WIDTH=6,BUFFER_DEPTH=2)
ModName: axi_b_buffer(ID_WIDTH=5,USER_WIDTH=10,BUFFER_DEPTH=2)
ModName: axi_b_buffer(ID_WIDTH=6,USER_WIDTH=6,BUFFER_DEPTH=2)
ModName: axi_lite_interface(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b01010)
ModName: axi_r_buffer(ID_WIDTH=3,BUFFER_DEPTH=2)
ModName: axi_r_buffer(ID_WIDTH=32'b0101,DATA_WIDTH=32'b01000000,USER_WIDTH=32'b01010,BUFFER_DEPTH=32'b010)
ModName: axi_r_buffer(ID_WIDTH=32'b0110,DATA_WIDTH=32'b0100000,USER_WIDTH=32'b0110,BUFFER_DEPTH=2)
ModName: axi_shim(AxiNumWords=32'b010,AxiIdWidth=32'b0100)
ModName: axi_single_slice(BUFFER_DEPTH=2,DATA_WIDTH=11)
ModName: axi_single_slice(BUFFER_DEPTH=2,DATA_WIDTH=14)
ModName: axi_single_slice(BUFFER_DEPTH=2,DATA_WIDTH=17)
ModName: axi_single_slice(BUFFER_DEPTH=2,DATA_WIDTH=43)
ModName: axi_single_slice(BUFFER_DEPTH=2,DATA_WIDTH=47)
ModName: axi_single_slice(BUFFER_DEPTH=2,DATA_WIDTH=70)
ModName: axi_single_slice(BUFFER_DEPTH=2,DATA_WIDTH=73)
ModName: axi_single_slice(BUFFER_DEPTH=2,DATA_WIDTH=76)
ModName: axi_single_slice(BUFFER_DEPTH=2,DATA_WIDTH=79)
ModName: axi_single_slice(BUFFER_DEPTH=2,DATA_WIDTH=82)
ModName: axi_single_slice(BUFFER_DEPTH=2,DATA_WIDTH=83)
ModName: axi_slice(AXI_STRB_WIDTH=8)
ModName: axi_w_buffer(DATA_WIDTH=32,USER_WIDTH=6,BUFFER_DEPTH=2)
ModName: axi_w_buffer(DATA_WIDTH=64,USER_WIDTH=10,BUFFER_DEPTH=2)
ModName: axi_w_buffer(DATA_WIDTH=64,USER_WIDTH=6,BUFFER_DEPTH=2)
ModName: bht(NR_ENTRIES=32'b010000000)
ModName: blowfish_vivado_dma32_w8_BF_set_key_hw_bf_bkb(DataWidth=32,AddressRange=18,AddressWidth=5)
ModName: blowfish_vivado_dma32_w8_BF_set_key_hw_bf_cud(DataWidth=32,AddressRange=1024,AddressWidth=10)
ModName: blowfish_vivado_dma32_w8_blowfish_main_hw_dEe(DataWidth=8,AddressRange=8,AddressWidth=3)
ModName: blowfish_vivado_dma32_w8_blowfish_main_hw_eOg(DataWidth=8,AddressRange=40,AddressWidth=6)
ModName: blowfish_vivado_dma32_w8_blowfish_main_hw_g8j(DataWidth=8,AddressRange=8,AddressWidth=3)
ModName: blowfish_vivado_dma32_w8_blowfish_main_hw_hbi(DataWidth=64,AddressRange=18,AddressWidth=5)
ModName: blowfish_vivado_dma32_w8_blowfish_main_hw_ibs(DataWidth=64,AddressRange=1024,AddressWidth=10)
ModName: blowfish_vivado_dma32_w8_dataflow_in_loop_jbC(AddressRange=1300)
ModName: blowfish_vivado_dma32_w8_top_mux_432_8_1_1(ID=1,din0_WIDTH=8,din1_WIDTH=8,din2_WIDTH=8,din3_WIDTH=8,dout_WIDTH=8)
ModName: btb(NR_ENTRIES=32)
ModName: clint(AXI_ADDR_WIDTH=32'b0100000,AXI_DATA_WIDTH=32'b01000000,AXI_ID_WIDTH=32'b01010,NR_CORES=32'b01)
ModName: clint_sync(STAGES=32'b010)
ModName: clk_wiz_0_clk_wiz(M=48,D=4,O=12,CLOCK_INPUT_PERIOD=20.0)
ModName: clockManager(PLL_FREQ=0,RANDOM_FREQ=0)
ModName: commit_stage(NR_COMMIT_PORTS=32'b010)
ModName: constFreq(N_FREQ=20,FREQS='{40,80,120,160,200,240,280,320,360,400,440,480,520,560,600,640,680,720,760,800})
ModName: csr_regfile(NrCommitPorts=32'b010)
ModName: dfs_top(CLOCK_INPUT_PERIOD=20.0)
ModName: dm_csrs(SelectableHarts=1'b1)
ModName: dm_mem(NrHarts=1,BusWidth=32,SelectableHarts=1'b1)
ModName: dm_sba(BusWidth=32)
ModName: esplink(APB_DW=32,APB_AW=32,REV_ENDIAN=0)
ModName: ethernet_crc(DWIDTH=64)
ModName: ethernet_crc(DWIDTH=72)
ModName: ex_stage(ArianeCfg='{2,32,128,32'b01,1024'b0,1024'b010000000000000000000000000000000,32'b010,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b0100000000000000000000000000000,1'b1,1'b0,64'b0})
ModName: exp_backoff(Seed=32'b011)
ModName: fifo(DATA_WIDTH=32'b010001,DEPTH=32'b010,dtype=logic[16:0])
ModName: fifo(DATA_WIDTH=32'b01000110,DEPTH=32'b010,dtype=logic[69:0])
ModName: fifo(DATA_WIDTH=32'b01001001,DEPTH=32'b010,dtype=logic[72:0])
ModName: fifo(DATA_WIDTH=32'b01001100,DEPTH=32'b010,dtype=logic[75:0])
ModName: fifo(DATA_WIDTH=32'b01001111,DEPTH=32'b010,dtype=logic[78:0])
ModName: fifo(DATA_WIDTH=32'b01010010,DEPTH=32'b010,dtype=logic[81:0])
ModName: fifo(DATA_WIDTH=32'b01010011,DEPTH=32'b010,dtype=logic[82:0])
ModName: fifo(DATA_WIDTH=32'b0101011,DEPTH=32'b010,dtype=logic[42:0])
ModName: fifo(DATA_WIDTH=32'b01011,DEPTH=32'b010,dtype=logic[10:0])
ModName: fifo(DATA_WIDTH=32'b0101111,DEPTH=32'b010,dtype=logic[46:0])
ModName: fifo(DATA_WIDTH=32'b01110,DEPTH=32'b010,dtype=logic[13:0])
ModName: fifo(DEPTH=32'b01,dtype=meta_rd_t_axi_to_axi_lite_xil_defaultlib)
ModName: fifo(DEPTH=32'b01,dtype=meta_wr_t_axi_to_axi_lite_xil_defaultlib)
ModName: fifo_v2(DATA_WIDTH=32'b0100000,DEPTH=32'b01,ALM_FULL_TH=32'b01,dtype=meta_rd_t_axi_to_axi_lite_xil_defaultlib)
ModName: fifo_v2(DATA_WIDTH=32'b0100000,DEPTH=32'b01,ALM_FULL_TH=32'b01,dtype=meta_wr_t_axi_to_axi_lite_xil_defaultlib)
ModName: fifo_v2(DATA_WIDTH=32'b010001,DEPTH=32'b010,ALM_FULL_TH=32'b01,dtype=logic[16:0])
ModName: fifo_v2(DATA_WIDTH=32'b01000110,DEPTH=32'b010,ALM_FULL_TH=32'b01,dtype=logic[69:0])
ModName: fifo_v2(DATA_WIDTH=32'b01001001,DEPTH=32'b010,ALM_FULL_TH=32'b01,dtype=logic[72:0])
ModName: fifo_v2(DATA_WIDTH=32'b01001100,DEPTH=32'b010,ALM_FULL_TH=32'b01,dtype=logic[75:0])
ModName: fifo_v2(DATA_WIDTH=32'b01001111,DEPTH=32'b010,ALM_FULL_TH=32'b01,dtype=logic[78:0])
ModName: fifo_v2(DATA_WIDTH=32'b01010010,DEPTH=32'b010,ALM_FULL_TH=32'b01,dtype=logic[81:0])
ModName: fifo_v2(DATA_WIDTH=32'b01010011,DEPTH=32'b010,ALM_FULL_TH=32'b01,dtype=logic[82:0])
ModName: fifo_v2(DATA_WIDTH=32'b0101011,DEPTH=32'b010,ALM_FULL_TH=32'b01,dtype=logic[42:0])
ModName: fifo_v2(DATA_WIDTH=32'b01011,DEPTH=32'b010,ALM_FULL_TH=32'b01,dtype=logic[10:0])
ModName: fifo_v2(DATA_WIDTH=32'b0101111,DEPTH=32'b010,ALM_FULL_TH=32'b01,dtype=logic[46:0])
ModName: fifo_v2(DATA_WIDTH=32'b01110,DEPTH=32'b010,ALM_FULL_TH=32'b01,dtype=logic[13:0])
ModName: fifo_v2(DEPTH=32'b010,dtype=dcache_req_t_wt_cache_pkg_xil_defaultlib)
ModName: fifo_v2(DEPTH=32'b010,dtype=icache_req_t_wt_cache_pkg_xil_defaultlib)
ModName: fifo_v2(DEPTH=32'b010,dtype=l15_rtrn_t_wt_cache_pkg_xil_defaultlib)
ModName: fifo_v2(DEPTH=32'b010,dtype=logic[31:0])
ModName: fifo_v3(DATA_WIDTH=32'b010,DEPTH=32'b0100,dtype=logic[1:0])
ModName: fifo_v3(DATA_WIDTH=32'b0100000,DEPTH=32'b01,dtype=meta_rd_t_axi_to_axi_lite_xil_defaultlib)
ModName: fifo_v3(DATA_WIDTH=32'b0100000,DEPTH=32'b01,dtype=meta_wr_t_axi_to_axi_lite_xil_defaultlib)
ModName: fifo_v3(DATA_WIDTH=32'b0100000,DEPTH=32'b010,dtype=dcache_req_t_wt_cache_pkg_xil_defaultlib)
ModName: fifo_v3(DATA_WIDTH=32'b0100000,DEPTH=32'b010,dtype=icache_req_t_wt_cache_pkg_xil_defaultlib)
ModName: fifo_v3(DATA_WIDTH=32'b0100000,DEPTH=32'b010,dtype=l15_rtrn_t_wt_cache_pkg_xil_defaultlib)
ModName: fifo_v3(DATA_WIDTH=32'b0100000,DEPTH=32'b010,dtype=logic[31:0])
ModName: fifo_v3(DATA_WIDTH=32'b01000000,DEPTH=32'b0100,dtype=logic[63:0])
ModName: fifo_v3(DATA_WIDTH=32'b010001,DEPTH=32'b010,dtype=logic[16:0])
ModName: fifo_v3(DATA_WIDTH=32'b01000110,DEPTH=32'b010,dtype=logic[69:0])
ModName: fifo_v3(DATA_WIDTH=32'b01001001,DEPTH=32'b010,dtype=logic[72:0])
ModName: fifo_v3(DATA_WIDTH=32'b01001100,DEPTH=32'b010,dtype=logic[75:0])
ModName: fifo_v3(DATA_WIDTH=32'b01001111,DEPTH=32'b010,dtype=logic[78:0])
ModName: fifo_v3(DATA_WIDTH=32'b01010010,DEPTH=32'b010,dtype=logic[81:0])
ModName: fifo_v3(DATA_WIDTH=32'b01010011,DEPTH=32'b010,dtype=logic[82:0])
ModName: fifo_v3(DATA_WIDTH=32'b0101011,DEPTH=32'b010,dtype=logic[42:0])
ModName: fifo_v3(DATA_WIDTH=32'b01011,DEPTH=32'b010,dtype=logic[10:0])
ModName: fifo_v3(DATA_WIDTH=32'b0101111,DEPTH=32'b010,dtype=logic[46:0])
ModName: fifo_v3(DATA_WIDTH=32'b01110,DEPTH=32'b010,dtype=logic[13:0])
ModName: fifo_v3(DATA_WIDTH=32'b0111000,DEPTH=32'b0100,dtype=logic[55:0])
ModName: fifo_v3(DEPTH=32'b01,dtype=amo_op_t_amo_buffer_xil_defaultlib)
ModName: fifo_v3(DEPTH=32'b010,dtype=dcache_req_t_wt_cache_pkg_xil_defaultlib)
ModName: fifo_v3(DEPTH=32'b010,dtype=icache_req_t_wt_cache_pkg_xil_defaultlib)
ModName: fifo_v3(FALL_THROUGH=1'b1,DATA_WIDTH=32'b0101,DEPTH=32'b0100,dtype=logic[4:0])
ModName: frontend(ArianeCfg='{2,32,128,32'b01,1024'b0,1024'b010000000000000000000000000000000,32'b010,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b0100000000000000000000000000000,1'b1,1'b0,64'b0})
ModName: generic_dpram(ADDR_W=10,DATA_W=64)
ModName: generic_dpram(ADDR_W=10,DATA_W=66)
ModName: generic_dpram_separated_ports(ADDR_W=10,DATA_W=64)
ModName: generic_dpram_separated_ports(ADDR_W=10,DATA_W=72)
ModName: generic_dpram_separated_ports(ADDR_W=6,DATA_W=4)
ModName: generic_spram_bwe(ADDR_W=9,DATA_W=64)
ModName: gray2binary(DATA_WIDTH=11)
ModName: gsm_vivado_dma32_w16_dataflow_in_loop_ncg(AddressRange=80)
ModName: gsm_vivado_dma32_w16_dataflow_in_loop_pcA(AddressRange=84)
ModName: gsm_vivado_dma32_w16_gsm_main_hw_LARc_mb6(DataWidth=16,AddressRange=8,AddressWidth=3)
ModName: gsm_vivado_dma32_w16_gsm_main_hw_L_ACF(DataWidth=64,AddressRange=9,AddressWidth=4)
ModName: gsm_vivado_dma32_w16_gsm_main_hw_s(DataWidth=16,AddressRange=160,AddressWidth=8)
ModName: gsm_vivado_dma32_w16_p_ZL15Autocorrelabkb(DataWidth=4,AddressRange=256,AddressWidth=8)
ModName: gsm_vivado_dma32_w16_p_ZL23Reflection_g8j(DataWidth=4,AddressRange=256,AddressWidth=8)
ModName: gsm_vivado_dma32_w16_p_ZL23Reflection_hbi(DataWidth=16,AddressRange=9,AddressWidth=4)
ModName: gsm_vivado_dma32_w16_top_mac_muladd_16cud(ID=1,NUM_STAGE=1,din0_WIDTH=16,din1_WIDTH=15,din2_WIDTH=16,dout_WIDTH=31)
ModName: gsm_vivado_dma32_w16_top_mac_muladd_16eOg(ID=1,NUM_STAGE=1,din0_WIDTH=16,din1_WIDTH=16,din2_WIDTH=32,dout_WIDTH=33)
ModName: gsm_vivado_dma32_w16_top_mac_muladd_16fYi(ID=1,NUM_STAGE=1,din0_WIDTH=16,din1_WIDTH=16,din2_WIDTH=33,dout_WIDTH=33)
ModName: gsm_vivado_dma32_w16_top_mac_muladd_16kbM(ID=1,NUM_STAGE=1,din0_WIDTH=16,din1_WIDTH=16,din2_WIDTH=16,dout_WIDTH=31)
ModName: gsm_vivado_dma32_w16_top_mul_mul_15ns_lbW(ID=1,NUM_STAGE=1,din0_WIDTH=15,din1_WIDTH=16,dout_WIDTH=31)
ModName: gsm_vivado_dma32_w16_top_mul_mul_16s_1dEe(ID=1,NUM_STAGE=1,din0_WIDTH=16,din1_WIDTH=16,dout_WIDTH=32)
ModName: ibuf(W=2)
ModName: ibuf(W=33)
ModName: issue_read_operands(NR_COMMIT_PORTS=32'b010)
ModName: issue_stage(NR_ENTRIES=32'b01000,NR_WB_PORTS=32'b0100,NR_COMMIT_PORTS=32'b010)
ModName: iteration_div_sqrt_mvp(WIDTH=58)
ModName: lfsr_8bit(WIDTH=32'b0100)
ModName: lfsr_8bit(WIDTH=32'b01000)
ModName: load_store_unit(ArianeCfg='{2,32,128,32'b01,1024'b0,1024'b010000000000000000000000000000000,32'b010,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b0100000000000000000000000000000,1'b1,1'b0,64'b0})
ModName: load_unit(ArianeCfg='{2,32,128,32'b01,1024'b0,1024'b010000000000000000000000000000000,32'b010,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b0100000000000000000000000000000,1'b1,1'b0,64'b0})
ModName: lzc(WIDTH=32'b010)
ModName: lzc(WIDTH=32'b0100)
ModName: lzc(WIDTH=32'b01000)
ModName: lzc(WIDTH=32'b01000000,MODE=1'b1)
ModName: lzc(WIDTH=32'b011)
ModName: lzc(WIDTH=32'b0110101,MODE=1'b1)
ModName: mips_vivado_dma32_w32_dataflow_in_loop_eOg(AddressRange=8)
ModName: mips_vivado_dma32_w32_p_ZL10mips_localPbkb(DataWidth=32,AddressRange=44,AddressWidth=6)
ModName: mips_vivado_dma32_w32_p_ZL10mips_localPcud(DataWidth=32,AddressRange=32,AddressWidth=5)
ModName: mips_vivado_dma32_w32_p_ZL10mips_localPdEe(DataWidth=32,AddressRange=64,AddressWidth=6)
ModName: mmi64_deserializer(SERIAL_DATA_WIDTH=64)
ModName: mmi64_identify(MODULE_ID=32'b10000000000000000000000100000001,MODULE_TYPE=32'b01)
ModName: mmi64_identify(MODULE_ID=32'b10000000000000000000000100000010,MODULE_TYPE=32'b0101,PARAM_WORDS=0)
ModName: mmi64_identify(MODULE_ID=32'b10000000000000000000000111111111,PARAM_WORDS=5)
ModName: mmi64_identify(MODULE_ID=3679,MODULE_TYPE=32'b01)
ModName: mmi64_identify(MODULE_TYPE=32'b0110)
ModName: mmi64_m_devzero(MODULE_ID=32'b10000000000000000000000100000010)
ModName: mmi64_m_regif(MODULE_ID=32'b10000000000000000000000100000001,REGISTER_COUNT=128,READ_BUFFER_DEPTH=1)
ModName: mmi64_m_regif(MODULE_ID=3679,REGISTER_COUNT=16,REGISTER_WIDTH=16,READ_BUFFER_DEPTH=4)
ModName: mmi64_p_muxdemux_ctrl_fsm(TRAINING_CLOCK_CYCLES_BIT=5)
ModName: mmi64_p_muxdemux_ctrl_fsm(TRAINING_CLOCK_CYCLES_BIT=6)
ModName: mmi64_p_muxdemux_sync(DMUX_NUM=16)
ModName: mmi64_p_muxdemux_sync(DMUX_NUM=18)
ModName: mmi64_regfifo(FIFO_WIDTH=16,FIFO_DEPTH=1)
ModName: mmi64_regfifo(FIFO_WIDTH=16,FIFO_DEPTH=4)
ModName: mmi64_router(MODULE_ID=32'b10000000000000000000000111111111,PORT_COUNT=3)
ModName: mmi64_router_core(MODULE_ID=32'b10000000000000000000000111111111,PORT_COUNT=3)
ModName: mmu(INSTR_TLB_ENTRIES=32'b010000,DATA_TLB_ENTRIES=32'b010000,ASID_WIDTH=32'b01,ArianeCfg='{2,32,128,32'b01,1024'b0,1024'b010000000000000000000000000000000,32'b010,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b0100000000000000000000000000000,1'b1,1'b0,64'b0})
ModName: motion_vivado_dma32_w32_Get_motion_code_hbkb(DataWidth=2,AddressRange=8,AddressWidth=3)
ModName: motion_vivado_dma32_w32_Get_motion_code_hcud(DataWidth=3,AddressRange=8,AddressWidth=3)
ModName: motion_vivado_dma32_w32_Get_motion_code_hdEe(DataWidth=3,AddressRange=8,AddressWidth=3)
ModName: motion_vivado_dma32_w32_Get_motion_code_heOg(DataWidth=4,AddressRange=8,AddressWidth=3)
ModName: motion_vivado_dma32_w32_Get_motion_code_hfYi(DataWidth=4,AddressRange=12,AddressWidth=4)
ModName: motion_vivado_dma32_w32_Get_motion_code_hg8j(DataWidth=5,AddressRange=12,AddressWidth=4)
ModName: motion_vivado_dma32_w32_dataflow_in_loop_kbM(AddressRange=524)
ModName: motion_vivado_dma32_w32_dataflow_in_loop_lbW(AddressRange=12)
ModName: motion_vivado_dma32_w32_motion_main_hw_PMV(DataWidth=32,AddressRange=8,AddressWidth=3)
ModName: motion_vivado_dma32_w32_motion_main_hw_inhbi(DataWidth=8,AddressRange=2048,AddressWidth=11)
ModName: motion_vivado_dma32_w32_motion_main_hw_ldibs(DataWidth=8,AddressRange=2048,AddressWidth=11)
ModName: motion_vivado_dma32_w32_motion_main_hw_mojbC(DataWidth=32,AddressRange=4,AddressWidth=2)
ModName: obuf(W=2)
ModName: obuf(W=33)
ModName: obuf(W=97)
ModName: pd_demux_core(DIFFERENTIAL=1)
ModName: pd_demux_core_en(DIFFERENTIAL=1)
ModName: pd_demux_rx_clk_core(DIFFERENTIAL=1)
ModName: pd_mux_core(DIFFERENTIAL=1)
ModName: popcount(INPUT_WIDTH=32'b010)
ModName: profpga_clocksync(CLK_CORE_COMPENSATION="DELAYED")
ModName: profpga_ctrl(DEVICE="XV7S",ENABLE_DEBUG="FALSE",PIN_TRAINING_SPEED="auto",ENABLE_DISCO="FALSE",USE_CLK_INPUT_BUFG=0)
ModName: profpga_sync_ipad(CLK_CORE_COMPENSATION="ZHOLD")
ModName: profpga_sync_rx2(CLK_CORE_COMPENSATION="ZHOLD")
ModName: ras(DEPTH=32'b010)
ModName: rd_ptr_empty(ADDR_WIDTH=10,FIRST_WORD_FALLS_THROUGH=1)
ModName: regslice_forward(DataWidth=96)
ModName: riscv_clint_wrap(AXI_ADDR_WIDTH=32,AXI_DATA_WIDTH=64,AXI_ID_WIDTH_SLV=10,AXI_USER_WIDTH=10,AXI_STRB_WIDTH=8,NR_CORES=1)
ModName: riscv_plic_wrap(NHARTS=1,NIRQ_SRCS=30)
ModName: roundtrip_time_monitor(DATA_WIDTH=16,LOG2_N_CORES=0)
ModName: roundtrip_time_monitor(DATA_WIDTH=16,LOG2_N_CORES=1)
ModName: rr_arb_tree(NumIn=32'b010,DataWidth=32'b01,DataType=logic[0:0],AxiVldRdy=1'b1,LockIn=1'b1)
ModName: rr_arb_tree(NumIn=32'b010,DataWidth=32'b01,DataType=logic[0:0],LockIn=1'b1)
ModName: rr_arb_tree(NumIn=32'b0100,DataWidth=32'b01,DataType=logic[0:0])
ModName: rr_arb_tree(NumIn=32'b0100,DataWidth=32'b01,DataType=logic[0:0],LockIn=1'b1)
ModName: rr_arb_tree(NumIn=32'b01000,DataType=wbuffer_t_wt_cache_pkg_xil_defaultlib)
ModName: rr_arb_tree(NumIn=32'b01000,DataType=wbuffer_t_wt_cache_pkg_xil_defaultlib,LockIn=1'b1)
ModName: rr_arb_tree(NumIn=32'b011,DataType=ar_chan_t_ariane_axi_xil_defaultlib,AxiVldRdy=1'b1,LockIn=1'b1)
ModName: rr_arb_tree(NumIn=32'b011,DataType=aw_chan_t_ariane_axi_xil_defaultlib,AxiVldRdy=1'b1,LockIn=1'b1)
ModName: rr_arb_tree(NumIn=32'b01100,DataWidth=32'b01000000,DataType=logic[63:0],ExtPrio=1'b1,AxiVldRdy=1'b1)
ModName: rrarbiter(NUM_REQ=32'b010,LOCK_IN=1'b1)
ModName: rt64_gray2binary(DATA_WIDTH=11)
ModName: rt64_rd_ptr_empty(ADDR_WIDTH=10,FIRST_WORD_FALLS_THROUGH=1)
ModName: rt64_rx_ctrl(MAX_MSG_OFFSET=16,ID_WIDTH=7)
ModName: rt64_synchronizer(DATA_WIDTH=11)
ModName: rt64_tx(FORCE_SYNC=1'b0,ID_WIDTH=7)
ModName: rt64_tx_ctrl(MAX_MSG_OFFSET=16,TIMEOUT=10'b0101,ID_WIDTH=7)
ModName: rt64_wr_ptr_full(ADDR_WIDTH=10)
ModName: rt_gray2binary(DATA_WIDTH=11)
ModName: rt_rd_ptr_empty(ADDR_WIDTH=10,FIRST_WORD_FALLS_THROUGH=1)
ModName: rt_rx_ctrl(MAX_MSG_OFFSET=16,ID_WIDTH=7)
ModName: rt_synchronizer(DATA_WIDTH=11)
ModName: rt_tx(FORCE_SYNC=1'b0,ID_WIDTH=7)
ModName: rt_tx_ctrl(MAX_MSG_OFFSET=16,TIMEOUT=10'b0101,ID_WIDTH=7)
ModName: rt_wr_ptr_full(ADDR_WIDTH=10)
ModName: rv_plic_gateway(N_SOURCE=30)
ModName: scoreboard(NR_ENTRIES=32'b01000,NR_WB_PORTS=32'b0100,NR_COMMIT_PORTS=32'b010)
ModName: sgmii_vcu118_reset_sync(INITIALISE=2'b11)
ModName: sha_vivado_dma32_w8_dataflow_in_loop_eOg(AddressRange=20480)
ModName: sha_vivado_dma32_w8_dataflow_in_loop_ibs(AddressRange=6)
ModName: sha_vivado_dma32_w8_p_ZL13sha_transfobkb(DataWidth=32,AddressRange=80,AddressWidth=7)
ModName: sha_vivado_dma32_w8_sha_main_hw_sha_icud(DataWidth=32,AddressRange=16,AddressWidth=4)
ModName: sha_vivado_dma32_w8_sha_main_hw_sha_idEe(DataWidth=32,AddressRange=5,AddressWidth=3)
ModName: shift_reg(dtype=logic[196:0],Depth=32'b0)
ModName: shift_reg(dtype=logic[196:0],Depth=32'b01)
ModName: sram(DATA_WIDTH=32'b01000000,NUM_WORDS=32'sb0100000000)
ModName: sram(DATA_WIDTH=32'b010000000,NUM_WORDS=32'b0100000000)
ModName: sram(DATA_WIDTH=32'b010000000,NUM_WORDS=32'sb0100000000)
ModName: sram(DATA_WIDTH=32'b0101100,NUM_WORDS=32'sb0100000000)
ModName: sram(DATA_WIDTH=32'b0101101,NUM_WORDS=32'b0100000000)
ModName: sram_behav(DATA_WIDTH=32'b010000,NUM_WORDS=32'b01000000000)
ModName: sram_behav(DATA_WIDTH=32'b011000,NUM_WORDS=32'b01000000000)
ModName: sram_behav(DATA_WIDTH=32'b011100,NUM_WORDS=32'b01000000000)
ModName: sram_behav(NUM_WORDS=32'b01000000000)
ModName: std_nbdcache(CACHE_START_ADDR=64'b01000000000000000000000000000000)
ModName: stream_arbiter(DATA_T=ar_chan_t_ariane_axi_xil_defaultlib,N_INP=3)
ModName: stream_arbiter(DATA_T=aw_chan_t_ariane_axi_xil_defaultlib,N_INP=3)
ModName: stream_arbiter_flushable(DATA_T=ar_chan_t_ariane_axi_xil_defaultlib,N_INP=3)
ModName: stream_arbiter_flushable(DATA_T=aw_chan_t_ariane_axi_xil_defaultlib,N_INP=3)
ModName: stream_demux(N_OUP=3)
ModName: stream_mux(DATA_T=w_chan_t_ariane_axi_xil_defaultlib,N_INP=3)
ModName: sync(STAGES=32'b010)
ModName: synchronizer(DATA_WIDTH=11)
ModName: tag_cmp(NR_PORTS=32'b0100,ADDR_WIDTH=32'b01100,l_data_t=cache_line_t_std_cache_pkg_xil_defaultlib,l_be_t=cl_be_t_std_cache_pkg_xil_defaultlib,DCACHE_SET_ASSOC=32'b01000)
ModName: timer(CLK_PERIOD_NS=20,TIME_SCALE="us")
ModName: tlb(TLB_ENTRIES=32'b010000,ASID_WIDTH=32'b01)
ModName: wr_ptr_full(ADDR_WIDTH=10)
ModName: wt_cache_subsystem(ArianeCfg='{2,32,128,32'b01,1024'b0,1024'b010000000000000000000000000000000,32'b010,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b0100000000000000000000000000000,1'b1,1'b0,64'b0})
ModName: wt_dcache(RdAmoTxId=2'b01,ArianeCfg='{2,32,128,32'b01,1024'b0,1024'b010000000000000000000000000000000,32'b010,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b0100000000000000000000000000000,1'b1,1'b0,64'b0})
ModName: wt_dcache_inval(ArianeCfg='{2,32,128,32'b01,1024'b0,1024'b010000000000000000000000000000000,32'b010,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b0100000000000000000000000000000,1'b1,1'b0,64'b0})
ModName: wt_dcache_mem(Axi64BitCompliant=1'b1,NumPorts=32'b0100)
ModName: wt_dcache_missunit(Axi64BitCompliant=1'b1,AmoTxId=2'b01,NumPorts=32'b011)
ModName: wt_dcache_wbuffer(ArianeCfg='{2,32,128,32'b01,1024'b0,1024'b010000000000000000000000000000000,32'b010,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b0100000000000000000000000000000,1'b1,1'b0,64'b0})
ModName: wt_icache(RdTxId=2'b0,ArianeCfg='{2,32,128,32'b01,1024'b0,1024'b010000000000000000000000000000000,32'b010,1024'b0100000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,1024'b01000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000,32'b01,1024'b010000000000000000000000000000000,1024'b0100000000000000000000000000000,1'b1,1'b0,64'b0})
BaseName AXI_BUS has 1 entries
BaseName Asynchronous_FIFO has 1 entries
BaseName FlipFlop_Synchronizer has 1 entries
BaseName Parallel_BRAM_wrapper has 1 entries
BaseName REG_BUS has 1 entries
BaseName Read_Logic has 1 entries
BaseName SyncSpRamBeNx64 has 2 entries
BaseName Synchronous_FIFO has 1 entries
BaseName Write_Logic has 1 entries
BaseName adpcm_vivado_dma32_w32_compute_accumc has 1 entries
BaseName adpcm_vivado_dma32_w32_compute_compressed has 1 entries
BaseName adpcm_vivado_dma32_w32_compute_delay_bpl has 1 entries
BaseName adpcm_vivado_dma32_w32_compute_delay_dltx has 1 entries
BaseName adpcm_vivado_dma32_w32_compute_tqmf has 1 entries
BaseName adpcm_vivado_dma32_w32_dataflow_in_loop_udo has 1 entries
BaseName adpcm_vivado_dma32_w32_dataflow_in_loop_vdy has 1 entries
BaseName adpcm_vivado_dma32_w32_decode_hw_qq6_codocq has 1 entries
BaseName adpcm_vivado_dma32_w32_encode_hw_decis_lcud has 1 entries
BaseName adpcm_vivado_dma32_w32_encode_hw_h has 1 entries
BaseName adpcm_vivado_dma32_w32_encode_hw_ilb_table has 1 entries
BaseName adpcm_vivado_dma32_w32_encode_hw_qq2_codhbi has 1 entries
BaseName adpcm_vivado_dma32_w32_encode_hw_qq4_codfYi has 1 entries
BaseName adpcm_vivado_dma32_w32_encode_hw_quant26dEe has 1 entries
BaseName adpcm_vivado_dma32_w32_encode_hw_quant26eOg has 1 entries
BaseName adpcm_vivado_dma32_w32_encode_hw_wh_codeibs has 1 entries
BaseName adpcm_vivado_dma32_w32_encode_hw_wl_codeg8j has 1 entries
BaseName adpcm_vivado_dma32_w32_top_mul_mul_11ns_lbW has 1 entries
BaseName adpcm_vivado_dma32_w32_top_mul_mul_15ns_jbC has 1 entries
BaseName adpcm_vivado_dma32_w32_top_mul_mul_15ns_mb6 has 1 entries
BaseName adpcm_vivado_dma32_w32_top_mul_mul_16s_1bkb has 1 entries
BaseName adpcm_vivado_dma32_w32_top_mul_mul_16s_1kbM has 1 entries
BaseName adpcm_vivado_dma64_w32_compute_accumc has 1 entries
BaseName adpcm_vivado_dma64_w32_compute_compressed has 1 entries
BaseName adpcm_vivado_dma64_w32_compute_delay_bpl has 1 entries
BaseName adpcm_vivado_dma64_w32_compute_delay_dltx has 1 entries
BaseName adpcm_vivado_dma64_w32_compute_tqmf has 1 entries
BaseName adpcm_vivado_dma64_w32_dataflow_in_loop_udo has 1 entries
BaseName adpcm_vivado_dma64_w32_decode_hw_qq6_codocq has 1 entries
BaseName adpcm_vivado_dma64_w32_encode_hw_decis_lcud has 1 entries
BaseName adpcm_vivado_dma64_w32_encode_hw_h has 1 entries
BaseName adpcm_vivado_dma64_w32_encode_hw_ilb_table has 1 entries
BaseName adpcm_vivado_dma64_w32_encode_hw_qq2_codhbi has 1 entries
BaseName adpcm_vivado_dma64_w32_encode_hw_qq4_codfYi has 1 entries
BaseName adpcm_vivado_dma64_w32_encode_hw_quant26dEe has 1 entries
BaseName adpcm_vivado_dma64_w32_encode_hw_quant26eOg has 1 entries
BaseName adpcm_vivado_dma64_w32_encode_hw_wh_codeibs has 1 entries
BaseName adpcm_vivado_dma64_w32_encode_hw_wl_codeg8j has 1 entries
BaseName adpcm_vivado_dma64_w32_top_mul_mul_11ns_lbW has 1 entries
BaseName adpcm_vivado_dma64_w32_top_mul_mul_15ns_jbC has 1 entries
BaseName adpcm_vivado_dma64_w32_top_mul_mul_15ns_mb6 has 1 entries
BaseName adpcm_vivado_dma64_w32_top_mul_mul_16s_1bkb has 1 entries
BaseName adpcm_vivado_dma64_w32_top_mul_mul_16s_1kbM has 1 entries
BaseName aes_sbox has 1 entries
BaseName aes_vivado_dma32_w32_AddRoundKey_InverfYi has 1 entries
BaseName aes_vivado_dma32_w32_InversShiftRow_ByeOg has 1 entries
BaseName aes_vivado_dma32_w32_KeySchedule_hw_Rcbkb has 1 entries
BaseName aes_vivado_dma32_w32_KeySchedule_hw_Sbox has 1 entries
BaseName aes_vivado_dma32_w32_KeySchedule_hw_temp has 1 entries
BaseName aes_vivado_dma32_w32_MixColumn_AddRoundEe has 1 entries
BaseName aes_vivado_dma32_w32_aes_main_hw_key has 1 entries
BaseName aes_vivado_dma32_w32_aes_main_hw_word_1 has 1 entries
BaseName aes_vivado_dma32_w32_dataflow_in_loop_g8j has 1 entries
BaseName afifo_core has 2 entries
BaseName apb_to_reg has 1 entries
BaseName arbiter has 1 entries
BaseName ariane has 1 entries
BaseName ariane_regfile has 1 entries
BaseName ariane_wrap has 1 entries
BaseName axi2apb has 1 entries
BaseName axi2apb_64_32 has 1 entries
BaseName axi_adapter has 2 entries
BaseName axi_ar_buffer has 3 entries
BaseName axi_aw_buffer has 3 entries
BaseName axi_b_buffer has 3 entries
BaseName axi_lite_interface has 1 entries
BaseName axi_r_buffer has 3 entries
BaseName axi_shim has 1 entries
BaseName axi_single_slice has 11 entries
BaseName axi_slice has 1 entries
BaseName axi_w_buffer has 3 entries
BaseName bht has 1 entries
BaseName blowfish_vivado_dma32_w8_BF_set_key_hw_bf_bkb has 1 entries
BaseName blowfish_vivado_dma32_w8_BF_set_key_hw_bf_cud has 1 entries
BaseName blowfish_vivado_dma32_w8_blowfish_main_hw_dEe has 1 entries
BaseName blowfish_vivado_dma32_w8_blowfish_main_hw_eOg has 1 entries
BaseName blowfish_vivado_dma32_w8_blowfish_main_hw_g8j has 1 entries
BaseName blowfish_vivado_dma32_w8_blowfish_main_hw_hbi has 1 entries
BaseName blowfish_vivado_dma32_w8_blowfish_main_hw_ibs has 1 entries
BaseName blowfish_vivado_dma32_w8_dataflow_in_loop_jbC has 1 entries
BaseName blowfish_vivado_dma32_w8_top_mux_432_8_1_1 has 1 entries
BaseName btb has 1 entries
BaseName clint has 1 entries
BaseName clint_sync has 1 entries
BaseName clk_wiz_0_clk_wiz has 1 entries
BaseName clockManager has 1 entries
BaseName commit_stage has 1 entries
BaseName constFreq has 1 entries
BaseName csr_regfile has 1 entries
BaseName dfs_top has 1 entries
BaseName dm_csrs has 1 entries
BaseName dm_mem has 1 entries
BaseName dm_sba has 1 entries
BaseName esplink has 1 entries
BaseName ethernet_crc has 2 entries
BaseName ex_stage has 1 entries
BaseName exp_backoff has 1 entries
BaseName fifo has 13 entries
BaseName fifo_v2 has 17 entries
BaseName fifo_v3 has 24 entries
BaseName frontend has 1 entries
BaseName generic_dpram has 2 entries
BaseName generic_dpram_separated_ports has 3 entries
BaseName generic_spram_bwe has 1 entries
BaseName gray2binary has 1 entries
BaseName gsm_vivado_dma32_w16_dataflow_in_loop_ncg has 1 entries
BaseName gsm_vivado_dma32_w16_dataflow_in_loop_pcA has 1 entries
BaseName gsm_vivado_dma32_w16_gsm_main_hw_LARc_mb6 has 1 entries
BaseName gsm_vivado_dma32_w16_gsm_main_hw_L_ACF has 1 entries
BaseName gsm_vivado_dma32_w16_gsm_main_hw_s has 1 entries
BaseName gsm_vivado_dma32_w16_p_ZL15Autocorrelabkb has 1 entries
BaseName gsm_vivado_dma32_w16_p_ZL23Reflection_g8j has 1 entries
BaseName gsm_vivado_dma32_w16_p_ZL23Reflection_hbi has 1 entries
BaseName gsm_vivado_dma32_w16_top_mac_muladd_16cud has 1 entries
BaseName gsm_vivado_dma32_w16_top_mac_muladd_16eOg has 1 entries
BaseName gsm_vivado_dma32_w16_top_mac_muladd_16fYi has 1 entries
BaseName gsm_vivado_dma32_w16_top_mac_muladd_16kbM has 1 entries
BaseName gsm_vivado_dma32_w16_top_mul_mul_15ns_lbW has 1 entries
BaseName gsm_vivado_dma32_w16_top_mul_mul_16s_1dEe has 1 entries
BaseName ibuf has 2 entries
BaseName issue_read_operands has 1 entries
BaseName issue_stage has 1 entries
BaseName iteration_div_sqrt_mvp has 1 entries
BaseName lfsr_8bit has 2 entries
BaseName load_store_unit has 1 entries
BaseName load_unit has 1 entries
BaseName lzc has 6 entries
BaseName mips_vivado_dma32_w32_dataflow_in_loop_eOg has 1 entries
BaseName mips_vivado_dma32_w32_p_ZL10mips_localPbkb has 1 entries
BaseName mips_vivado_dma32_w32_p_ZL10mips_localPcud has 1 entries
BaseName mips_vivado_dma32_w32_p_ZL10mips_localPdEe has 1 entries
BaseName mmi64_deserializer has 1 entries
BaseName mmi64_identify has 5 entries
BaseName mmi64_m_devzero has 1 entries
BaseName mmi64_m_regif has 2 entries
BaseName mmi64_p_muxdemux_ctrl_fsm has 2 entries
BaseName mmi64_p_muxdemux_sync has 2 entries
BaseName mmi64_regfifo has 2 entries
BaseName mmi64_router has 1 entries
BaseName mmi64_router_core has 1 entries
BaseName mmu has 1 entries
BaseName motion_vivado_dma32_w32_Get_motion_code_hbkb has 1 entries
BaseName motion_vivado_dma32_w32_Get_motion_code_hcud has 1 entries
BaseName motion_vivado_dma32_w32_Get_motion_code_hdEe has 1 entries
BaseName motion_vivado_dma32_w32_Get_motion_code_heOg has 1 entries
BaseName motion_vivado_dma32_w32_Get_motion_code_hfYi has 1 entries
BaseName motion_vivado_dma32_w32_Get_motion_code_hg8j has 1 entries
BaseName motion_vivado_dma32_w32_dataflow_in_loop_kbM has 1 entries
BaseName motion_vivado_dma32_w32_dataflow_in_loop_lbW has 1 entries
BaseName motion_vivado_dma32_w32_motion_main_hw_PMV has 1 entries
BaseName motion_vivado_dma32_w32_motion_main_hw_inhbi has 1 entries
BaseName motion_vivado_dma32_w32_motion_main_hw_ldibs has 1 entries
BaseName motion_vivado_dma32_w32_motion_main_hw_mojbC has 1 entries
BaseName obuf has 3 entries
BaseName pd_demux_core has 1 entries
BaseName pd_demux_core_en has 1 entries
BaseName pd_demux_rx_clk_core has 1 entries
BaseName pd_mux_core has 1 entries
BaseName popcount has 1 entries
BaseName profpga_clocksync has 1 entries
BaseName profpga_ctrl has 1 entries
BaseName profpga_sync_ipad has 1 entries
BaseName profpga_sync_rx2 has 1 entries
BaseName ras has 1 entries
BaseName rd_ptr_empty has 1 entries
BaseName regslice_forward has 1 entries
BaseName riscv_clint_wrap has 1 entries
BaseName riscv_plic_wrap has 1 entries
BaseName roundtrip_time_monitor has 2 entries
BaseName rr_arb_tree has 9 entries
BaseName rrarbiter has 1 entries
BaseName rt64_gray2binary has 1 entries
BaseName rt64_rd_ptr_empty has 1 entries
BaseName rt64_rx_ctrl has 1 entries
BaseName rt64_synchronizer has 1 entries
BaseName rt64_tx has 1 entries
BaseName rt64_tx_ctrl has 1 entries
BaseName rt64_wr_ptr_full has 1 entries
BaseName rt_gray2binary has 1 entries
BaseName rt_rd_ptr_empty has 1 entries
BaseName rt_rx_ctrl has 1 entries
BaseName rt_synchronizer has 1 entries
BaseName rt_tx has 1 entries
BaseName rt_tx_ctrl has 1 entries
BaseName rt_wr_ptr_full has 1 entries
BaseName rv_plic_gateway has 1 entries
BaseName scoreboard has 1 entries
BaseName sgmii_vcu118_reset_sync has 1 entries
BaseName sha_vivado_dma32_w8_dataflow_in_loop_eOg has 1 entries
BaseName sha_vivado_dma32_w8_dataflow_in_loop_ibs has 1 entries
BaseName sha_vivado_dma32_w8_p_ZL13sha_transfobkb has 1 entries
BaseName sha_vivado_dma32_w8_sha_main_hw_sha_icud has 1 entries
BaseName sha_vivado_dma32_w8_sha_main_hw_sha_idEe has 1 entries
BaseName shift_reg has 2 entries
BaseName sram has 5 entries
BaseName sram_behav has 4 entries
BaseName std_nbdcache has 1 entries
BaseName stream_arbiter has 2 entries
BaseName stream_arbiter_flushable has 2 entries
BaseName stream_demux has 1 entries
BaseName stream_mux has 1 entries
BaseName sync has 1 entries
BaseName synchronizer has 1 entries
BaseName tag_cmp has 1 entries
BaseName timer has 1 entries
BaseName tlb has 1 entries
BaseName wr_ptr_full has 1 entries
BaseName wt_cache_subsystem has 1 entries
BaseName wt_dcache has 1 entries
BaseName wt_dcache_inval has 1 entries
BaseName wt_dcache_mem has 1 entries
BaseName wt_dcache_missunit has 1 entries
BaseName wt_dcache_wbuffer has 1 entries
BaseName wt_icache has 1 entries
srcscan exits with return value 0
