Examplary Verilog modules created as my Uni project for ASIC implementations in Cadence environment.

Written in Verilog 2001 with -sv SV compilation command.
More information is included in sub-folders.

Schematics of projects:

ALU

![schematic](https://i.postimg.cc/XYyvqz0N/schematic.png)

Counter

![schematic](https://i.postimg.cc/tTkw9pS1/schem.png)

MealyFSM

![schematic](https://i.postimg.cc/ZqRV6pVq/mealy.png)
