# Output products list for <dualPort_RAM>
dualPort_RAM.asy
dualPort_RAM.gise
dualPort_RAM.ngc
dualPort_RAM.sym
dualPort_RAM.vhd
dualPort_RAM.vho
dualPort_RAM.xco
dualPort_RAM.xise
dualPort_RAM\blk_mem_gen_v7_3_readme.txt
dualPort_RAM\doc\blk_mem_gen_v7_3_vinfo.html
dualPort_RAM\doc\pg058-blk-mem-gen.pdf
dualPort_RAM\example_design\dualPort_RAM_exdes.ucf
dualPort_RAM\example_design\dualPort_RAM_exdes.vhd
dualPort_RAM\example_design\dualPort_RAM_exdes.xdc
dualPort_RAM\example_design\dualPort_RAM_prod.vhd
dualPort_RAM\implement\implement.bat
dualPort_RAM\implement\implement.sh
dualPort_RAM\implement\planAhead_ise.bat
dualPort_RAM\implement\planAhead_ise.sh
dualPort_RAM\implement\planAhead_ise.tcl
dualPort_RAM\implement\xst.prj
dualPort_RAM\implement\xst.scr
dualPort_RAM\simulation\addr_gen.vhd
dualPort_RAM\simulation\bmg_stim_gen.vhd
dualPort_RAM\simulation\bmg_tb_pkg.vhd
dualPort_RAM\simulation\checker.vhd
dualPort_RAM\simulation\data_gen.vhd
dualPort_RAM\simulation\dualPort_RAM_synth.vhd
dualPort_RAM\simulation\dualPort_RAM_tb.vhd
dualPort_RAM\simulation\functional\simcmds.tcl
dualPort_RAM\simulation\functional\simulate_isim.bat
dualPort_RAM\simulation\functional\simulate_mti.bat
dualPort_RAM\simulation\functional\simulate_mti.do
dualPort_RAM\simulation\functional\simulate_mti.sh
dualPort_RAM\simulation\functional\simulate_ncsim.sh
dualPort_RAM\simulation\functional\simulate_vcs.sh
dualPort_RAM\simulation\functional\ucli_commands.key
dualPort_RAM\simulation\functional\vcs_session.tcl
dualPort_RAM\simulation\functional\wave_mti.do
dualPort_RAM\simulation\functional\wave_ncsim.sv
dualPort_RAM\simulation\random.vhd
dualPort_RAM\simulation\timing\simcmds.tcl
dualPort_RAM\simulation\timing\simulate_isim.bat
dualPort_RAM\simulation\timing\simulate_mti.bat
dualPort_RAM\simulation\timing\simulate_mti.do
dualPort_RAM\simulation\timing\simulate_mti.sh
dualPort_RAM\simulation\timing\simulate_ncsim.sh
dualPort_RAM\simulation\timing\simulate_vcs.sh
dualPort_RAM\simulation\timing\ucli_commands.key
dualPort_RAM\simulation\timing\vcs_session.tcl
dualPort_RAM\simulation\timing\wave_mti.do
dualPort_RAM\simulation\timing\wave_ncsim.sv
dualPort_RAM_flist.txt
dualPort_RAM_xmdf.tcl
summary.log
