#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000011f6230 .scope module, "test" "test" 2 3;
 .timescale -9 -9;
v0000000001635d20_0 .var "clk", 0 0;
v0000000001636680_0 .var "rst", 0 0;
S_00000000012062f0 .scope module, "cpu" "CPU" 2 6, 3 20 0, S_00000000011f6230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "Rst";
v00000000012abb10_0 .net "ALUA", 31 0, L_0000000001636220;  1 drivers
v00000000012ac330_0 .net "ALUB", 31 0, v000000000128ef00_0;  1 drivers
v00000000012ac830_0 .net "ALUC", 31 0, L_0000000001634c40;  1 drivers
v00000000012abbb0_0 .net "ALUCtrl", 2 0, v0000000001633320_0;  1 drivers
v00000000012ac3d0_0 .net "ALUOp", 1 0, v0000000001632100_0;  1 drivers
v00000000012ab110_0 .net "ALUSrcA", 0 0, v00000000016336e0_0;  1 drivers
v00000000012ab250_0 .net "ALUSrcASel1", 31 0, v000000000128edc0_0;  1 drivers
v00000000012ab2f0_0 .net "ALUSrcB", 1 0, v0000000001633000_0;  1 drivers
v00000000012ac5b0_0 .net "ALUSrcBSel0", 31 0, v000000000128d060_0;  1 drivers
v00000000012ab390_0 .net "ALUSrcBSel3", 31 0, v00000000012acab0_0;  1 drivers
v00000000012ac970_0 .net "Addr", 31 0, L_00000000016358c0;  1 drivers
v00000000012abc50_0 .net "AddrOutPC", 31 0, v00000000012a6ee0_0;  1 drivers
v00000000012acfb0_0 .net "BeqAddr", 31 0, v00000000012acc90_0;  1 drivers
v00000000012ac650_0 .net "CLK", 0 0, v0000000001635d20_0;  1 drivers
v00000000012acb50_0 .net "IRWr", 0 0, v00000000016335a0_0;  1 drivers
v00000000012ab750_0 .net "Inst", 25 0, L_0000000001635a00;  1 drivers
v00000000012ab570_0 .net "IorD", 0 0, v0000000001633b40_0;  1 drivers
v00000000012abcf0_0 .net "MemRd", 0 0, v00000000016321a0_0;  1 drivers
v00000000012abd90_0 .net "MemWr", 0 0, v0000000001632a60_0;  1 drivers
v00000000012acdd0_0 .net "MemtoReg", 0 0, v0000000001633460_0;  1 drivers
o00000000015f5d28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000012ac6f0_0 .net "NS", 3 0, o00000000015f5d28;  0 drivers
v00000000012ab1b0_0 .net "OUTMDR", 31 0, v00000000012a5680_0;  1 drivers
v00000000012ab610_0 .net "Op", 5 0, L_00000000016353c0;  1 drivers
v00000000012abed0_0 .net "OutALUOut", 31 0, v000000000128d9c0_0;  1 drivers
v00000000012abe30_0 .net "OutAndGate", 0 0, L_000000000121a910;  1 drivers
v0000000001634920_0 .net "OutPCSrcSel", 31 0, v000000000128d100_0;  1 drivers
v0000000001634ce0_0 .net "OutSig", 31 0, v00000000011ab0a0_0;  1 drivers
v00000000016349c0_0 .net "PCSrc", 1 0, v0000000001632ba0_0;  1 drivers
v0000000001634d80_0 .net "PCW", 0 0, L_000000000121ade0;  1 drivers
v0000000001635960_0 .net "PCWr", 0 0, v00000000016333c0_0;  1 drivers
v00000000016365e0_0 .net "PCWrCond", 0 0, v0000000001633500_0;  1 drivers
v0000000001634e20_0 .net "RFW_data", 31 0, L_0000000001635b40;  1 drivers
v00000000016351e0_0 .net "R_data", 31 0, L_0000000001635320;  1 drivers
v0000000001635640_0 .net "R_data1", 31 0, L_0000000001262b00;  1 drivers
v0000000001634a60_0 .net "R_data2", 31 0, L_000000000121a9f0;  1 drivers
v0000000001635780_0 .net "RegDst", 0 0, v00000000016324c0_0;  1 drivers
v00000000016350a0_0 .net "RegWr", 0 0, v0000000001632b00_0;  1 drivers
v0000000001634ec0_0 .net "Rst", 0 0, v0000000001636680_0;  1 drivers
v0000000001635000_0 .net "S", 3 0, v00000000012ac290_0;  1 drivers
v00000000016356e0_0 .net "W_Reg", 4 0, L_0000000001635aa0;  1 drivers
v0000000001635280_0 .net "overflow", 0 0, L_00000000016364a0;  1 drivers
v0000000001634f60_0 .net "zero", 0 0, L_0000000001636400;  1 drivers
L_00000000016353c0 .part v00000000012a55e0_0, 26, 6;
L_0000000001635a00 .part v00000000012a55e0_0, 0, 26;
L_0000000001635460 .part L_0000000001635a00, 16, 5;
L_00000000016362c0 .part L_0000000001635a00, 11, 5;
L_00000000016355a0 .part L_0000000001635a00, 21, 5;
L_0000000001636180 .part L_0000000001635a00, 16, 5;
L_0000000001635e60 .part L_0000000001635a00, 0, 16;
L_0000000001635f00 .part L_0000000001635a00, 0, 6;
L_000000000168ef90 .part v00000000012a6ee0_0, 28, 4;
S_0000000001206480 .scope module, "ALUOUT" "ComReg" 3 111, 4 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 32 "Q";
v000000000128d240_0 .net "CLK", 0 0, v0000000001635d20_0;  alias, 1 drivers
v000000000128d380_0 .net "D", 31 0, L_0000000001634c40;  alias, 1 drivers
v000000000128d9c0_0 .var "Q", 31 0;
E_0000000001279c90 .event posedge, v000000000128d240_0;
S_0000000001204c50 .scope module, "ALUSrcASel" "MUX32_2" 3 99, 5 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Select";
    .port_info 3 /OUTPUT 32 "S";
v000000000128ee60_0 .net "A", 31 0, v00000000012a6ee0_0;  alias, 1 drivers
v000000000128e5a0_0 .net "B", 31 0, v000000000128edc0_0;  alias, 1 drivers
v000000000128e640_0 .net "S", 31 0, L_0000000001636220;  alias, 1 drivers
v000000000128d880_0 .net "Select", 0 0, v00000000016336e0_0;  alias, 1 drivers
v000000000128e500_0 .net *"_s0", 31 0, L_0000000001635c80;  1 drivers
L_0000000001636b60 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000128d600_0 .net *"_s3", 30 0, L_0000000001636b60;  1 drivers
L_0000000001636ba8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000128dc40_0 .net/2u *"_s4", 31 0, L_0000000001636ba8;  1 drivers
v000000000128d420_0 .net *"_s6", 0 0, L_0000000001634ba0;  1 drivers
L_0000000001635c80 .concat [ 1 31 0 0], v00000000016336e0_0, L_0000000001636b60;
L_0000000001634ba0 .cmp/eq 32, L_0000000001635c80, L_0000000001636ba8;
L_0000000001636220 .functor MUXZ 32, v000000000128edc0_0, v00000000012a6ee0_0, L_0000000001634ba0, C4<>;
S_0000000001204de0 .scope module, "ALUSrcBSel" "MUX32_4" 3 105, 6 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Select";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /INPUT 32 "C";
    .port_info 4 /INPUT 32 "D";
    .port_info 5 /OUTPUT 32 "S";
v000000000128d4c0_0 .net "A", 31 0, v000000000128d060_0;  alias, 1 drivers
L_0000000001636bf0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000128e000_0 .net "B", 31 0, L_0000000001636bf0;  1 drivers
v000000000128e6e0_0 .net "C", 31 0, v00000000011ab0a0_0;  alias, 1 drivers
v000000000128e280_0 .net "D", 31 0, v00000000012acab0_0;  alias, 1 drivers
v000000000128ef00_0 .var "S", 31 0;
v000000000128e960_0 .net "Select", 1 0, v0000000001633000_0;  alias, 1 drivers
E_0000000001279e10/0 .event edge, v000000000128e960_0, v000000000128d4c0_0, v000000000128e000_0, v000000000128e6e0_0;
E_0000000001279e10/1 .event edge, v000000000128e280_0;
E_0000000001279e10 .event/or E_0000000001279e10/0, E_0000000001279e10/1;
S_000000000120c470 .scope module, "ComRegA" "ComReg" 3 95, 4 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 32 "Q";
v000000000128ea00_0 .net "CLK", 0 0, v0000000001635d20_0;  alias, 1 drivers
v000000000128e0a0_0 .net "D", 31 0, L_0000000001262b00;  alias, 1 drivers
v000000000128edc0_0 .var "Q", 31 0;
S_000000000120c600 .scope module, "ComRegB" "ComReg" 3 97, 4 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 32 "Q";
v000000000128d6a0_0 .net "CLK", 0 0, v0000000001635d20_0;  alias, 1 drivers
v000000000128d2e0_0 .net "D", 31 0, L_000000000121a9f0;  alias, 1 drivers
v000000000128d060_0 .var "Q", 31 0;
S_0000000001220a10 .scope module, "IDsel" "MUX32_2" 3 81, 5 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Select";
    .port_info 3 /OUTPUT 32 "S";
v000000000128da60_0 .net "A", 31 0, v00000000012a6ee0_0;  alias, 1 drivers
v000000000128d740_0 .net "B", 31 0, v000000000128d9c0_0;  alias, 1 drivers
v000000000128dd80_0 .net "S", 31 0, L_00000000016358c0;  alias, 1 drivers
v000000000128eaa0_0 .net "Select", 0 0, v0000000001633b40_0;  alias, 1 drivers
v000000000128db00_0 .net *"_s0", 31 0, L_0000000001635820;  1 drivers
L_00000000016368d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000128e1e0_0 .net *"_s3", 30 0, L_00000000016368d8;  1 drivers
L_0000000001636920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000128d920_0 .net/2u *"_s4", 31 0, L_0000000001636920;  1 drivers
v000000000128dba0_0 .net *"_s6", 0 0, L_0000000001636540;  1 drivers
L_0000000001635820 .concat [ 1 31 0 0], v0000000001633b40_0, L_00000000016368d8;
L_0000000001636540 .cmp/eq 32, L_0000000001635820, L_0000000001636920;
L_00000000016358c0 .functor MUXZ 32, v000000000128d9c0_0, v00000000012a6ee0_0, L_0000000001636540, C4<>;
S_0000000001220ba0 .scope module, "MemtoRegSel" "MUX32_2" 3 91, 5 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Select";
    .port_info 3 /OUTPUT 32 "S";
v000000000128d7e0_0 .net "A", 31 0, v000000000128d9c0_0;  alias, 1 drivers
v000000000128de20_0 .net "B", 31 0, v00000000012a5680_0;  alias, 1 drivers
v000000000128dec0_0 .net "S", 31 0, L_0000000001635b40;  alias, 1 drivers
v000000000128e460_0 .net "Select", 0 0, v0000000001633460_0;  alias, 1 drivers
v000000000128df60_0 .net *"_s0", 31 0, L_00000000016360e0;  1 drivers
L_0000000001636a40 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000128e140_0 .net *"_s3", 30 0, L_0000000001636a40;  1 drivers
L_0000000001636a88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000128e780_0 .net/2u *"_s4", 31 0, L_0000000001636a88;  1 drivers
v000000000128eb40_0 .net *"_s6", 0 0, L_0000000001636040;  1 drivers
L_00000000016360e0 .concat [ 1 31 0 0], v0000000001633460_0, L_0000000001636a40;
L_0000000001636040 .cmp/eq 32, L_00000000016360e0, L_0000000001636a88;
L_0000000001635b40 .functor MUXZ 32, v00000000012a5680_0, v000000000128d9c0_0, L_0000000001636040, C4<>;
S_00000000012081a0 .scope module, "PCSrcSel" "MUX32_4" 3 115, 6 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Select";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /INPUT 32 "C";
    .port_info 4 /INPUT 32 "D";
    .port_info 5 /OUTPUT 32 "S";
v000000000128e320_0 .net "A", 31 0, L_0000000001634c40;  alias, 1 drivers
v000000000128e3c0_0 .net "B", 31 0, v000000000128d9c0_0;  alias, 1 drivers
v000000000128e820_0 .net "C", 31 0, v00000000012acc90_0;  alias, 1 drivers
o00000000015f0bc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000128e8c0_0 .net "D", 31 0, o00000000015f0bc8;  0 drivers
v000000000128d100_0 .var "S", 31 0;
v000000000128ebe0_0 .net "Select", 1 0, v0000000001632ba0_0;  alias, 1 drivers
E_0000000001279350/0 .event edge, v000000000128ebe0_0, v000000000128d380_0, v000000000128d9c0_0, v000000000128e820_0;
E_0000000001279350/1 .event edge, v000000000128e8c0_0;
E_0000000001279350 .event/or E_0000000001279350/0, E_0000000001279350/1;
S_0000000001208330 .scope module, "RegDstSel" "MUX5" 3 89, 7 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /INPUT 1 "Select";
    .port_info 3 /OUTPUT 5 "S";
v000000000128ec80_0 .net "A", 4 0, L_0000000001635460;  1 drivers
v000000000128ed20_0 .net "B", 4 0, L_00000000016362c0;  1 drivers
v000000000128d1a0_0 .net "S", 4 0, L_0000000001635aa0;  alias, 1 drivers
v000000000126bb90_0 .net "Select", 0 0, v00000000016324c0_0;  alias, 1 drivers
v000000000126c1d0_0 .net *"_s0", 31 0, L_0000000001636720;  1 drivers
L_00000000016369b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000126d210_0 .net *"_s3", 30 0, L_00000000016369b0;  1 drivers
L_00000000016369f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000126c950_0 .net/2u *"_s4", 31 0, L_00000000016369f8;  1 drivers
v000000000126ca90_0 .net *"_s6", 0 0, L_0000000001635dc0;  1 drivers
L_0000000001636720 .concat [ 1 31 0 0], v00000000016324c0_0, L_00000000016369b0;
L_0000000001635dc0 .cmp/eq 32, L_0000000001636720, L_00000000016369f8;
L_0000000001635aa0 .functor MUXZ 5, L_00000000016362c0, L_0000000001635460, L_0000000001635dc0, C4<>;
S_000000000121ead0 .scope module, "Sig" "SigExit16_32" 3 101, 8 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Inst";
    .port_info 1 /OUTPUT 32 "Addr";
v00000000011ab0a0_0 .var "Addr", 31 0;
v00000000011aaec0_0 .net "Inst", 15 0, L_0000000001635e60;  1 drivers
E_00000000012796d0 .event edge, v00000000011aaec0_0;
S_000000000121ec60 .scope module, "alu" "ALU" 3 109, 9 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "Mod";
    .port_info 3 /OUTPUT 32 "C";
    .port_info 4 /OUTPUT 1 "Z";
    .port_info 5 /OUTPUT 1 "O";
P_000000000121dea0 .param/l "Add" 0 9 9, C4<100>;
P_000000000121ded8 .param/l "Addu" 0 9 11, C4<100>;
P_000000000121df10 .param/l "And" 0 9 12, C4<000>;
P_000000000121df48 .param/l "Or" 0 9 13, C4<001>;
P_000000000121df80 .param/l "Slt" 0 9 14, C4<011>;
P_000000000121dfb8 .param/l "Sub" 0 9 10, C4<110>;
P_000000000121dff0 .param/l "bits" 0 9 16, +C4<00000000000000000000000000011111>;
L_000000000121a8a0 .functor BUFZ 32, v000000000128ef00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000121ac20 .functor BUFZ 32, L_0000000001636220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000011aac40_0 .net "A", 31 0, L_0000000001636220;  alias, 1 drivers
v00000000011aa600_0 .net "B", 31 0, v000000000128ef00_0;  alias, 1 drivers
v00000000011aab00_0 .net "C", 31 0, L_0000000001634c40;  alias, 1 drivers
v00000000016330a0_0 .net "Mod", 2 0, v0000000001633320_0;  alias, 1 drivers
v00000000016338c0_0 .net "O", 0 0, L_00000000016364a0;  alias, 1 drivers
v0000000001632420_0 .net/s "SA", 31 0, L_000000000121ac20;  1 drivers
v0000000001633e60_0 .net/s "SB", 31 0, L_000000000121a8a0;  1 drivers
v0000000001633140_0 .net "Z", 0 0, L_0000000001636400;  alias, 1 drivers
L_0000000001636c80 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000001632ec0_0 .net/2s *"_s10", 1 0, L_0000000001636c80;  1 drivers
L_0000000001636cc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001632600_0 .net/2s *"_s12", 1 0, L_0000000001636cc8;  1 drivers
v0000000001633f00_0 .net *"_s14", 1 0, L_0000000001636360;  1 drivers
L_0000000001636c38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000016331e0_0 .net/2u *"_s6", 31 0, L_0000000001636c38;  1 drivers
v0000000001632ce0_0 .net *"_s8", 0 0, L_0000000001635fa0;  1 drivers
v0000000001632e20_0 .var "result", 32 0;
E_0000000001279b90/0 .event edge, v00000000016330a0_0, v000000000128e640_0, v000000000128ef00_0, v0000000001632420_0;
E_0000000001279b90/1 .event edge, v0000000001633e60_0;
E_0000000001279b90 .event/or E_0000000001279b90/0, E_0000000001279b90/1;
L_0000000001634c40 .part v0000000001632e20_0, 0, 32;
L_0000000001635fa0 .cmp/eq 32, L_0000000001634c40, L_0000000001636c38;
L_0000000001636360 .functor MUXZ 2, L_0000000001636cc8, L_0000000001636c80, L_0000000001635fa0, C4<>;
L_0000000001636400 .part L_0000000001636360, 0, 1;
L_00000000016364a0 .part v0000000001632e20_0, 32, 1;
S_000000000121e030 .scope module, "alucu" "ALUCU" 3 107, 10 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 3 "ALUCtrl";
v0000000001633320_0 .var "ALUCtrl", 2 0;
v00000000016329c0_0 .net "ALUOp", 1 0, v0000000001632100_0;  alias, 1 drivers
v0000000001633dc0_0 .net "funct", 5 0, L_0000000001635f00;  1 drivers
E_000000000127a650 .event edge, v00000000016329c0_0, v0000000001633dc0_0;
S_000000000121d810 .scope module, "andgate" "AndGate" 3 117, 11 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "R";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_000000000121a910 .functor AND 1, L_0000000001636400, v0000000001633500_0, C4<1>, C4<1>;
v0000000001633280_0 .net "A", 0 0, L_0000000001636400;  alias, 1 drivers
v00000000016326a0_0 .net "B", 0 0, v0000000001633500_0;  alias, 1 drivers
v0000000001632240_0 .net "R", 0 0, L_000000000121a910;  alias, 1 drivers
S_000000000121d9a0 .scope module, "cu" "CU" 3 62, 12 35 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "Rst";
    .port_info 3 /OUTPUT 1 "PCWr";
    .port_info 4 /OUTPUT 1 "PCWrCond";
    .port_info 5 /OUTPUT 1 "IorD";
    .port_info 6 /OUTPUT 1 "MemRd";
    .port_info 7 /OUTPUT 1 "MemWr";
    .port_info 8 /OUTPUT 1 "IRWr";
    .port_info 9 /OUTPUT 1 "MemtoReg";
    .port_info 10 /OUTPUT 1 "ALUSrcA";
    .port_info 11 /OUTPUT 1 "RegWr";
    .port_info 12 /OUTPUT 1 "RegDst";
    .port_info 13 /OUTPUT 2 "PCSrc";
    .port_info 14 /OUTPUT 2 "ALUOp";
    .port_info 15 /OUTPUT 2 "ALUSrcB";
v00000000012a6bc0_0 .net "ALUOp", 1 0, v0000000001632100_0;  alias, 1 drivers
v00000000012a63a0_0 .net "ALUSrcA", 0 0, v00000000016336e0_0;  alias, 1 drivers
v00000000012a5720_0 .net "ALUSrcB", 1 0, v0000000001633000_0;  alias, 1 drivers
v00000000012a5540_0 .net "AddrInCMAR", 3 0, v0000000001633aa0_0;  1 drivers
v00000000012a6a80_0 .net "AddrOutAdd", 3 0, L_0000000001635140;  1 drivers
v00000000012a6f80_0 .net "AddrOutCMAR", 3 0, v0000000001632380_0;  1 drivers
v00000000012a6760_0 .net "CLK", 0 0, v0000000001635d20_0;  alias, 1 drivers
v00000000012a6120_0 .net "Caddr", 1 0, v00000000016322e0_0;  1 drivers
v00000000012a61c0_0 .net "IRWr", 0 0, v00000000016335a0_0;  alias, 1 drivers
v00000000012a5ea0_0 .net "IorD", 0 0, v0000000001633b40_0;  alias, 1 drivers
v00000000012a6260_0 .net "MUX1", 3 0, v0000000001632f60_0;  1 drivers
v00000000012a5d60_0 .net "MUX2", 3 0, v00000000012a6080_0;  1 drivers
v00000000012a5b80_0 .net "MemRd", 0 0, v00000000016321a0_0;  alias, 1 drivers
v00000000012a69e0_0 .net "MemWr", 0 0, v0000000001632a60_0;  alias, 1 drivers
v00000000012a6440_0 .net "MemtoReg", 0 0, v0000000001633460_0;  alias, 1 drivers
v00000000012a57c0_0 .net "Op", 5 0, L_00000000016353c0;  alias, 1 drivers
v00000000012a6c60_0 .net "PCSrc", 1 0, v0000000001632ba0_0;  alias, 1 drivers
v00000000012a64e0_0 .net "PCWr", 0 0, v00000000016333c0_0;  alias, 1 drivers
v00000000012a6580_0 .net "PCWrCond", 0 0, v0000000001633500_0;  alias, 1 drivers
v00000000012a6940_0 .net "RegDst", 0 0, v00000000016324c0_0;  alias, 1 drivers
v00000000012a52c0_0 .net "RegWr", 0 0, v0000000001632b00_0;  alias, 1 drivers
v00000000012a5a40_0 .net "Rst", 0 0, v0000000001636680_0;  alias, 1 drivers
v00000000012a6e40_0 .net "code", 2 0, v0000000001633820_0;  1 drivers
S_0000000001223570 .scope module, "add1" "Add1" 12 50, 13 1 0, S_000000000121d9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "C";
v0000000001632d80_0 .net "A", 3 0, v0000000001632380_0;  alias, 1 drivers
L_0000000001636890 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000000001632880_0 .net "B", 3 0, L_0000000001636890;  1 drivers
v0000000001633780_0 .net "C", 3 0, L_0000000001635140;  alias, 1 drivers
L_0000000001635140 .arith/sum 4, v0000000001632380_0, L_0000000001636890;
S_0000000001223890 .scope module, "cmar" "CMAR" 12 49, 14 1 0, S_000000000121d9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "AddrInCMAR";
    .port_info 2 /OUTPUT 4 "AddrOutCMAR";
    .port_info 3 /INPUT 1 "Rst";
v0000000001632740_0 .net "AddrInCMAR", 3 0, v0000000001633aa0_0;  alias, 1 drivers
v0000000001632380_0 .var "AddrOutCMAR", 3 0;
v00000000016327e0_0 .net "CLK", 0 0, v0000000001635d20_0;  alias, 1 drivers
v0000000001633a00_0 .net "Rst", 0 0, v0000000001636680_0;  alias, 1 drivers
E_000000000127a2d0 .event posedge, v0000000001633a00_0, v000000000128d240_0;
S_0000000001223a20 .scope module, "decode" "Decode" 12 62, 15 1 0, S_000000000121d9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "code";
    .port_info 1 /OUTPUT 1 "MemWr";
    .port_info 2 /OUTPUT 1 "IRWr";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegDst";
    .port_info 5 /OUTPUT 2 "PCSrc";
v00000000016335a0_0 .var "IRWr", 0 0;
v0000000001632a60_0 .var "MemWr", 0 0;
v0000000001633460_0 .var "MemtoReg", 0 0;
v0000000001632ba0_0 .var "PCSrc", 1 0;
v00000000016324c0_0 .var "RegDst", 0 0;
v0000000001632060_0 .net "code", 2 0, v0000000001633820_0;  alias, 1 drivers
E_000000000127a890 .event edge, v0000000001632060_0;
S_0000000001223bb0 .scope module, "mux4_4" "MUX4_4" 12 48, 16 1 0, S_000000000121d9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Select";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 4 "C";
    .port_info 4 /INPUT 4 "D";
    .port_info 5 /OUTPUT 4 "S";
L_0000000001636848 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000001633960_0 .net "A", 3 0, L_0000000001636848;  1 drivers
v0000000001633c80_0 .net "B", 3 0, v0000000001632f60_0;  alias, 1 drivers
v0000000001633d20_0 .net "C", 3 0, v00000000012a6080_0;  alias, 1 drivers
v0000000001633640_0 .net "D", 3 0, L_0000000001635140;  alias, 1 drivers
v0000000001633aa0_0 .var "S", 3 0;
v0000000001632560_0 .net "Select", 1 0, v00000000016322e0_0;  alias, 1 drivers
E_000000000127a310/0 .event edge, v0000000001632560_0, v0000000001633960_0, v0000000001633c80_0, v0000000001633d20_0;
E_000000000127a310/1 .event edge, v0000000001633780_0;
E_000000000127a310 .event/or E_000000000127a310/0, E_000000000127a310/1;
S_0000000001223d40 .scope module, "rom" "ROM" 12 51, 12 7 0, S_000000000121d9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Addr";
    .port_info 1 /OUTPUT 1 "PCWr";
    .port_info 2 /OUTPUT 1 "PCWrCond";
    .port_info 3 /OUTPUT 1 "IorD";
    .port_info 4 /OUTPUT 1 "MemRd";
    .port_info 5 /OUTPUT 2 "ALUOp";
    .port_info 6 /OUTPUT 2 "ALUSrcB";
    .port_info 7 /OUTPUT 1 "ALUSrcA";
    .port_info 8 /OUTPUT 1 "RegWr";
    .port_info 9 /OUTPUT 3 "code";
    .port_info 10 /OUTPUT 2 "Caddr";
v0000000001632100_0 .var "ALUOp", 1 0;
v00000000016336e0_0 .var "ALUSrcA", 0 0;
v0000000001633000_0 .var "ALUSrcB", 1 0;
v0000000001632920_0 .net "Addr", 3 0, v0000000001632380_0;  alias, 1 drivers
v00000000016322e0_0 .var "Caddr", 1 0;
v0000000001633b40_0 .var "IorD", 0 0;
v00000000016321a0_0 .var "MemRd", 0 0;
v00000000016333c0_0 .var "PCWr", 0 0;
v0000000001633500_0 .var "PCWrCond", 0 0;
v0000000001632b00_0 .var "RegWr", 0 0;
v0000000001633820_0 .var "code", 2 0;
v0000000001632c40 .array "rom", 0 9, 15 0;
v0000000001632c40_0 .array/port v0000000001632c40, 0;
v0000000001632c40_1 .array/port v0000000001632c40, 1;
v0000000001632c40_2 .array/port v0000000001632c40, 2;
E_000000000127a510/0 .event edge, v0000000001632d80_0, v0000000001632c40_0, v0000000001632c40_1, v0000000001632c40_2;
v0000000001632c40_3 .array/port v0000000001632c40, 3;
v0000000001632c40_4 .array/port v0000000001632c40, 4;
v0000000001632c40_5 .array/port v0000000001632c40, 5;
v0000000001632c40_6 .array/port v0000000001632c40, 6;
E_000000000127a510/1 .event edge, v0000000001632c40_3, v0000000001632c40_4, v0000000001632c40_5, v0000000001632c40_6;
v0000000001632c40_7 .array/port v0000000001632c40, 7;
v0000000001632c40_8 .array/port v0000000001632c40, 8;
v0000000001632c40_9 .array/port v0000000001632c40, 9;
E_000000000127a510/2 .event edge, v0000000001632c40_7, v0000000001632c40_8, v0000000001632c40_9;
E_000000000127a510 .event/or E_000000000127a510/0, E_000000000127a510/1, E_000000000127a510/2;
S_00000000012230c0 .scope module, "rom1" "ROM1" 12 47, 17 1 0, S_000000000121d9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op";
    .port_info 1 /OUTPUT 4 "MUX1";
v0000000001632f60_0 .var "MUX1", 3 0;
v0000000001633be0_0 .net "Op", 5 0, L_00000000016353c0;  alias, 1 drivers
E_000000000127bb50 .event edge, v0000000001633be0_0;
S_0000000001223700 .scope module, "rom2" "ROM2" 12 46, 18 1 0, S_000000000121d9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op";
    .port_info 1 /OUTPUT 4 "MUX2";
v00000000012a6080_0 .var "MUX2", 3 0;
v00000000012a6b20_0 .net "Op", 5 0, L_00000000016353c0;  alias, 1 drivers
S_0000000001222f30 .scope module, "ir" "IR" 3 87, 19 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "D";
    .port_info 2 /INPUT 1 "IRWr";
    .port_info 3 /OUTPUT 32 "Inst";
v00000000012a5860_0 .net "CLK", 0 0, v0000000001635d20_0;  alias, 1 drivers
v00000000012a6620_0 .net "D", 31 0, L_0000000001635320;  alias, 1 drivers
v00000000012a6d00_0 .net "IRWr", 0 0, v00000000016335a0_0;  alias, 1 drivers
v00000000012a55e0_0 .var "Inst", 31 0;
S_0000000001223250 .scope module, "mdr" "MDR" 3 85, 20 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 32 "Q";
v00000000012a5900_0 .net "CLK", 0 0, v0000000001635d20_0;  alias, 1 drivers
v00000000012a66c0_0 .net "D", 31 0, L_0000000001635320;  alias, 1 drivers
v00000000012a5680_0 .var "Q", 31 0;
S_00000000012233e0 .scope module, "orgate" "OrGate" 3 119, 21 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000000000121ade0 .functor OR 1, L_000000000121a910, v00000000016333c0_0, C4<0>, C4<0>;
v00000000012a6300_0 .net "A", 0 0, L_000000000121a910;  alias, 1 drivers
v00000000012a6800_0 .net "B", 0 0, v00000000016333c0_0;  alias, 1 drivers
v00000000012a59a0_0 .net "R", 0 0, L_000000000121ade0;  alias, 1 drivers
S_00000000012aaa00 .scope module, "pc" "PC" 3 79, 22 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "Rst";
    .port_info 2 /INPUT 1 "PCW";
    .port_info 3 /INPUT 32 "D";
    .port_info 4 /OUTPUT 32 "Q";
P_000000000127bd90 .param/l "WIDTH" 0 22 1, +C4<00000000000000000000000000100000>;
v00000000012a68a0_0 .net "CLK", 0 0, v0000000001635d20_0;  alias, 1 drivers
v00000000012a5ae0_0 .net "D", 31 0, v000000000128d100_0;  alias, 1 drivers
v00000000012a6da0_0 .net "PCW", 0 0, L_000000000121ade0;  alias, 1 drivers
v00000000012a6ee0_0 .var "Q", 31 0;
v00000000012a5fe0_0 .net "Rst", 0 0, v0000000001636680_0;  alias, 1 drivers
S_00000000012aa6e0 .scope module, "ram" "RAM" 3 83, 23 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Addr";
    .port_info 1 /OUTPUT 32 "R_data";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /INPUT 1 "W";
    .port_info 4 /INPUT 32 "W_data";
P_0000000001278750 .param/l "AddrWidth" 0 23 5, +C4<00000000000000000000000000100000>;
P_0000000001278788 .param/l "DataDepth" 0 23 6, +C4<00000000000000000000000100000000>;
P_00000000012787c0 .param/l "DataWidth" 0 23 4, +C4<00000000000000000000000000100000>;
v00000000012a50e0_0 .net "Addr", 31 0, L_00000000016358c0;  alias, 1 drivers
o00000000015f26f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000012a5180_0 .net "CLK", 0 0, o00000000015f26f8;  0 drivers
v00000000012a5220_0 .net "R", 0 0, v00000000016321a0_0;  alias, 1 drivers
v00000000012a5360_0 .net "R_data", 31 0, L_0000000001635320;  alias, 1 drivers
v00000000012a5400_0 .net "W", 0 0, v0000000001632a60_0;  alias, 1 drivers
v00000000012a5c20_0 .net "W_data", 31 0, v000000000128d060_0;  alias, 1 drivers
L_0000000001636968 .functor BUFT 1, C4<000000000000000000000000zzzzzzzz>, C4<0>, C4<0>, C4<0>;
v00000000012a54a0_0 .net *"_s0", 31 0, L_0000000001636968;  1 drivers
v00000000012a5cc0_0 .var "data_out", 31 0;
v00000000012a5e00_0 .var/i "i", 31 0;
v00000000012a5f40 .array "mem", 255 0, 31 0;
v00000000012a5f40_0 .array/port v00000000012a5f40, 0;
v00000000012a5f40_1 .array/port v00000000012a5f40, 1;
v00000000012a5f40_2 .array/port v00000000012a5f40, 2;
E_000000000127bed0/0 .event edge, v000000000128dd80_0, v00000000012a5f40_0, v00000000012a5f40_1, v00000000012a5f40_2;
v00000000012a5f40_3 .array/port v00000000012a5f40, 3;
v00000000012a5f40_4 .array/port v00000000012a5f40, 4;
v00000000012a5f40_5 .array/port v00000000012a5f40, 5;
v00000000012a5f40_6 .array/port v00000000012a5f40, 6;
E_000000000127bed0/1 .event edge, v00000000012a5f40_3, v00000000012a5f40_4, v00000000012a5f40_5, v00000000012a5f40_6;
v00000000012a5f40_7 .array/port v00000000012a5f40, 7;
v00000000012a5f40_8 .array/port v00000000012a5f40, 8;
v00000000012a5f40_9 .array/port v00000000012a5f40, 9;
v00000000012a5f40_10 .array/port v00000000012a5f40, 10;
E_000000000127bed0/2 .event edge, v00000000012a5f40_7, v00000000012a5f40_8, v00000000012a5f40_9, v00000000012a5f40_10;
v00000000012a5f40_11 .array/port v00000000012a5f40, 11;
v00000000012a5f40_12 .array/port v00000000012a5f40, 12;
v00000000012a5f40_13 .array/port v00000000012a5f40, 13;
v00000000012a5f40_14 .array/port v00000000012a5f40, 14;
E_000000000127bed0/3 .event edge, v00000000012a5f40_11, v00000000012a5f40_12, v00000000012a5f40_13, v00000000012a5f40_14;
v00000000012a5f40_15 .array/port v00000000012a5f40, 15;
v00000000012a5f40_16 .array/port v00000000012a5f40, 16;
v00000000012a5f40_17 .array/port v00000000012a5f40, 17;
v00000000012a5f40_18 .array/port v00000000012a5f40, 18;
E_000000000127bed0/4 .event edge, v00000000012a5f40_15, v00000000012a5f40_16, v00000000012a5f40_17, v00000000012a5f40_18;
v00000000012a5f40_19 .array/port v00000000012a5f40, 19;
v00000000012a5f40_20 .array/port v00000000012a5f40, 20;
v00000000012a5f40_21 .array/port v00000000012a5f40, 21;
v00000000012a5f40_22 .array/port v00000000012a5f40, 22;
E_000000000127bed0/5 .event edge, v00000000012a5f40_19, v00000000012a5f40_20, v00000000012a5f40_21, v00000000012a5f40_22;
v00000000012a5f40_23 .array/port v00000000012a5f40, 23;
v00000000012a5f40_24 .array/port v00000000012a5f40, 24;
v00000000012a5f40_25 .array/port v00000000012a5f40, 25;
v00000000012a5f40_26 .array/port v00000000012a5f40, 26;
E_000000000127bed0/6 .event edge, v00000000012a5f40_23, v00000000012a5f40_24, v00000000012a5f40_25, v00000000012a5f40_26;
v00000000012a5f40_27 .array/port v00000000012a5f40, 27;
v00000000012a5f40_28 .array/port v00000000012a5f40, 28;
v00000000012a5f40_29 .array/port v00000000012a5f40, 29;
v00000000012a5f40_30 .array/port v00000000012a5f40, 30;
E_000000000127bed0/7 .event edge, v00000000012a5f40_27, v00000000012a5f40_28, v00000000012a5f40_29, v00000000012a5f40_30;
v00000000012a5f40_31 .array/port v00000000012a5f40, 31;
v00000000012a5f40_32 .array/port v00000000012a5f40, 32;
v00000000012a5f40_33 .array/port v00000000012a5f40, 33;
v00000000012a5f40_34 .array/port v00000000012a5f40, 34;
E_000000000127bed0/8 .event edge, v00000000012a5f40_31, v00000000012a5f40_32, v00000000012a5f40_33, v00000000012a5f40_34;
v00000000012a5f40_35 .array/port v00000000012a5f40, 35;
v00000000012a5f40_36 .array/port v00000000012a5f40, 36;
v00000000012a5f40_37 .array/port v00000000012a5f40, 37;
v00000000012a5f40_38 .array/port v00000000012a5f40, 38;
E_000000000127bed0/9 .event edge, v00000000012a5f40_35, v00000000012a5f40_36, v00000000012a5f40_37, v00000000012a5f40_38;
v00000000012a5f40_39 .array/port v00000000012a5f40, 39;
v00000000012a5f40_40 .array/port v00000000012a5f40, 40;
v00000000012a5f40_41 .array/port v00000000012a5f40, 41;
v00000000012a5f40_42 .array/port v00000000012a5f40, 42;
E_000000000127bed0/10 .event edge, v00000000012a5f40_39, v00000000012a5f40_40, v00000000012a5f40_41, v00000000012a5f40_42;
v00000000012a5f40_43 .array/port v00000000012a5f40, 43;
v00000000012a5f40_44 .array/port v00000000012a5f40, 44;
v00000000012a5f40_45 .array/port v00000000012a5f40, 45;
v00000000012a5f40_46 .array/port v00000000012a5f40, 46;
E_000000000127bed0/11 .event edge, v00000000012a5f40_43, v00000000012a5f40_44, v00000000012a5f40_45, v00000000012a5f40_46;
v00000000012a5f40_47 .array/port v00000000012a5f40, 47;
v00000000012a5f40_48 .array/port v00000000012a5f40, 48;
v00000000012a5f40_49 .array/port v00000000012a5f40, 49;
v00000000012a5f40_50 .array/port v00000000012a5f40, 50;
E_000000000127bed0/12 .event edge, v00000000012a5f40_47, v00000000012a5f40_48, v00000000012a5f40_49, v00000000012a5f40_50;
v00000000012a5f40_51 .array/port v00000000012a5f40, 51;
v00000000012a5f40_52 .array/port v00000000012a5f40, 52;
v00000000012a5f40_53 .array/port v00000000012a5f40, 53;
v00000000012a5f40_54 .array/port v00000000012a5f40, 54;
E_000000000127bed0/13 .event edge, v00000000012a5f40_51, v00000000012a5f40_52, v00000000012a5f40_53, v00000000012a5f40_54;
v00000000012a5f40_55 .array/port v00000000012a5f40, 55;
v00000000012a5f40_56 .array/port v00000000012a5f40, 56;
v00000000012a5f40_57 .array/port v00000000012a5f40, 57;
v00000000012a5f40_58 .array/port v00000000012a5f40, 58;
E_000000000127bed0/14 .event edge, v00000000012a5f40_55, v00000000012a5f40_56, v00000000012a5f40_57, v00000000012a5f40_58;
v00000000012a5f40_59 .array/port v00000000012a5f40, 59;
v00000000012a5f40_60 .array/port v00000000012a5f40, 60;
v00000000012a5f40_61 .array/port v00000000012a5f40, 61;
v00000000012a5f40_62 .array/port v00000000012a5f40, 62;
E_000000000127bed0/15 .event edge, v00000000012a5f40_59, v00000000012a5f40_60, v00000000012a5f40_61, v00000000012a5f40_62;
v00000000012a5f40_63 .array/port v00000000012a5f40, 63;
v00000000012a5f40_64 .array/port v00000000012a5f40, 64;
v00000000012a5f40_65 .array/port v00000000012a5f40, 65;
v00000000012a5f40_66 .array/port v00000000012a5f40, 66;
E_000000000127bed0/16 .event edge, v00000000012a5f40_63, v00000000012a5f40_64, v00000000012a5f40_65, v00000000012a5f40_66;
v00000000012a5f40_67 .array/port v00000000012a5f40, 67;
v00000000012a5f40_68 .array/port v00000000012a5f40, 68;
v00000000012a5f40_69 .array/port v00000000012a5f40, 69;
v00000000012a5f40_70 .array/port v00000000012a5f40, 70;
E_000000000127bed0/17 .event edge, v00000000012a5f40_67, v00000000012a5f40_68, v00000000012a5f40_69, v00000000012a5f40_70;
v00000000012a5f40_71 .array/port v00000000012a5f40, 71;
v00000000012a5f40_72 .array/port v00000000012a5f40, 72;
v00000000012a5f40_73 .array/port v00000000012a5f40, 73;
v00000000012a5f40_74 .array/port v00000000012a5f40, 74;
E_000000000127bed0/18 .event edge, v00000000012a5f40_71, v00000000012a5f40_72, v00000000012a5f40_73, v00000000012a5f40_74;
v00000000012a5f40_75 .array/port v00000000012a5f40, 75;
v00000000012a5f40_76 .array/port v00000000012a5f40, 76;
v00000000012a5f40_77 .array/port v00000000012a5f40, 77;
v00000000012a5f40_78 .array/port v00000000012a5f40, 78;
E_000000000127bed0/19 .event edge, v00000000012a5f40_75, v00000000012a5f40_76, v00000000012a5f40_77, v00000000012a5f40_78;
v00000000012a5f40_79 .array/port v00000000012a5f40, 79;
v00000000012a5f40_80 .array/port v00000000012a5f40, 80;
v00000000012a5f40_81 .array/port v00000000012a5f40, 81;
v00000000012a5f40_82 .array/port v00000000012a5f40, 82;
E_000000000127bed0/20 .event edge, v00000000012a5f40_79, v00000000012a5f40_80, v00000000012a5f40_81, v00000000012a5f40_82;
v00000000012a5f40_83 .array/port v00000000012a5f40, 83;
v00000000012a5f40_84 .array/port v00000000012a5f40, 84;
v00000000012a5f40_85 .array/port v00000000012a5f40, 85;
v00000000012a5f40_86 .array/port v00000000012a5f40, 86;
E_000000000127bed0/21 .event edge, v00000000012a5f40_83, v00000000012a5f40_84, v00000000012a5f40_85, v00000000012a5f40_86;
v00000000012a5f40_87 .array/port v00000000012a5f40, 87;
v00000000012a5f40_88 .array/port v00000000012a5f40, 88;
v00000000012a5f40_89 .array/port v00000000012a5f40, 89;
v00000000012a5f40_90 .array/port v00000000012a5f40, 90;
E_000000000127bed0/22 .event edge, v00000000012a5f40_87, v00000000012a5f40_88, v00000000012a5f40_89, v00000000012a5f40_90;
v00000000012a5f40_91 .array/port v00000000012a5f40, 91;
v00000000012a5f40_92 .array/port v00000000012a5f40, 92;
v00000000012a5f40_93 .array/port v00000000012a5f40, 93;
v00000000012a5f40_94 .array/port v00000000012a5f40, 94;
E_000000000127bed0/23 .event edge, v00000000012a5f40_91, v00000000012a5f40_92, v00000000012a5f40_93, v00000000012a5f40_94;
v00000000012a5f40_95 .array/port v00000000012a5f40, 95;
v00000000012a5f40_96 .array/port v00000000012a5f40, 96;
v00000000012a5f40_97 .array/port v00000000012a5f40, 97;
v00000000012a5f40_98 .array/port v00000000012a5f40, 98;
E_000000000127bed0/24 .event edge, v00000000012a5f40_95, v00000000012a5f40_96, v00000000012a5f40_97, v00000000012a5f40_98;
v00000000012a5f40_99 .array/port v00000000012a5f40, 99;
v00000000012a5f40_100 .array/port v00000000012a5f40, 100;
v00000000012a5f40_101 .array/port v00000000012a5f40, 101;
v00000000012a5f40_102 .array/port v00000000012a5f40, 102;
E_000000000127bed0/25 .event edge, v00000000012a5f40_99, v00000000012a5f40_100, v00000000012a5f40_101, v00000000012a5f40_102;
v00000000012a5f40_103 .array/port v00000000012a5f40, 103;
v00000000012a5f40_104 .array/port v00000000012a5f40, 104;
v00000000012a5f40_105 .array/port v00000000012a5f40, 105;
v00000000012a5f40_106 .array/port v00000000012a5f40, 106;
E_000000000127bed0/26 .event edge, v00000000012a5f40_103, v00000000012a5f40_104, v00000000012a5f40_105, v00000000012a5f40_106;
v00000000012a5f40_107 .array/port v00000000012a5f40, 107;
v00000000012a5f40_108 .array/port v00000000012a5f40, 108;
v00000000012a5f40_109 .array/port v00000000012a5f40, 109;
v00000000012a5f40_110 .array/port v00000000012a5f40, 110;
E_000000000127bed0/27 .event edge, v00000000012a5f40_107, v00000000012a5f40_108, v00000000012a5f40_109, v00000000012a5f40_110;
v00000000012a5f40_111 .array/port v00000000012a5f40, 111;
v00000000012a5f40_112 .array/port v00000000012a5f40, 112;
v00000000012a5f40_113 .array/port v00000000012a5f40, 113;
v00000000012a5f40_114 .array/port v00000000012a5f40, 114;
E_000000000127bed0/28 .event edge, v00000000012a5f40_111, v00000000012a5f40_112, v00000000012a5f40_113, v00000000012a5f40_114;
v00000000012a5f40_115 .array/port v00000000012a5f40, 115;
v00000000012a5f40_116 .array/port v00000000012a5f40, 116;
v00000000012a5f40_117 .array/port v00000000012a5f40, 117;
v00000000012a5f40_118 .array/port v00000000012a5f40, 118;
E_000000000127bed0/29 .event edge, v00000000012a5f40_115, v00000000012a5f40_116, v00000000012a5f40_117, v00000000012a5f40_118;
v00000000012a5f40_119 .array/port v00000000012a5f40, 119;
v00000000012a5f40_120 .array/port v00000000012a5f40, 120;
v00000000012a5f40_121 .array/port v00000000012a5f40, 121;
v00000000012a5f40_122 .array/port v00000000012a5f40, 122;
E_000000000127bed0/30 .event edge, v00000000012a5f40_119, v00000000012a5f40_120, v00000000012a5f40_121, v00000000012a5f40_122;
v00000000012a5f40_123 .array/port v00000000012a5f40, 123;
v00000000012a5f40_124 .array/port v00000000012a5f40, 124;
v00000000012a5f40_125 .array/port v00000000012a5f40, 125;
v00000000012a5f40_126 .array/port v00000000012a5f40, 126;
E_000000000127bed0/31 .event edge, v00000000012a5f40_123, v00000000012a5f40_124, v00000000012a5f40_125, v00000000012a5f40_126;
v00000000012a5f40_127 .array/port v00000000012a5f40, 127;
v00000000012a5f40_128 .array/port v00000000012a5f40, 128;
v00000000012a5f40_129 .array/port v00000000012a5f40, 129;
v00000000012a5f40_130 .array/port v00000000012a5f40, 130;
E_000000000127bed0/32 .event edge, v00000000012a5f40_127, v00000000012a5f40_128, v00000000012a5f40_129, v00000000012a5f40_130;
v00000000012a5f40_131 .array/port v00000000012a5f40, 131;
v00000000012a5f40_132 .array/port v00000000012a5f40, 132;
v00000000012a5f40_133 .array/port v00000000012a5f40, 133;
v00000000012a5f40_134 .array/port v00000000012a5f40, 134;
E_000000000127bed0/33 .event edge, v00000000012a5f40_131, v00000000012a5f40_132, v00000000012a5f40_133, v00000000012a5f40_134;
v00000000012a5f40_135 .array/port v00000000012a5f40, 135;
v00000000012a5f40_136 .array/port v00000000012a5f40, 136;
v00000000012a5f40_137 .array/port v00000000012a5f40, 137;
v00000000012a5f40_138 .array/port v00000000012a5f40, 138;
E_000000000127bed0/34 .event edge, v00000000012a5f40_135, v00000000012a5f40_136, v00000000012a5f40_137, v00000000012a5f40_138;
v00000000012a5f40_139 .array/port v00000000012a5f40, 139;
v00000000012a5f40_140 .array/port v00000000012a5f40, 140;
v00000000012a5f40_141 .array/port v00000000012a5f40, 141;
v00000000012a5f40_142 .array/port v00000000012a5f40, 142;
E_000000000127bed0/35 .event edge, v00000000012a5f40_139, v00000000012a5f40_140, v00000000012a5f40_141, v00000000012a5f40_142;
v00000000012a5f40_143 .array/port v00000000012a5f40, 143;
v00000000012a5f40_144 .array/port v00000000012a5f40, 144;
v00000000012a5f40_145 .array/port v00000000012a5f40, 145;
v00000000012a5f40_146 .array/port v00000000012a5f40, 146;
E_000000000127bed0/36 .event edge, v00000000012a5f40_143, v00000000012a5f40_144, v00000000012a5f40_145, v00000000012a5f40_146;
v00000000012a5f40_147 .array/port v00000000012a5f40, 147;
v00000000012a5f40_148 .array/port v00000000012a5f40, 148;
v00000000012a5f40_149 .array/port v00000000012a5f40, 149;
v00000000012a5f40_150 .array/port v00000000012a5f40, 150;
E_000000000127bed0/37 .event edge, v00000000012a5f40_147, v00000000012a5f40_148, v00000000012a5f40_149, v00000000012a5f40_150;
v00000000012a5f40_151 .array/port v00000000012a5f40, 151;
v00000000012a5f40_152 .array/port v00000000012a5f40, 152;
v00000000012a5f40_153 .array/port v00000000012a5f40, 153;
v00000000012a5f40_154 .array/port v00000000012a5f40, 154;
E_000000000127bed0/38 .event edge, v00000000012a5f40_151, v00000000012a5f40_152, v00000000012a5f40_153, v00000000012a5f40_154;
v00000000012a5f40_155 .array/port v00000000012a5f40, 155;
v00000000012a5f40_156 .array/port v00000000012a5f40, 156;
v00000000012a5f40_157 .array/port v00000000012a5f40, 157;
v00000000012a5f40_158 .array/port v00000000012a5f40, 158;
E_000000000127bed0/39 .event edge, v00000000012a5f40_155, v00000000012a5f40_156, v00000000012a5f40_157, v00000000012a5f40_158;
v00000000012a5f40_159 .array/port v00000000012a5f40, 159;
v00000000012a5f40_160 .array/port v00000000012a5f40, 160;
v00000000012a5f40_161 .array/port v00000000012a5f40, 161;
v00000000012a5f40_162 .array/port v00000000012a5f40, 162;
E_000000000127bed0/40 .event edge, v00000000012a5f40_159, v00000000012a5f40_160, v00000000012a5f40_161, v00000000012a5f40_162;
v00000000012a5f40_163 .array/port v00000000012a5f40, 163;
v00000000012a5f40_164 .array/port v00000000012a5f40, 164;
v00000000012a5f40_165 .array/port v00000000012a5f40, 165;
v00000000012a5f40_166 .array/port v00000000012a5f40, 166;
E_000000000127bed0/41 .event edge, v00000000012a5f40_163, v00000000012a5f40_164, v00000000012a5f40_165, v00000000012a5f40_166;
v00000000012a5f40_167 .array/port v00000000012a5f40, 167;
v00000000012a5f40_168 .array/port v00000000012a5f40, 168;
v00000000012a5f40_169 .array/port v00000000012a5f40, 169;
v00000000012a5f40_170 .array/port v00000000012a5f40, 170;
E_000000000127bed0/42 .event edge, v00000000012a5f40_167, v00000000012a5f40_168, v00000000012a5f40_169, v00000000012a5f40_170;
v00000000012a5f40_171 .array/port v00000000012a5f40, 171;
v00000000012a5f40_172 .array/port v00000000012a5f40, 172;
v00000000012a5f40_173 .array/port v00000000012a5f40, 173;
v00000000012a5f40_174 .array/port v00000000012a5f40, 174;
E_000000000127bed0/43 .event edge, v00000000012a5f40_171, v00000000012a5f40_172, v00000000012a5f40_173, v00000000012a5f40_174;
v00000000012a5f40_175 .array/port v00000000012a5f40, 175;
v00000000012a5f40_176 .array/port v00000000012a5f40, 176;
v00000000012a5f40_177 .array/port v00000000012a5f40, 177;
v00000000012a5f40_178 .array/port v00000000012a5f40, 178;
E_000000000127bed0/44 .event edge, v00000000012a5f40_175, v00000000012a5f40_176, v00000000012a5f40_177, v00000000012a5f40_178;
v00000000012a5f40_179 .array/port v00000000012a5f40, 179;
v00000000012a5f40_180 .array/port v00000000012a5f40, 180;
v00000000012a5f40_181 .array/port v00000000012a5f40, 181;
v00000000012a5f40_182 .array/port v00000000012a5f40, 182;
E_000000000127bed0/45 .event edge, v00000000012a5f40_179, v00000000012a5f40_180, v00000000012a5f40_181, v00000000012a5f40_182;
v00000000012a5f40_183 .array/port v00000000012a5f40, 183;
v00000000012a5f40_184 .array/port v00000000012a5f40, 184;
v00000000012a5f40_185 .array/port v00000000012a5f40, 185;
v00000000012a5f40_186 .array/port v00000000012a5f40, 186;
E_000000000127bed0/46 .event edge, v00000000012a5f40_183, v00000000012a5f40_184, v00000000012a5f40_185, v00000000012a5f40_186;
v00000000012a5f40_187 .array/port v00000000012a5f40, 187;
v00000000012a5f40_188 .array/port v00000000012a5f40, 188;
v00000000012a5f40_189 .array/port v00000000012a5f40, 189;
v00000000012a5f40_190 .array/port v00000000012a5f40, 190;
E_000000000127bed0/47 .event edge, v00000000012a5f40_187, v00000000012a5f40_188, v00000000012a5f40_189, v00000000012a5f40_190;
v00000000012a5f40_191 .array/port v00000000012a5f40, 191;
v00000000012a5f40_192 .array/port v00000000012a5f40, 192;
v00000000012a5f40_193 .array/port v00000000012a5f40, 193;
v00000000012a5f40_194 .array/port v00000000012a5f40, 194;
E_000000000127bed0/48 .event edge, v00000000012a5f40_191, v00000000012a5f40_192, v00000000012a5f40_193, v00000000012a5f40_194;
v00000000012a5f40_195 .array/port v00000000012a5f40, 195;
v00000000012a5f40_196 .array/port v00000000012a5f40, 196;
v00000000012a5f40_197 .array/port v00000000012a5f40, 197;
v00000000012a5f40_198 .array/port v00000000012a5f40, 198;
E_000000000127bed0/49 .event edge, v00000000012a5f40_195, v00000000012a5f40_196, v00000000012a5f40_197, v00000000012a5f40_198;
v00000000012a5f40_199 .array/port v00000000012a5f40, 199;
v00000000012a5f40_200 .array/port v00000000012a5f40, 200;
v00000000012a5f40_201 .array/port v00000000012a5f40, 201;
v00000000012a5f40_202 .array/port v00000000012a5f40, 202;
E_000000000127bed0/50 .event edge, v00000000012a5f40_199, v00000000012a5f40_200, v00000000012a5f40_201, v00000000012a5f40_202;
v00000000012a5f40_203 .array/port v00000000012a5f40, 203;
v00000000012a5f40_204 .array/port v00000000012a5f40, 204;
v00000000012a5f40_205 .array/port v00000000012a5f40, 205;
v00000000012a5f40_206 .array/port v00000000012a5f40, 206;
E_000000000127bed0/51 .event edge, v00000000012a5f40_203, v00000000012a5f40_204, v00000000012a5f40_205, v00000000012a5f40_206;
v00000000012a5f40_207 .array/port v00000000012a5f40, 207;
v00000000012a5f40_208 .array/port v00000000012a5f40, 208;
v00000000012a5f40_209 .array/port v00000000012a5f40, 209;
v00000000012a5f40_210 .array/port v00000000012a5f40, 210;
E_000000000127bed0/52 .event edge, v00000000012a5f40_207, v00000000012a5f40_208, v00000000012a5f40_209, v00000000012a5f40_210;
v00000000012a5f40_211 .array/port v00000000012a5f40, 211;
v00000000012a5f40_212 .array/port v00000000012a5f40, 212;
v00000000012a5f40_213 .array/port v00000000012a5f40, 213;
v00000000012a5f40_214 .array/port v00000000012a5f40, 214;
E_000000000127bed0/53 .event edge, v00000000012a5f40_211, v00000000012a5f40_212, v00000000012a5f40_213, v00000000012a5f40_214;
v00000000012a5f40_215 .array/port v00000000012a5f40, 215;
v00000000012a5f40_216 .array/port v00000000012a5f40, 216;
v00000000012a5f40_217 .array/port v00000000012a5f40, 217;
v00000000012a5f40_218 .array/port v00000000012a5f40, 218;
E_000000000127bed0/54 .event edge, v00000000012a5f40_215, v00000000012a5f40_216, v00000000012a5f40_217, v00000000012a5f40_218;
v00000000012a5f40_219 .array/port v00000000012a5f40, 219;
v00000000012a5f40_220 .array/port v00000000012a5f40, 220;
v00000000012a5f40_221 .array/port v00000000012a5f40, 221;
v00000000012a5f40_222 .array/port v00000000012a5f40, 222;
E_000000000127bed0/55 .event edge, v00000000012a5f40_219, v00000000012a5f40_220, v00000000012a5f40_221, v00000000012a5f40_222;
v00000000012a5f40_223 .array/port v00000000012a5f40, 223;
v00000000012a5f40_224 .array/port v00000000012a5f40, 224;
v00000000012a5f40_225 .array/port v00000000012a5f40, 225;
v00000000012a5f40_226 .array/port v00000000012a5f40, 226;
E_000000000127bed0/56 .event edge, v00000000012a5f40_223, v00000000012a5f40_224, v00000000012a5f40_225, v00000000012a5f40_226;
v00000000012a5f40_227 .array/port v00000000012a5f40, 227;
v00000000012a5f40_228 .array/port v00000000012a5f40, 228;
v00000000012a5f40_229 .array/port v00000000012a5f40, 229;
v00000000012a5f40_230 .array/port v00000000012a5f40, 230;
E_000000000127bed0/57 .event edge, v00000000012a5f40_227, v00000000012a5f40_228, v00000000012a5f40_229, v00000000012a5f40_230;
v00000000012a5f40_231 .array/port v00000000012a5f40, 231;
v00000000012a5f40_232 .array/port v00000000012a5f40, 232;
v00000000012a5f40_233 .array/port v00000000012a5f40, 233;
v00000000012a5f40_234 .array/port v00000000012a5f40, 234;
E_000000000127bed0/58 .event edge, v00000000012a5f40_231, v00000000012a5f40_232, v00000000012a5f40_233, v00000000012a5f40_234;
v00000000012a5f40_235 .array/port v00000000012a5f40, 235;
v00000000012a5f40_236 .array/port v00000000012a5f40, 236;
v00000000012a5f40_237 .array/port v00000000012a5f40, 237;
v00000000012a5f40_238 .array/port v00000000012a5f40, 238;
E_000000000127bed0/59 .event edge, v00000000012a5f40_235, v00000000012a5f40_236, v00000000012a5f40_237, v00000000012a5f40_238;
v00000000012a5f40_239 .array/port v00000000012a5f40, 239;
v00000000012a5f40_240 .array/port v00000000012a5f40, 240;
v00000000012a5f40_241 .array/port v00000000012a5f40, 241;
v00000000012a5f40_242 .array/port v00000000012a5f40, 242;
E_000000000127bed0/60 .event edge, v00000000012a5f40_239, v00000000012a5f40_240, v00000000012a5f40_241, v00000000012a5f40_242;
v00000000012a5f40_243 .array/port v00000000012a5f40, 243;
v00000000012a5f40_244 .array/port v00000000012a5f40, 244;
v00000000012a5f40_245 .array/port v00000000012a5f40, 245;
v00000000012a5f40_246 .array/port v00000000012a5f40, 246;
E_000000000127bed0/61 .event edge, v00000000012a5f40_243, v00000000012a5f40_244, v00000000012a5f40_245, v00000000012a5f40_246;
v00000000012a5f40_247 .array/port v00000000012a5f40, 247;
v00000000012a5f40_248 .array/port v00000000012a5f40, 248;
v00000000012a5f40_249 .array/port v00000000012a5f40, 249;
v00000000012a5f40_250 .array/port v00000000012a5f40, 250;
E_000000000127bed0/62 .event edge, v00000000012a5f40_247, v00000000012a5f40_248, v00000000012a5f40_249, v00000000012a5f40_250;
v00000000012a5f40_251 .array/port v00000000012a5f40, 251;
v00000000012a5f40_252 .array/port v00000000012a5f40, 252;
v00000000012a5f40_253 .array/port v00000000012a5f40, 253;
v00000000012a5f40_254 .array/port v00000000012a5f40, 254;
E_000000000127bed0/63 .event edge, v00000000012a5f40_251, v00000000012a5f40_252, v00000000012a5f40_253, v00000000012a5f40_254;
v00000000012a5f40_255 .array/port v00000000012a5f40, 255;
E_000000000127bed0/64 .event edge, v00000000012a5f40_255;
E_000000000127bed0 .event/or E_000000000127bed0/0, E_000000000127bed0/1, E_000000000127bed0/2, E_000000000127bed0/3, E_000000000127bed0/4, E_000000000127bed0/5, E_000000000127bed0/6, E_000000000127bed0/7, E_000000000127bed0/8, E_000000000127bed0/9, E_000000000127bed0/10, E_000000000127bed0/11, E_000000000127bed0/12, E_000000000127bed0/13, E_000000000127bed0/14, E_000000000127bed0/15, E_000000000127bed0/16, E_000000000127bed0/17, E_000000000127bed0/18, E_000000000127bed0/19, E_000000000127bed0/20, E_000000000127bed0/21, E_000000000127bed0/22, E_000000000127bed0/23, E_000000000127bed0/24, E_000000000127bed0/25, E_000000000127bed0/26, E_000000000127bed0/27, E_000000000127bed0/28, E_000000000127bed0/29, E_000000000127bed0/30, E_000000000127bed0/31, E_000000000127bed0/32, E_000000000127bed0/33, E_000000000127bed0/34, E_000000000127bed0/35, E_000000000127bed0/36, E_000000000127bed0/37, E_000000000127bed0/38, E_000000000127bed0/39, E_000000000127bed0/40, E_000000000127bed0/41, E_000000000127bed0/42, E_000000000127bed0/43, E_000000000127bed0/44, E_000000000127bed0/45, E_000000000127bed0/46, E_000000000127bed0/47, E_000000000127bed0/48, E_000000000127bed0/49, E_000000000127bed0/50, E_000000000127bed0/51, E_000000000127bed0/52, E_000000000127bed0/53, E_000000000127bed0/54, E_000000000127bed0/55, E_000000000127bed0/56, E_000000000127bed0/57, E_000000000127bed0/58, E_000000000127bed0/59, E_000000000127bed0/60, E_000000000127bed0/61, E_000000000127bed0/62, E_000000000127bed0/63, E_000000000127bed0/64;
E_000000000127b910 .event edge, v0000000001632a60_0, v000000000128d4c0_0, v000000000128dd80_0;
L_0000000001635320 .functor MUXZ 32, L_0000000001636968, v00000000012a5cc0_0, v00000000016321a0_0, C4<>;
S_00000000012aa550 .scope begin, "MEM_READ" "MEM_READ" 23 28, 23 28 0, S_00000000012aa6e0;
 .timescale 0 0;
S_00000000012aa870 .scope begin, "MEM_WRITE" "MEM_WRITE" 23 21, 23 21 0, S_00000000012aa6e0;
 .timescale 0 0;
S_00000000012a9740 .scope module, "rf" "RF" 3 93, 24 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 32 "W_data";
    .port_info 2 /INPUT 5 "R_Reg1";
    .port_info 3 /INPUT 5 "R_Reg2";
    .port_info 4 /INPUT 5 "W_Reg";
    .port_info 5 /OUTPUT 32 "R_data1";
    .port_info 6 /OUTPUT 32 "R_data2";
    .port_info 7 /INPUT 1 "W";
P_000000000121db30 .param/l "AddrWidth" 0 24 5, +C4<00000000000000000000000000000101>;
P_000000000121db68 .param/l "DataDepth" 0 24 6, +C4<0000000000000000000000000000000100000>;
P_000000000121dba0 .param/l "DataWidth" 0 24 4, +C4<00000000000000000000000000100000>;
L_0000000001262b00 .functor BUFZ 32, L_0000000001635500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000121a9f0 .functor BUFZ 32, L_0000000001634880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000012ace70_0 .net "CLK", 0 0, v0000000001635d20_0;  alias, 1 drivers
v00000000012ac790_0 .net "R_Reg1", 4 0, L_00000000016355a0;  1 drivers
v00000000012ac010_0 .net "R_Reg2", 4 0, L_0000000001636180;  1 drivers
v00000000012ab890_0 .net "R_data1", 31 0, L_0000000001262b00;  alias, 1 drivers
v00000000012abf70_0 .net "R_data2", 31 0, L_000000000121a9f0;  alias, 1 drivers
v00000000012ab7f0_0 .net "W", 0 0, v0000000001632b00_0;  alias, 1 drivers
v00000000012acd30_0 .net "W_Reg", 4 0, L_0000000001635aa0;  alias, 1 drivers
v00000000012ab930_0 .net "W_data", 31 0, L_0000000001635b40;  alias, 1 drivers
v00000000012acf10_0 .net *"_s0", 31 0, L_0000000001635500;  1 drivers
v00000000012ab6b0_0 .net *"_s10", 6 0, L_0000000001634b00;  1 drivers
L_0000000001636b18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000012ab9d0_0 .net *"_s13", 1 0, L_0000000001636b18;  1 drivers
v00000000012ac0b0_0 .net *"_s2", 6 0, L_0000000001635be0;  1 drivers
L_0000000001636ad0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000012ac1f0_0 .net *"_s5", 1 0, L_0000000001636ad0;  1 drivers
v00000000012ac470_0 .net *"_s8", 31 0, L_0000000001634880;  1 drivers
v00000000012ab430_0 .var/i "i", 31 0;
v00000000012ac8d0 .array "rf", 0 31, 31 0;
L_0000000001635500 .array/port v00000000012ac8d0, L_0000000001635be0;
L_0000000001635be0 .concat [ 5 2 0 0], L_00000000016355a0, L_0000000001636ad0;
L_0000000001634880 .array/port v00000000012ac8d0, L_0000000001634b00;
L_0000000001634b00 .concat [ 5 2 0 0], L_0000000001636180, L_0000000001636b18;
S_00000000012a95b0 .scope begin, "MEM_WRITE" "MEM_WRITE" 24 17, 24 17 0, S_00000000012a9740;
 .timescale 0 0;
S_00000000012a98d0 .scope module, "shl2_26" "SHL2_26" 3 113, 25 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "data";
    .port_info 1 /INPUT 4 "data1";
    .port_info 2 /OUTPUT 32 "odata";
v00000000012aba70_0 .net "data", 25 0, L_0000000001635a00;  alias, 1 drivers
v00000000012acbf0_0 .net "data1", 3 0, L_000000000168ef90;  1 drivers
v00000000012acc90_0 .var "odata", 31 0;
E_000000000127b690 .event edge, v00000000012acbf0_0, v00000000012aba70_0;
S_00000000012aab90 .scope module, "shl2_32" "SHL2_32" 3 103, 26 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data";
    .port_info 1 /OUTPUT 32 "odata";
v00000000012aca10_0 .net "data", 31 0, v00000000011ab0a0_0;  alias, 1 drivers
v00000000012acab0_0 .var "odata", 31 0;
E_000000000127b310 .event edge, v000000000128e6e0_0;
S_00000000012aa0a0 .scope module, "sr" "SR" 3 60, 27 1 0, S_00000000012062f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 4 "S";
    .port_info 2 /INPUT 4 "NS";
    .port_info 3 /INPUT 1 "Rst";
v00000000012ac510_0 .net "CLK", 0 0, v0000000001635d20_0;  alias, 1 drivers
v00000000012ab4d0_0 .net "NS", 3 0, o00000000015f5d28;  alias, 0 drivers
v00000000012ac150_0 .net "Rst", 0 0, v0000000001636680_0;  alias, 1 drivers
v00000000012ac290_0 .var "S", 3 0;
    .scope S_00000000012aa0a0;
T_0 ;
    %wait E_000000000127a2d0;
    %load/vec4 v00000000012ac150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012ac290_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000012ab4d0_0;
    %store/vec4 v00000000012ac290_0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000012aa0a0;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000012ac290_0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000000001223700;
T_2 ;
    %wait E_000000000127bb50;
    %load/vec4 v00000000012a6b20_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000000012a6080_0, 0, 4;
    %jmp T_2.2;
T_2.1 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000000012a6080_0, 0, 4;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000012230c0;
T_3 ;
    %wait E_000000000127bb50;
    %load/vec4 v0000000001633be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0000000001632f60_0, 0, 4;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000001632f60_0, 0, 4;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000000001632f60_0, 0, 4;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000001632f60_0, 0, 4;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000001632f60_0, 0, 4;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000001632f60_0, 0, 4;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000001223bb0;
T_4 ;
    %wait E_000000000127a310;
    %load/vec4 v0000000001632560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v0000000001633aa0_0, 0;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0000000001633960_0;
    %assign/vec4 v0000000001633aa0_0, 0;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0000000001633c80_0;
    %assign/vec4 v0000000001633aa0_0, 0;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0000000001633d20_0;
    %assign/vec4 v0000000001633aa0_0, 0;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0000000001633640_0;
    %assign/vec4 v0000000001633aa0_0, 0;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000001223890;
T_5 ;
    %wait E_000000000127a2d0;
    %load/vec4 v0000000001633a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001632380_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000001632740_0;
    %assign/vec4 v0000000001632380_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000001223d40;
T_6 ;
    %pushi/vec4 19987, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001632c40, 4, 0;
    %pushi/vec4 49, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001632c40, 4, 0;
    %pushi/vec4 42, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001632c40, 4, 0;
    %pushi/vec4 6147, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001632c40, 4, 0;
    %pushi/vec4 1028, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001632c40, 4, 0;
    %pushi/vec4 5376, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001632c40, 4, 0;
    %pushi/vec4 139, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001632c40, 4, 0;
    %pushi/vec4 260, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001632c40, 4, 0;
    %pushi/vec4 8776, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001632c40, 4, 0;
    %pushi/vec4 17152, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001632c40, 4, 0;
    %end;
    .thread T_6;
    .scope S_0000000001223d40;
T_7 ;
    %wait E_000000000127a510;
    %load/vec4 v0000000001632920_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000001632c40, 4;
    %parti/s 4, 11, 5;
    %split/vec4 1;
    %store/vec4 v00000000016321a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001633b40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000000001633500_0, 0, 1;
    %store/vec4 v00000000016333c0_0, 0, 1;
    %load/vec4 v0000000001632920_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000001632c40, 4;
    %parti/s 6, 2, 3;
    %split/vec4 1;
    %store/vec4 v0000000001632b00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000016336e0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000000001633000_0, 0, 2;
    %store/vec4 v0000000001632100_0, 0, 2;
    %load/vec4 v0000000001632920_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000001632c40, 4;
    %parti/s 3, 8, 5;
    %store/vec4 v0000000001633820_0, 0, 3;
    %load/vec4 v0000000001632920_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000001632c40, 4;
    %parti/s 2, 0, 2;
    %store/vec4 v00000000016322e0_0, 0, 2;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000001223a20;
T_8 ;
    %wait E_000000000127a890;
    %load/vec4 v0000000001632060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %store/vec4 v00000000016324c0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000000001632ba0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000000001633460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000016335a0_0, 0, 1;
    %store/vec4 v0000000001632a60_0, 0, 1;
    %jmp T_8.7;
T_8.0 ;
    %pushi/vec4 1, 0, 6;
    %split/vec4 1;
    %store/vec4 v00000000016324c0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000000001632ba0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000000001633460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000016335a0_0, 0, 1;
    %store/vec4 v0000000001632a60_0, 0, 1;
    %jmp T_8.7;
T_8.1 ;
    %pushi/vec4 2, 0, 6;
    %split/vec4 1;
    %store/vec4 v00000000016324c0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000000001632ba0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000000001633460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000016335a0_0, 0, 1;
    %store/vec4 v0000000001632a60_0, 0, 1;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 4, 0, 6;
    %split/vec4 1;
    %store/vec4 v00000000016324c0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000000001632ba0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000000001633460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000016335a0_0, 0, 1;
    %store/vec4 v0000000001632a60_0, 0, 1;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 8, 0, 6;
    %split/vec4 1;
    %store/vec4 v00000000016324c0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000000001632ba0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000000001633460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000016335a0_0, 0, 1;
    %store/vec4 v0000000001632a60_0, 0, 1;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 32, 0, 6;
    %split/vec4 1;
    %store/vec4 v00000000016324c0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000000001632ba0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000000001633460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000016335a0_0, 0, 1;
    %store/vec4 v0000000001632a60_0, 0, 1;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 16, 0, 6;
    %split/vec4 1;
    %store/vec4 v00000000016324c0_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0000000001632ba0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000000001633460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000000016335a0_0, 0, 1;
    %store/vec4 v0000000001632a60_0, 0, 1;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000012aaa00;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000012a6ee0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_00000000012aaa00;
T_10 ;
    %wait E_000000000127a2d0;
    %load/vec4 v00000000012a5fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012a6ee0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000012a6da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000000012a5ae0_0;
    %assign/vec4 v00000000012a6ee0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000012aa6e0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000012a5e00_0, 0, 32;
T_11.0 ;
    %load/vec4 v00000000012a5e00_0;
    %cmpi/ne 256, 0, 32;
    %jmp/0xz T_11.1, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000012a5e00_0;
    %store/vec4a v00000000012a5f40, 4, 0;
    %load/vec4 v00000000012a5e00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000012a5e00_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_00000000012aa6e0;
T_12 ;
    %wait E_000000000127b910;
    %fork t_1, S_00000000012aa870;
    %jmp t_0;
    .scope S_00000000012aa870;
t_1 ;
    %load/vec4 v00000000012a5400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000000012a5c20_0;
    %load/vec4 v00000000012a50e0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v00000000012a5f40, 4, 0;
T_12.0 ;
    %end;
    .scope S_00000000012aa6e0;
t_0 %join;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000000012aa6e0;
T_13 ;
    %wait E_000000000127bed0;
    %fork t_3, S_00000000012aa550;
    %jmp t_2;
    .scope S_00000000012aa550;
t_3 ;
    %load/vec4 v00000000012a50e0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000012a5f40, 4;
    %store/vec4 v00000000012a5cc0_0, 0, 32;
    %end;
    .scope S_00000000012aa6e0;
t_2 %join;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000012aa6e0;
T_14 ;
    %pushi/vec4 4331553, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000012a5f40, 4, 0;
    %pushi/vec4 6428706, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000012a5f40, 4, 0;
    %pushi/vec4 8722464, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000012a5f40, 4, 0;
    %pushi/vec4 8591396, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000012a5f40, 4, 0;
    %pushi/vec4 6557728, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000012a5f40, 4, 0;
    %pushi/vec4 134217735, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000012a5f40, 4, 0;
    %pushi/vec4 8722469, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000012a5f40, 4, 0;
    %pushi/vec4 2894276368, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000012a5f40, 4, 0;
    %pushi/vec4 2357470992, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000012a5f40, 4, 0;
    %pushi/vec4 274989047, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000012a5f40, 4, 0;
    %end;
    .thread T_14;
    .scope S_0000000001223250;
T_15 ;
    %wait E_0000000001279c90;
    %load/vec4 v00000000012a66c0_0;
    %assign/vec4 v00000000012a5680_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0000000001222f30;
T_16 ;
    %wait E_0000000001279c90;
    %load/vec4 v00000000012a6d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v00000000012a6620_0;
    %store/vec4 v00000000012a55e0_0, 0, 32;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000000012a9740;
T_17 ;
    %wait E_0000000001279c90;
    %fork t_5, S_00000000012a95b0;
    %jmp t_4;
    .scope S_00000000012a95b0;
t_5 ;
    %load/vec4 v00000000012ab7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v00000000012ab930_0;
    %load/vec4 v00000000012acd30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000012ac8d0, 4, 0;
T_17.0 ;
    %end;
    .scope S_00000000012a9740;
t_4 %join;
    %jmp T_17;
    .thread T_17;
    .scope S_00000000012a9740;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000012ab430_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000000012ab430_0;
    %pad/s 37;
    %cmpi/ne 32, 0, 37;
    %jmp/0xz T_18.1, 4;
    %load/vec4 v00000000012ab430_0;
    %ix/getv/s 4, v00000000012ab430_0;
    %store/vec4a v00000000012ac8d0, 4, 0;
    %load/vec4 v00000000012ab430_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000012ab430_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000000000120c470;
T_19 ;
    %wait E_0000000001279c90;
    %load/vec4 v000000000128e0a0_0;
    %assign/vec4 v000000000128edc0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_000000000120c600;
T_20 ;
    %wait E_0000000001279c90;
    %load/vec4 v000000000128d2e0_0;
    %assign/vec4 v000000000128d060_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_000000000121ead0;
T_21 ;
    %wait E_00000000012796d0;
    %load/vec4 v00000000011aaec0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011ab0a0_0, 4, 16;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011ab0a0_0, 4, 16;
T_21.1 ;
    %load/vec4 v00000000011aaec0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011ab0a0_0, 4, 16;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000000012aab90;
T_22 ;
    %wait E_000000000127b310;
    %load/vec4 v00000000012aca10_0;
    %parti/s 30, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000012acab0_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000012acab0_0, 4, 5;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000000001204de0;
T_23 ;
    %wait E_0000000001279e10;
    %load/vec4 v000000000128e960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v000000000128ef00_0, 0;
    %jmp T_23.5;
T_23.0 ;
    %load/vec4 v000000000128d4c0_0;
    %assign/vec4 v000000000128ef00_0, 0;
    %jmp T_23.5;
T_23.1 ;
    %load/vec4 v000000000128e000_0;
    %assign/vec4 v000000000128ef00_0, 0;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v000000000128e6e0_0;
    %assign/vec4 v000000000128ef00_0, 0;
    %jmp T_23.5;
T_23.3 ;
    %load/vec4 v000000000128e280_0;
    %assign/vec4 v000000000128ef00_0, 0;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000000000121e030;
T_24 ;
    %wait E_000000000127a650;
    %load/vec4 v00000000016329c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %load/vec4 v0000000001633dc0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0000000001633320_0, 0;
    %jmp T_24.11;
T_24.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000000001633320_0, 0;
    %jmp T_24.11;
T_24.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000000001633320_0, 0;
    %jmp T_24.11;
T_24.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000000001633320_0, 0;
    %jmp T_24.11;
T_24.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001633320_0, 0;
    %jmp T_24.11;
T_24.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000001633320_0, 0;
    %jmp T_24.11;
T_24.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000001633320_0, 0;
    %jmp T_24.11;
T_24.11 ;
    %pop/vec4 1;
    %jmp T_24.3;
T_24.0 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000000001633320_0, 0;
    %jmp T_24.3;
T_24.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000000001633320_0, 0;
    %jmp T_24.3;
T_24.3 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000000000121ec60;
T_25 ;
    %wait E_0000000001279b90;
    %load/vec4 v00000000016330a0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %load/vec4 v00000000011aac40_0;
    %pad/u 33;
    %load/vec4 v00000000011aa600_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000001632e20_0, 0, 33;
    %jmp T_25.7;
T_25.0 ;
    %load/vec4 v00000000011aac40_0;
    %pad/u 33;
    %load/vec4 v00000000011aa600_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000001632e20_0, 0, 33;
    %jmp T_25.7;
T_25.1 ;
    %load/vec4 v0000000001632420_0;
    %pad/s 33;
    %load/vec4 v0000000001633e60_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000001632e20_0, 0, 33;
    %jmp T_25.7;
T_25.2 ;
    %load/vec4 v0000000001632420_0;
    %pad/s 33;
    %load/vec4 v0000000001633e60_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000001632e20_0, 0, 33;
    %jmp T_25.7;
T_25.3 ;
    %load/vec4 v00000000011aac40_0;
    %pad/u 33;
    %load/vec4 v00000000011aa600_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000001632e20_0, 0, 33;
    %jmp T_25.7;
T_25.4 ;
    %load/vec4 v00000000011aac40_0;
    %pad/u 33;
    %load/vec4 v00000000011aa600_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000001632e20_0, 0, 33;
    %jmp T_25.7;
T_25.5 ;
    %load/vec4 v0000000001632420_0;
    %load/vec4 v0000000001633e60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_25.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_25.9, 8;
T_25.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_25.9, 8;
 ; End of false expr.
    %blend;
T_25.9;
    %store/vec4 v0000000001632e20_0, 0, 33;
    %jmp T_25.7;
T_25.7 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000000001206480;
T_26 ;
    %wait E_0000000001279c90;
    %load/vec4 v000000000128d380_0;
    %assign/vec4 v000000000128d9c0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_00000000012a98d0;
T_27 ;
    %wait E_000000000127b690;
    %load/vec4 v00000000012aba70_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000012acc90_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000012acc90_0, 4, 5;
    %load/vec4 v00000000012acbf0_0;
    %ix/load 4, 28, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000012acc90_0, 4, 5;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000000012081a0;
T_28 ;
    %wait E_0000000001279350;
    %load/vec4 v000000000128ebe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v000000000128d100_0, 0;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v000000000128e320_0;
    %assign/vec4 v000000000128d100_0, 0;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v000000000128e3c0_0;
    %assign/vec4 v000000000128d100_0, 0;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v000000000128e820_0;
    %assign/vec4 v000000000128d100_0, 0;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v000000000128e8c0_0;
    %assign/vec4 v000000000128d100_0, 0;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_00000000011f6230;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001635d20_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_00000000011f6230;
T_30 ;
    %delay 10, 0;
    %load/vec4 v0000000001635d20_0;
    %inv;
    %store/vec4 v0000000001635d20_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_00000000011f6230;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001636680_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001636680_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001636680_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_00000000011f6230;
T_32 ;
    %vpi_call 2 24 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %end;
    .thread T_32;
    .scope S_00000000011f6230;
T_33 ;
    %delay 1000, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "test.v";
    "./CPU.v";
    "./ComReg.v";
    "./MUX32_2.v";
    "./MUX32_4.v";
    "./MUX5.v";
    "./SigExit16_32.v";
    "./ALU.v";
    "./ALUCU.v";
    "./AndGate.v";
    "./CU.v";
    "./Add1.v";
    "./CMAR.v";
    "./Decode.v";
    "./MUX4_4.v";
    "./ROM1.v";
    "./ROM2.v";
    "./IR.v";
    "./MDR.v";
    "./OrGate.v";
    "./PC.v";
    "./RAM.v";
    "./RF.v";
    "./SHL2_26.v";
    "./SHL2_32.v";
    "./SR.v";
