{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7k70tfbv676-1",
      "gen_directory": "../../../../HDLSS.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1"
    },
    "design_tree": {
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_0_bram": "",
      "axi4_lite_ram_0": "",
      "mutex_0": ""
    },
    "components": {
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "10",
        "xci_name": "design_1_axi_bram_ctrl_0_0",
        "xci_path": "ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          }
        }
      },
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "8",
        "xci_name": "design_1_axi_bram_ctrl_0_bram_1",
        "xci_path": "ip/design_1_axi_bram_ctrl_0_bram_1/design_1_axi_bram_ctrl_0_bram_1.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "axi4_lite_ram_0": {
        "vlnv": "xilinx.com:module_ref:axi4_lite_ram:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_axi4_lite_ram_0_0",
        "xci_path": "ip/design_1_axi4_lite_ram_0_0/design_1_axi4_lite_ram_0_0.xci",
        "inst_hier_path": "axi4_lite_ram_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi4_lite_ram",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "interface_aximm": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              }
            },
            "memory_map_ref": "interface_aximm",
            "port_maps": {
              "AWADDR": {
                "physical_name": "AWADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "WREADY",
                "direction": "O"
              },
              "BVALID": {
                "physical_name": "BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "ARADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "interface_aximm",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              }
            }
          },
          "RESET": {
            "type": "rst",
            "direction": "I"
          }
        }
      },
      "mutex_0": {
        "vlnv": "xilinx.com:ip:mutex:2.1",
        "ip_revision": "13",
        "xci_name": "design_1_mutex_0_0",
        "xci_path": "ip/design_1_mutex_0_0/design_1_mutex_0_0.xci",
        "inst_hier_path": "mutex_0"
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTB": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram/BRAM_PORTB",
          "axi_bram_ctrl_0/BRAM_PORTB"
        ]
      }
    }
  }
}