# Publications

The Snitch architecture is built on research that is described in the following publications.

## 2021

F. Zaruba, F. Schuiki, T. Hoefler and L. Benini, "Snitch: A Tiny Pseudo Dual-Issue Processor for Area and Energy Efficient Execution of Floating-Point Intensive Workloads," in IEEE Transactions on Computers, vol. 70, no. 11, pp. 1845-1860, 1 Nov. 2021, [doi: 10.1109/TC.2020.3027900](http://www.doi.org/10.1109/TC.2020.3027900).

F. Schuiki, F. Zaruba, T. Hoefler and L. Benini, "Stream Semantic Registers: A Lightweight RISC-V ISA Extension Achieving Full Compute Utilization in Single-Issue Cores," in IEEE Transactions on Computers, vol. 70, no. 2, pp. 212-227, 1 Feb. 2021, [doi: 10.1109/TC.2020.2987314](http://www.doi.org/10.1109/TC.2020.2987314).

S. Riedel, F. Schuiki, P. Scheffler, F. Zaruba and L. Benini, "Banshee: A Fast LLVM-Based RISC-V Binary Translator," 2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 2021, pp. 1-9, [doi: 10.1109/ICCAD51958.2021.9643546](http://www.doi.org/10.1109/ICCAD51958.2021.9643546).

F. Zaruba, F. Schuiki and L. Benini, "Manticore: A 4096-Core RISC-V Chiplet Architecture for Ultraefficient Floating-Point Computing," in IEEE Micro, vol. 41, no. 2, pp. 36-42, 1 March-April 2021, [doi: 10.1109/MM.2020.3045564](http://www.doi.org/10.1109/MM.2020.3045564).

P. Scheffler, F. Zaruba, F. Schuiki, T. Hoefler and L. Benini, "Indirection Stream Semantic Register Architecture for Efficient Sparse-Dense Linear Algebra," 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2021, pp. 1787-1792, [doi: 10.23919/DATE51398.2021.9474230](http://www.doi.org/10.23919/DATE51398.2021.9474230).
