// Seed: 2698873111
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  output id_4;
  inout id_3;
  output id_2;
  input id_1;
  assign id_3 = id_3;
  logic id_6 = 1;
  reg   id_7;
  logic id_8;
  assign id_8 = id_8;
  type_13(
      1, id_6, 1, id_2[1'b0-1'b0]
  );
  logic id_9;
  assign id_3 = 1'b0;
  always @(posedge 1 or posedge 1) begin
    id_3 <= id_7;
  end
endmodule
