

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec 19 02:28:40 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        cv2d
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   28|   28|   25|   25| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 25, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [25 x i32]* %input_r, i64 0, i64 0" [conv2D.c:28]   --->   Operation 30 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 0" [conv2D.c:54]   --->   Operation 31 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.c:28]   --->   Operation 32 'load' 'input_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:54]   --->   Operation 33 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [25 x i32]* %input_r, i64 0, i64 1" [conv2D.c:28]   --->   Operation 34 'getelementptr' 'input_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i32]* %kernel, i64 0, i64 1" [conv2D.c:54]   --->   Operation 35 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (2.32ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.c:28]   --->   Operation 36 'load' 'input_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 37 [2/2] (2.32ns)   --->   "%input_load_1 = load i32* %input_addr_1, align 4" [conv2D.c:28]   --->   Operation 37 'load' 'input_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 38 [1/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:54]   --->   Operation 38 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 39 [2/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [conv2D.c:54]   --->   Operation 39 'load' 'kernel_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [25 x i32]* %input_r, i64 0, i64 2" [conv2D.c:28]   --->   Operation 40 'getelementptr' 'input_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [9 x i32]* %kernel, i64 0, i64 2" [conv2D.c:54]   --->   Operation 41 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (2.32ns)   --->   "%input_load_1 = load i32* %input_addr_1, align 4" [conv2D.c:28]   --->   Operation 42 'load' 'input_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 43 [2/2] (2.32ns)   --->   "%input_load_2 = load i32* %input_addr_2, align 4" [conv2D.c:28]   --->   Operation 43 'load' 'input_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 44 [1/1] (8.51ns)   --->   "%tmp_s = mul nsw i32 %input_load, %kernel_load" [conv2D.c:54]   --->   Operation 44 'mul' 'tmp_s' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [conv2D.c:54]   --->   Operation 45 'load' 'kernel_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 46 [2/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [conv2D.c:54]   --->   Operation 46 'load' 'kernel_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [25 x i32]* %input_r, i64 0, i64 3" [conv2D.c:28]   --->   Operation 47 'getelementptr' 'input_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [9 x i32]* %kernel, i64 0, i64 3" [conv2D.c:54]   --->   Operation 48 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/2] (2.32ns)   --->   "%input_load_2 = load i32* %input_addr_2, align 4" [conv2D.c:28]   --->   Operation 49 'load' 'input_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 50 [2/2] (2.32ns)   --->   "%input_load_3 = load i32* %input_addr_3, align 4" [conv2D.c:28]   --->   Operation 50 'load' 'input_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 51 [1/1] (8.51ns)   --->   "%tmp_15_0_0_0_1 = mul nsw i32 %input_load_1, %kernel_load_1" [conv2D.c:54]   --->   Operation 51 'mul' 'tmp_15_0_0_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [conv2D.c:54]   --->   Operation 52 'load' 'kernel_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 53 [2/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [conv2D.c:54]   --->   Operation 53 'load' 'kernel_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 54 [1/1] (8.51ns)   --->   "%tmp_15_0_1 = mul nsw i32 %input_load_1, %kernel_load" [conv2D.c:54]   --->   Operation 54 'mul' 'tmp_15_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [25 x i32]* %input_r, i64 0, i64 4" [conv2D.c:28]   --->   Operation 55 'getelementptr' 'input_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [9 x i32]* %kernel, i64 0, i64 4" [conv2D.c:54]   --->   Operation 56 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/2] (2.32ns)   --->   "%input_load_3 = load i32* %input_addr_3, align 4" [conv2D.c:28]   --->   Operation 57 'load' 'input_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 58 [2/2] (2.32ns)   --->   "%input_load_4 = load i32* %input_addr_4, align 4" [conv2D.c:28]   --->   Operation 58 'load' 'input_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 59 [1/1] (8.51ns)   --->   "%tmp_15_0_0_0_2 = mul nsw i32 %input_load_2, %kernel_load_2" [conv2D.c:54]   --->   Operation 59 'mul' 'tmp_15_0_0_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/2] (2.32ns)   --->   "%kernel_load_3 = load i32* %kernel_addr_3, align 4" [conv2D.c:54]   --->   Operation 60 'load' 'kernel_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 61 [2/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [conv2D.c:54]   --->   Operation 61 'load' 'kernel_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 62 [1/1] (2.55ns)   --->   "%tmp1 = add i32 %tmp_s, %tmp_15_0_0_0_1" [conv2D.c:54]   --->   Operation 62 'add' 'tmp1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (8.51ns)   --->   "%tmp_15_0_1_0_1 = mul nsw i32 %input_load_2, %kernel_load_1" [conv2D.c:54]   --->   Operation 63 'mul' 'tmp_15_0_1_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (8.51ns)   --->   "%tmp_15_0_2 = mul nsw i32 %input_load_2, %kernel_load" [conv2D.c:54]   --->   Operation 64 'mul' 'tmp_15_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [25 x i32]* %input_r, i64 0, i64 5" [conv2D.c:28]   --->   Operation 65 'getelementptr' 'input_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [9 x i32]* %kernel, i64 0, i64 5" [conv2D.c:54]   --->   Operation 66 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/2] (2.32ns)   --->   "%input_load_4 = load i32* %input_addr_4, align 4" [conv2D.c:28]   --->   Operation 67 'load' 'input_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 68 [2/2] (2.32ns)   --->   "%input_load_5 = load i32* %input_addr_5, align 4" [conv2D.c:28]   --->   Operation 68 'load' 'input_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 69 [1/2] (2.32ns)   --->   "%kernel_load_4 = load i32* %kernel_addr_4, align 4" [conv2D.c:54]   --->   Operation 69 'load' 'kernel_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 70 [2/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [conv2D.c:54]   --->   Operation 70 'load' 'kernel_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 71 [1/1] (8.51ns)   --->   "%tmp_15_0_1_0_2 = mul nsw i32 %input_load_3, %kernel_load_2" [conv2D.c:54]   --->   Operation 71 'mul' 'tmp_15_0_1_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (2.55ns)   --->   "%tmp8 = add i32 %tmp_15_0_1, %tmp_15_0_1_0_1" [conv2D.c:54]   --->   Operation 72 'add' 'tmp8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (8.51ns)   --->   "%tmp_15_0_2_0_1 = mul nsw i32 %input_load_3, %kernel_load_1" [conv2D.c:54]   --->   Operation 73 'mul' 'tmp_15_0_2_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [25 x i32]* %input_r, i64 0, i64 6" [conv2D.c:28]   --->   Operation 74 'getelementptr' 'input_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [9 x i32]* %kernel, i64 0, i64 6" [conv2D.c:54]   --->   Operation 75 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/2] (2.32ns)   --->   "%input_load_5 = load i32* %input_addr_5, align 4" [conv2D.c:28]   --->   Operation 76 'load' 'input_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 77 [2/2] (2.32ns)   --->   "%input_load_6 = load i32* %input_addr_6, align 4" [conv2D.c:28]   --->   Operation 77 'load' 'input_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 78 [1/2] (2.32ns)   --->   "%kernel_load_5 = load i32* %kernel_addr_5, align 4" [conv2D.c:54]   --->   Operation 78 'load' 'kernel_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 79 [2/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [conv2D.c:54]   --->   Operation 79 'load' 'kernel_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 80 [1/1] (8.51ns)   --->   "%tmp_15_0_2_0_2 = mul nsw i32 %input_load_4, %kernel_load_2" [conv2D.c:54]   --->   Operation 80 'mul' 'tmp_15_0_2_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (2.55ns)   --->   "%tmp15 = add i32 %tmp_15_0_2, %tmp_15_0_2_0_1" [conv2D.c:54]   --->   Operation 81 'add' 'tmp15' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [25 x i32]* %input_r, i64 0, i64 7" [conv2D.c:28]   --->   Operation 82 'getelementptr' 'input_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [9 x i32]* %kernel, i64 0, i64 7" [conv2D.c:54]   --->   Operation 83 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/2] (2.32ns)   --->   "%input_load_6 = load i32* %input_addr_6, align 4" [conv2D.c:28]   --->   Operation 84 'load' 'input_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 85 [2/2] (2.32ns)   --->   "%input_load_7 = load i32* %input_addr_7, align 4" [conv2D.c:28]   --->   Operation 85 'load' 'input_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 86 [1/1] (8.51ns)   --->   "%tmp_15_0_0_1 = mul nsw i32 %input_load_5, %kernel_load_3" [conv2D.c:54]   --->   Operation 86 'mul' 'tmp_15_0_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/2] (2.32ns)   --->   "%kernel_load_6 = load i32* %kernel_addr_6, align 4" [conv2D.c:54]   --->   Operation 87 'load' 'kernel_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 88 [2/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [conv2D.c:54]   --->   Operation 88 'load' 'kernel_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 89 [1/1] (8.51ns)   --->   "%tmp_15_1 = mul nsw i32 %input_load_5, %kernel_load" [conv2D.c:54]   --->   Operation 89 'mul' 'tmp_15_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [25 x i32]* %input_r, i64 0, i64 8" [conv2D.c:28]   --->   Operation 90 'getelementptr' 'input_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [9 x i32]* %kernel, i64 0, i64 8" [conv2D.c:54]   --->   Operation 91 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/2] (2.32ns)   --->   "%input_load_7 = load i32* %input_addr_7, align 4" [conv2D.c:28]   --->   Operation 92 'load' 'input_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 93 [2/2] (2.32ns)   --->   "%input_load_8 = load i32* %input_addr_8, align 4" [conv2D.c:28]   --->   Operation 93 'load' 'input_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 94 [1/1] (8.51ns)   --->   "%tmp_15_0_0_1_1 = mul nsw i32 %input_load_6, %kernel_load_4" [conv2D.c:54]   --->   Operation 94 'mul' 'tmp_15_0_0_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/2] (2.32ns)   --->   "%kernel_load_7 = load i32* %kernel_addr_7, align 4" [conv2D.c:54]   --->   Operation 95 'load' 'kernel_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 96 [2/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [conv2D.c:54]   --->   Operation 96 'load' 'kernel_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 97 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %tmp_15_0_0_0_2, %tmp_15_0_0_1" [conv2D.c:54]   --->   Operation 97 'add' 'tmp2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (8.51ns)   --->   "%tmp_15_0_1_1 = mul nsw i32 %input_load_6, %kernel_load_3" [conv2D.c:54]   --->   Operation 98 'mul' 'tmp_15_0_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (8.51ns)   --->   "%tmp_15_1_0_0_1 = mul nsw i32 %input_load_6, %kernel_load_1" [conv2D.c:54]   --->   Operation 99 'mul' 'tmp_15_1_0_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (8.51ns)   --->   "%tmp_15_1_1 = mul nsw i32 %input_load_6, %kernel_load" [conv2D.c:54]   --->   Operation 100 'mul' 'tmp_15_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.51>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [25 x i32]* %input_r, i64 0, i64 9" [conv2D.c:28]   --->   Operation 101 'getelementptr' 'input_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/2] (2.32ns)   --->   "%input_load_8 = load i32* %input_addr_8, align 4" [conv2D.c:28]   --->   Operation 102 'load' 'input_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 103 [2/2] (2.32ns)   --->   "%input_load_9 = load i32* %input_addr_9, align 4" [conv2D.c:28]   --->   Operation 103 'load' 'input_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 104 [1/1] (8.51ns)   --->   "%tmp_15_0_0_1_2 = mul nsw i32 %input_load_7, %kernel_load_5" [conv2D.c:54]   --->   Operation 104 'mul' 'tmp_15_0_0_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/2] (2.32ns)   --->   "%kernel_load_8 = load i32* %kernel_addr_8, align 4" [conv2D.c:54]   --->   Operation 105 'load' 'kernel_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 106 [1/1] (8.51ns)   --->   "%tmp_15_0_1_1_1 = mul nsw i32 %input_load_7, %kernel_load_4" [conv2D.c:54]   --->   Operation 106 'mul' 'tmp_15_0_1_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (2.55ns)   --->   "%tmp9 = add i32 %tmp_15_0_1_0_2, %tmp_15_0_1_1" [conv2D.c:54]   --->   Operation 107 'add' 'tmp9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (8.51ns)   --->   "%tmp_15_0_2_1 = mul nsw i32 %input_load_7, %kernel_load_3" [conv2D.c:54]   --->   Operation 108 'mul' 'tmp_15_0_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (8.51ns)   --->   "%tmp_15_1_0_0_2 = mul nsw i32 %input_load_7, %kernel_load_2" [conv2D.c:54]   --->   Operation 109 'mul' 'tmp_15_1_0_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (2.55ns)   --->   "%tmp22 = add i32 %tmp_15_1, %tmp_15_1_0_0_1" [conv2D.c:54]   --->   Operation 110 'add' 'tmp22' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.51>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [25 x i32]* %input_r, i64 0, i64 10" [conv2D.c:28]   --->   Operation 111 'getelementptr' 'input_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/2] (2.32ns)   --->   "%input_load_9 = load i32* %input_addr_9, align 4" [conv2D.c:28]   --->   Operation 112 'load' 'input_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 113 [2/2] (2.32ns)   --->   "%input_load_10 = load i32* %input_addr_10, align 4" [conv2D.c:28]   --->   Operation 113 'load' 'input_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 114 [1/1] (8.51ns)   --->   "%tmp_15_0_1_1_2 = mul nsw i32 %input_load_8, %kernel_load_5" [conv2D.c:54]   --->   Operation 114 'mul' 'tmp_15_0_1_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (8.51ns)   --->   "%tmp_15_0_2_1_1 = mul nsw i32 %input_load_8, %kernel_load_4" [conv2D.c:54]   --->   Operation 115 'mul' 'tmp_15_0_2_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (2.55ns)   --->   "%tmp16 = add i32 %tmp_15_0_2_0_2, %tmp_15_0_2_1" [conv2D.c:54]   --->   Operation 116 'add' 'tmp16' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (8.51ns)   --->   "%tmp_15_1_1_0_1 = mul nsw i32 %input_load_7, %kernel_load_1" [conv2D.c:54]   --->   Operation 117 'mul' 'tmp_15_1_1_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (8.51ns)   --->   "%tmp_15_1_1_0_2 = mul nsw i32 %input_load_8, %kernel_load_2" [conv2D.c:54]   --->   Operation 118 'mul' 'tmp_15_1_1_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.51>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [25 x i32]* %input_r, i64 0, i64 11" [conv2D.c:28]   --->   Operation 119 'getelementptr' 'input_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/2] (2.32ns)   --->   "%input_load_10 = load i32* %input_addr_10, align 4" [conv2D.c:28]   --->   Operation 120 'load' 'input_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 121 [2/2] (2.32ns)   --->   "%input_load_11 = load i32* %input_addr_11, align 4" [conv2D.c:28]   --->   Operation 121 'load' 'input_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 122 [1/1] (8.51ns)   --->   "%tmp_15_0_2_1_2 = mul nsw i32 %input_load_9, %kernel_load_5" [conv2D.c:54]   --->   Operation 122 'mul' 'tmp_15_0_2_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (2.55ns)   --->   "%tmp29 = add i32 %tmp_15_1_1, %tmp_15_1_1_0_1" [conv2D.c:54]   --->   Operation 123 'add' 'tmp29' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (8.51ns)   --->   "%tmp_15_1_2 = mul nsw i32 %input_load_7, %kernel_load" [conv2D.c:54]   --->   Operation 124 'mul' 'tmp_15_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (8.51ns)   --->   "%tmp_15_1_2_0_1 = mul nsw i32 %input_load_8, %kernel_load_1" [conv2D.c:54]   --->   Operation 125 'mul' 'tmp_15_1_2_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (8.51ns)   --->   "%tmp_15_1_2_0_2 = mul nsw i32 %input_load_9, %kernel_load_2" [conv2D.c:54]   --->   Operation 126 'mul' 'tmp_15_1_2_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.51>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [25 x i32]* %input_r, i64 0, i64 12" [conv2D.c:28]   --->   Operation 127 'getelementptr' 'input_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/2] (2.32ns)   --->   "%input_load_11 = load i32* %input_addr_11, align 4" [conv2D.c:28]   --->   Operation 128 'load' 'input_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 129 [2/2] (2.32ns)   --->   "%input_load_12 = load i32* %input_addr_12, align 4" [conv2D.c:28]   --->   Operation 129 'load' 'input_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 130 [1/1] (8.51ns)   --->   "%tmp_15_0_0_2 = mul nsw i32 %input_load_10, %kernel_load_6" [conv2D.c:54]   --->   Operation 130 'mul' 'tmp_15_0_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (8.51ns)   --->   "%tmp_15_1_0_1 = mul nsw i32 %input_load_10, %kernel_load_3" [conv2D.c:54]   --->   Operation 131 'mul' 'tmp_15_1_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (2.55ns)   --->   "%tmp36 = add i32 %tmp_15_1_2, %tmp_15_1_2_0_1" [conv2D.c:54]   --->   Operation 132 'add' 'tmp36' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 133 [1/1] (8.51ns)   --->   "%tmp_15_2 = mul nsw i32 %input_load_10, %kernel_load" [conv2D.c:54]   --->   Operation 133 'mul' 'tmp_15_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.51>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [25 x i32]* %input_r, i64 0, i64 13" [conv2D.c:28]   --->   Operation 134 'getelementptr' 'input_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/2] (2.32ns)   --->   "%input_load_12 = load i32* %input_addr_12, align 4" [conv2D.c:28]   --->   Operation 135 'load' 'input_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 136 [2/2] (2.32ns)   --->   "%input_load_13 = load i32* %input_addr_13, align 4" [conv2D.c:28]   --->   Operation 136 'load' 'input_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 137 [1/1] (8.51ns)   --->   "%tmp_15_0_0_2_1 = mul nsw i32 %input_load_11, %kernel_load_7" [conv2D.c:54]   --->   Operation 137 'mul' 'tmp_15_0_0_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (8.51ns)   --->   "%tmp_15_0_1_2 = mul nsw i32 %input_load_11, %kernel_load_6" [conv2D.c:54]   --->   Operation 138 'mul' 'tmp_15_0_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (8.51ns)   --->   "%tmp_15_1_0_1_1 = mul nsw i32 %input_load_11, %kernel_load_4" [conv2D.c:54]   --->   Operation 139 'mul' 'tmp_15_1_0_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (2.55ns)   --->   "%tmp23 = add i32 %tmp_15_1_0_0_2, %tmp_15_1_0_1" [conv2D.c:54]   --->   Operation 140 'add' 'tmp23' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (8.51ns)   --->   "%tmp_15_1_1_1 = mul nsw i32 %input_load_11, %kernel_load_3" [conv2D.c:54]   --->   Operation 141 'mul' 'tmp_15_1_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.51>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [25 x i32]* %input_r, i64 0, i64 14" [conv2D.c:28]   --->   Operation 142 'getelementptr' 'input_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/2] (2.32ns)   --->   "%input_load_13 = load i32* %input_addr_13, align 4" [conv2D.c:28]   --->   Operation 143 'load' 'input_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_15 : Operation 144 [2/2] (2.32ns)   --->   "%input_load_14 = load i32* %input_addr_14, align 4" [conv2D.c:28]   --->   Operation 144 'load' 'input_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_15 : Operation 145 [1/1] (8.51ns)   --->   "%tmp_15_0_0_2_2 = mul nsw i32 %input_load_12, %kernel_load_8" [conv2D.c:54]   --->   Operation 145 'mul' 'tmp_15_0_0_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (8.51ns)   --->   "%tmp_15_0_1_2_1 = mul nsw i32 %input_load_12, %kernel_load_7" [conv2D.c:54]   --->   Operation 146 'mul' 'tmp_15_0_1_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (8.51ns)   --->   "%tmp_15_0_2_2 = mul nsw i32 %input_load_12, %kernel_load_6" [conv2D.c:54]   --->   Operation 147 'mul' 'tmp_15_0_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (8.51ns)   --->   "%tmp_15_1_0_1_2 = mul nsw i32 %input_load_12, %kernel_load_5" [conv2D.c:54]   --->   Operation 148 'mul' 'tmp_15_1_0_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (2.55ns)   --->   "%tmp30 = add i32 %tmp_15_1_1_0_2, %tmp_15_1_1_1" [conv2D.c:54]   --->   Operation 149 'add' 'tmp30' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.74>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [25 x i32]* %input_r, i64 0, i64 15" [conv2D.c:41]   --->   Operation 150 'getelementptr' 'input_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/2] (2.32ns)   --->   "%input_load_14 = load i32* %input_addr_14, align 4" [conv2D.c:28]   --->   Operation 151 'load' 'input_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_16 : Operation 152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %tmp_15_0_0_1_1, %tmp_15_0_0_1_2" [conv2D.c:54]   --->   Operation 152 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i32 %tmp_15_0_0_2_1, %tmp_15_0_0_2_2" [conv2D.c:54]   --->   Operation 153 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 154 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp5 = add i32 %tmp6, %tmp_15_0_0_2" [conv2D.c:54]   --->   Operation 154 'add' 'tmp5' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 155 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp3 = add i32 %tmp5, %tmp4" [conv2D.c:54]   --->   Operation 155 'add' 'tmp3' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 156 [1/1] (8.51ns)   --->   "%tmp_15_0_1_2_2 = mul nsw i32 %input_load_13, %kernel_load_8" [conv2D.c:54]   --->   Operation 156 'mul' 'tmp_15_0_1_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (8.51ns)   --->   "%tmp_15_0_2_2_1 = mul nsw i32 %input_load_13, %kernel_load_7" [conv2D.c:54]   --->   Operation 157 'mul' 'tmp_15_0_2_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [2/2] (2.32ns)   --->   "%input_load_15 = load i32* %input_addr_15, align 4" [conv2D.c:41]   --->   Operation 158 'load' 'input_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_16 : Operation 159 [1/1] (8.51ns)   --->   "%tmp_15_1_1_1_1 = mul nsw i32 %input_load_12, %kernel_load_4" [conv2D.c:54]   --->   Operation 159 'mul' 'tmp_15_1_1_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (8.51ns)   --->   "%tmp_15_1_1_1_2 = mul nsw i32 %input_load_13, %kernel_load_5" [conv2D.c:54]   --->   Operation 160 'mul' 'tmp_15_1_1_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.74>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr [25 x i32]* %input_r, i64 0, i64 16" [conv2D.c:41]   --->   Operation 161 'getelementptr' 'input_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [9 x i32]* %output_r, i64 0, i64 0" [conv2D.c:59]   --->   Operation 162 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %tmp2, %tmp1" [conv2D.c:54]   --->   Operation 163 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 164 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_0_0_2_2 = add nsw i32 %tmp3, %tmp" [conv2D.c:54]   --->   Operation 164 'add' 'sum_2_0_0_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 165 [1/1] (2.32ns)   --->   "store i32 %sum_2_0_0_2_2, i32* %output_addr, align 4" [conv2D.c:59]   --->   Operation 165 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_17 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i32 %tmp_15_0_1_1_1, %tmp_15_0_1_1_2" [conv2D.c:54]   --->   Operation 166 'add' 'tmp11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = add i32 %tmp_15_0_1_2_1, %tmp_15_0_1_2_2" [conv2D.c:54]   --->   Operation 167 'add' 'tmp13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 168 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp12 = add i32 %tmp13, %tmp_15_0_1_2" [conv2D.c:54]   --->   Operation 168 'add' 'tmp12' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 169 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp10 = add i32 %tmp12, %tmp11" [conv2D.c:54]   --->   Operation 169 'add' 'tmp10' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 170 [1/1] (8.51ns)   --->   "%tmp_15_0_2_2_2 = mul nsw i32 %input_load_14, %kernel_load_8" [conv2D.c:54]   --->   Operation 170 'mul' 'tmp_15_0_2_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 171 [1/2] (2.32ns)   --->   "%input_load_15 = load i32* %input_addr_15, align 4" [conv2D.c:41]   --->   Operation 171 'load' 'input_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_17 : Operation 172 [2/2] (2.32ns)   --->   "%input_load_16 = load i32* %input_addr_16, align 4" [conv2D.c:41]   --->   Operation 172 'load' 'input_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_17 : Operation 173 [1/1] (8.51ns)   --->   "%tmp_15_1_2_1 = mul nsw i32 %input_load_12, %kernel_load_3" [conv2D.c:54]   --->   Operation 173 'mul' 'tmp_15_1_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [1/1] (8.51ns)   --->   "%tmp_15_1_2_1_1 = mul nsw i32 %input_load_13, %kernel_load_4" [conv2D.c:54]   --->   Operation 174 'mul' 'tmp_15_1_2_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [1/1] (8.51ns)   --->   "%tmp_15_1_2_1_2 = mul nsw i32 %input_load_14, %kernel_load_5" [conv2D.c:54]   --->   Operation 175 'mul' 'tmp_15_1_2_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.74>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%input_addr_17 = getelementptr [25 x i32]* %input_r, i64 0, i64 17" [conv2D.c:41]   --->   Operation 176 'getelementptr' 'input_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [9 x i32]* %output_r, i64 0, i64 1" [conv2D.c:59]   --->   Operation 177 'getelementptr' 'output_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i32 %tmp9, %tmp8" [conv2D.c:54]   --->   Operation 178 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 179 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_0_1_2_2 = add nsw i32 %tmp10, %tmp7" [conv2D.c:54]   --->   Operation 179 'add' 'sum_2_0_1_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 180 [1/1] (2.32ns)   --->   "store i32 %sum_2_0_1_2_2, i32* %output_addr_1, align 4" [conv2D.c:59]   --->   Operation 180 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_18 : Operation 181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i32 %tmp_15_0_2_1_1, %tmp_15_0_2_1_2" [conv2D.c:54]   --->   Operation 181 'add' 'tmp18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp20 = add i32 %tmp_15_0_2_2_1, %tmp_15_0_2_2_2" [conv2D.c:54]   --->   Operation 182 'add' 'tmp20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 183 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp19 = add i32 %tmp20, %tmp_15_0_2_2" [conv2D.c:54]   --->   Operation 183 'add' 'tmp19' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 184 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp17 = add i32 %tmp19, %tmp18" [conv2D.c:54]   --->   Operation 184 'add' 'tmp17' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 185 [1/2] (2.32ns)   --->   "%input_load_16 = load i32* %input_addr_16, align 4" [conv2D.c:41]   --->   Operation 185 'load' 'input_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_18 : Operation 186 [2/2] (2.32ns)   --->   "%input_load_17 = load i32* %input_addr_17, align 4" [conv2D.c:41]   --->   Operation 186 'load' 'input_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_18 : Operation 187 [1/1] (8.51ns)   --->   "%tmp_15_1_0_2 = mul nsw i32 %input_load_15, %kernel_load_6" [conv2D.c:54]   --->   Operation 187 'mul' 'tmp_15_1_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (2.55ns)   --->   "%tmp37 = add i32 %tmp_15_1_2_0_2, %tmp_15_1_2_1" [conv2D.c:54]   --->   Operation 188 'add' 'tmp37' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/1] (8.51ns)   --->   "%tmp_15_2_0_0_1 = mul nsw i32 %input_load_11, %kernel_load_1" [conv2D.c:54]   --->   Operation 189 'mul' 'tmp_15_2_0_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/1] (8.51ns)   --->   "%tmp_15_2_0_0_2 = mul nsw i32 %input_load_12, %kernel_load_2" [conv2D.c:54]   --->   Operation 190 'mul' 'tmp_15_2_0_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/1] (8.51ns)   --->   "%tmp_15_2_0_1 = mul nsw i32 %input_load_15, %kernel_load_3" [conv2D.c:54]   --->   Operation 191 'mul' 'tmp_15_2_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.51>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "%input_addr_18 = getelementptr [25 x i32]* %input_r, i64 0, i64 18" [conv2D.c:41]   --->   Operation 192 'getelementptr' 'input_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 193 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [9 x i32]* %output_r, i64 0, i64 2" [conv2D.c:59]   --->   Operation 193 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp14 = add i32 %tmp16, %tmp15" [conv2D.c:54]   --->   Operation 194 'add' 'tmp14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 195 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_0_2_2_2 = add nsw i32 %tmp17, %tmp14" [conv2D.c:54]   --->   Operation 195 'add' 'sum_2_0_2_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 196 [1/1] (2.32ns)   --->   "store i32 %sum_2_0_2_2_2, i32* %output_addr_2, align 4" [conv2D.c:59]   --->   Operation 196 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 197 [1/2] (2.32ns)   --->   "%input_load_17 = load i32* %input_addr_17, align 4" [conv2D.c:41]   --->   Operation 197 'load' 'input_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 198 [2/2] (2.32ns)   --->   "%input_load_18 = load i32* %input_addr_18, align 4" [conv2D.c:41]   --->   Operation 198 'load' 'input_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 199 [1/1] (8.51ns)   --->   "%tmp_15_1_0_2_1 = mul nsw i32 %input_load_16, %kernel_load_7" [conv2D.c:54]   --->   Operation 199 'mul' 'tmp_15_1_0_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 200 [1/1] (8.51ns)   --->   "%tmp_15_1_1_2 = mul nsw i32 %input_load_16, %kernel_load_6" [conv2D.c:54]   --->   Operation 200 'mul' 'tmp_15_1_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 201 [1/1] (8.51ns)   --->   "%tmp_15_2_0_1_1 = mul nsw i32 %input_load_16, %kernel_load_4" [conv2D.c:54]   --->   Operation 201 'mul' 'tmp_15_2_0_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (2.55ns)   --->   "%tmp43 = add i32 %tmp_15_2, %tmp_15_2_0_0_1" [conv2D.c:54]   --->   Operation 202 'add' 'tmp43' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (2.55ns)   --->   "%tmp44 = add i32 %tmp_15_2_0_0_2, %tmp_15_2_0_1" [conv2D.c:54]   --->   Operation 203 'add' 'tmp44' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 204 [1/1] (8.51ns)   --->   "%tmp_15_2_1 = mul nsw i32 %input_load_11, %kernel_load" [conv2D.c:54]   --->   Operation 204 'mul' 'tmp_15_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.51>
ST_20 : Operation 205 [1/1] (0.00ns)   --->   "%input_addr_19 = getelementptr [25 x i32]* %input_r, i64 0, i64 19" [conv2D.c:41]   --->   Operation 205 'getelementptr' 'input_addr_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 206 [1/2] (2.32ns)   --->   "%input_load_18 = load i32* %input_addr_18, align 4" [conv2D.c:41]   --->   Operation 206 'load' 'input_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 207 [2/2] (2.32ns)   --->   "%input_load_19 = load i32* %input_addr_19, align 4" [conv2D.c:41]   --->   Operation 207 'load' 'input_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 208 [1/1] (8.51ns)   --->   "%tmp_15_1_0_2_2 = mul nsw i32 %input_load_17, %kernel_load_8" [conv2D.c:54]   --->   Operation 208 'mul' 'tmp_15_1_0_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 209 [1/1] (8.51ns)   --->   "%tmp_15_1_1_2_1 = mul nsw i32 %input_load_17, %kernel_load_7" [conv2D.c:54]   --->   Operation 209 'mul' 'tmp_15_1_1_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 210 [1/1] (8.51ns)   --->   "%tmp_15_1_2_2 = mul nsw i32 %input_load_17, %kernel_load_6" [conv2D.c:54]   --->   Operation 210 'mul' 'tmp_15_1_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 211 [1/1] (8.51ns)   --->   "%tmp_15_2_0_1_2 = mul nsw i32 %input_load_17, %kernel_load_5" [conv2D.c:54]   --->   Operation 211 'mul' 'tmp_15_2_0_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.74>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "%input_addr_20 = getelementptr [25 x i32]* %input_r, i64 0, i64 20" [conv2D.c:41]   --->   Operation 212 'getelementptr' 'input_addr_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 213 [1/2] (2.32ns)   --->   "%input_load_19 = load i32* %input_addr_19, align 4" [conv2D.c:41]   --->   Operation 213 'load' 'input_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp25 = add i32 %tmp_15_1_0_1_1, %tmp_15_1_0_1_2" [conv2D.c:54]   --->   Operation 214 'add' 'tmp25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp27 = add i32 %tmp_15_1_0_2_1, %tmp_15_1_0_2_2" [conv2D.c:54]   --->   Operation 215 'add' 'tmp27' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 216 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp26 = add i32 %tmp27, %tmp_15_1_0_2" [conv2D.c:54]   --->   Operation 216 'add' 'tmp26' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 217 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp24 = add i32 %tmp26, %tmp25" [conv2D.c:54]   --->   Operation 217 'add' 'tmp24' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 218 [1/1] (8.51ns)   --->   "%tmp_15_1_1_2_2 = mul nsw i32 %input_load_18, %kernel_load_8" [conv2D.c:54]   --->   Operation 218 'mul' 'tmp_15_1_1_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 219 [1/1] (8.51ns)   --->   "%tmp_15_1_2_2_1 = mul nsw i32 %input_load_18, %kernel_load_7" [conv2D.c:54]   --->   Operation 219 'mul' 'tmp_15_1_2_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 220 [2/2] (2.32ns)   --->   "%input_load_20 = load i32* %input_addr_20, align 4" [conv2D.c:41]   --->   Operation 220 'load' 'input_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_21 : Operation 221 [1/1] (8.51ns)   --->   "%tmp_15_2_1_0_1 = mul nsw i32 %input_load_12, %kernel_load_1" [conv2D.c:54]   --->   Operation 221 'mul' 'tmp_15_2_1_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 222 [1/1] (8.51ns)   --->   "%tmp_15_2_1_0_2 = mul nsw i32 %input_load_13, %kernel_load_2" [conv2D.c:54]   --->   Operation 222 'mul' 'tmp_15_2_1_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.74>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%input_addr_21 = getelementptr [25 x i32]* %input_r, i64 0, i64 21" [conv2D.c:41]   --->   Operation 223 'getelementptr' 'input_addr_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr [9 x i32]* %output_r, i64 0, i64 3" [conv2D.c:59]   --->   Operation 224 'getelementptr' 'output_addr_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp21 = add i32 %tmp23, %tmp22" [conv2D.c:54]   --->   Operation 225 'add' 'tmp21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 226 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_1_0_2_2 = add nsw i32 %tmp24, %tmp21" [conv2D.c:54]   --->   Operation 226 'add' 'sum_2_1_0_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 227 [1/1] (2.32ns)   --->   "store i32 %sum_2_1_0_2_2, i32* %output_addr_3, align 4" [conv2D.c:59]   --->   Operation 227 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp32 = add i32 %tmp_15_1_1_1_1, %tmp_15_1_1_1_2" [conv2D.c:54]   --->   Operation 228 'add' 'tmp32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp34 = add i32 %tmp_15_1_1_2_1, %tmp_15_1_1_2_2" [conv2D.c:54]   --->   Operation 229 'add' 'tmp34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 230 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp33 = add i32 %tmp34, %tmp_15_1_1_2" [conv2D.c:54]   --->   Operation 230 'add' 'tmp33' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 231 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp31 = add i32 %tmp33, %tmp32" [conv2D.c:54]   --->   Operation 231 'add' 'tmp31' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 232 [1/1] (8.51ns)   --->   "%tmp_15_1_2_2_2 = mul nsw i32 %input_load_19, %kernel_load_8" [conv2D.c:54]   --->   Operation 232 'mul' 'tmp_15_1_2_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 233 [1/2] (2.32ns)   --->   "%input_load_20 = load i32* %input_addr_20, align 4" [conv2D.c:41]   --->   Operation 233 'load' 'input_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 234 [2/2] (2.32ns)   --->   "%input_load_21 = load i32* %input_addr_21, align 4" [conv2D.c:41]   --->   Operation 234 'load' 'input_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_22 : Operation 235 [1/1] (8.51ns)   --->   "%tmp_15_2_1_1 = mul nsw i32 %input_load_16, %kernel_load_3" [conv2D.c:54]   --->   Operation 235 'mul' 'tmp_15_2_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 236 [1/1] (8.51ns)   --->   "%tmp_15_2_1_1_1 = mul nsw i32 %input_load_17, %kernel_load_4" [conv2D.c:54]   --->   Operation 236 'mul' 'tmp_15_2_1_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 237 [1/1] (8.51ns)   --->   "%tmp_15_2_1_1_2 = mul nsw i32 %input_load_18, %kernel_load_5" [conv2D.c:54]   --->   Operation 237 'mul' 'tmp_15_2_1_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 238 [1/1] (2.55ns)   --->   "%tmp50 = add i32 %tmp_15_2_1, %tmp_15_2_1_0_1" [conv2D.c:54]   --->   Operation 238 'add' 'tmp50' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.74>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%input_addr_22 = getelementptr [25 x i32]* %input_r, i64 0, i64 22" [conv2D.c:41]   --->   Operation 239 'getelementptr' 'input_addr_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr [9 x i32]* %output_r, i64 0, i64 4" [conv2D.c:59]   --->   Operation 240 'getelementptr' 'output_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp28 = add i32 %tmp30, %tmp29" [conv2D.c:54]   --->   Operation 241 'add' 'tmp28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 242 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_1_1_2_2 = add nsw i32 %tmp31, %tmp28" [conv2D.c:54]   --->   Operation 242 'add' 'sum_2_1_1_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 243 [1/1] (2.32ns)   --->   "store i32 %sum_2_1_1_2_2, i32* %output_addr_4, align 4" [conv2D.c:59]   --->   Operation 243 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_23 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp39 = add i32 %tmp_15_1_2_1_1, %tmp_15_1_2_1_2" [conv2D.c:54]   --->   Operation 244 'add' 'tmp39' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp41 = add i32 %tmp_15_1_2_2_1, %tmp_15_1_2_2_2" [conv2D.c:54]   --->   Operation 245 'add' 'tmp41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 246 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp40 = add i32 %tmp41, %tmp_15_1_2_2" [conv2D.c:54]   --->   Operation 246 'add' 'tmp40' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 247 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp38 = add i32 %tmp40, %tmp39" [conv2D.c:54]   --->   Operation 247 'add' 'tmp38' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 248 [1/2] (2.32ns)   --->   "%input_load_21 = load i32* %input_addr_21, align 4" [conv2D.c:41]   --->   Operation 248 'load' 'input_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_23 : Operation 249 [2/2] (2.32ns)   --->   "%input_load_22 = load i32* %input_addr_22, align 4" [conv2D.c:41]   --->   Operation 249 'load' 'input_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_23 : Operation 250 [1/1] (8.51ns)   --->   "%tmp_15_2_0_2 = mul nsw i32 %input_load_20, %kernel_load_6" [conv2D.c:54]   --->   Operation 250 'mul' 'tmp_15_2_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 251 [1/1] (2.55ns)   --->   "%tmp51 = add i32 %tmp_15_2_1_0_2, %tmp_15_2_1_1" [conv2D.c:54]   --->   Operation 251 'add' 'tmp51' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 252 [1/1] (8.51ns)   --->   "%tmp_15_2_2 = mul nsw i32 %input_load_12, %kernel_load" [conv2D.c:54]   --->   Operation 252 'mul' 'tmp_15_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 253 [1/1] (8.51ns)   --->   "%tmp_15_2_2_0_1 = mul nsw i32 %input_load_13, %kernel_load_1" [conv2D.c:54]   --->   Operation 253 'mul' 'tmp_15_2_2_0_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 254 [1/1] (8.51ns)   --->   "%tmp_15_2_2_0_2 = mul nsw i32 %input_load_14, %kernel_load_2" [conv2D.c:54]   --->   Operation 254 'mul' 'tmp_15_2_2_0_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.51>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%input_addr_23 = getelementptr [25 x i32]* %input_r, i64 0, i64 23" [conv2D.c:41]   --->   Operation 255 'getelementptr' 'input_addr_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "%output_addr_5 = getelementptr [9 x i32]* %output_r, i64 0, i64 5" [conv2D.c:59]   --->   Operation 256 'getelementptr' 'output_addr_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp35 = add i32 %tmp37, %tmp36" [conv2D.c:54]   --->   Operation 257 'add' 'tmp35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 258 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_1_2_2_2 = add nsw i32 %tmp38, %tmp35" [conv2D.c:54]   --->   Operation 258 'add' 'sum_2_1_2_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 259 [1/1] (2.32ns)   --->   "store i32 %sum_2_1_2_2_2, i32* %output_addr_5, align 4" [conv2D.c:59]   --->   Operation 259 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_24 : Operation 260 [1/2] (2.32ns)   --->   "%input_load_22 = load i32* %input_addr_22, align 4" [conv2D.c:41]   --->   Operation 260 'load' 'input_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_24 : Operation 261 [2/2] (2.32ns)   --->   "%input_load_23 = load i32* %input_addr_23, align 4" [conv2D.c:41]   --->   Operation 261 'load' 'input_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_24 : Operation 262 [1/1] (8.51ns)   --->   "%tmp_15_2_0_2_1 = mul nsw i32 %input_load_21, %kernel_load_7" [conv2D.c:54]   --->   Operation 262 'mul' 'tmp_15_2_0_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 263 [1/1] (8.51ns)   --->   "%tmp_15_2_1_2 = mul nsw i32 %input_load_21, %kernel_load_6" [conv2D.c:54]   --->   Operation 263 'mul' 'tmp_15_2_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 264 [1/1] (8.51ns)   --->   "%tmp_15_2_2_1 = mul nsw i32 %input_load_17, %kernel_load_3" [conv2D.c:54]   --->   Operation 264 'mul' 'tmp_15_2_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 265 [1/1] (8.51ns)   --->   "%tmp_15_2_2_1_1 = mul nsw i32 %input_load_18, %kernel_load_4" [conv2D.c:54]   --->   Operation 265 'mul' 'tmp_15_2_2_1_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 266 [1/1] (2.55ns)   --->   "%tmp57 = add i32 %tmp_15_2_2, %tmp_15_2_2_0_1" [conv2D.c:54]   --->   Operation 266 'add' 'tmp57' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.51>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%input_addr_24 = getelementptr [25 x i32]* %input_r, i64 0, i64 24" [conv2D.c:41]   --->   Operation 267 'getelementptr' 'input_addr_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 268 [1/2] (2.32ns)   --->   "%input_load_23 = load i32* %input_addr_23, align 4" [conv2D.c:41]   --->   Operation 268 'load' 'input_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 269 [2/2] (2.32ns)   --->   "%input_load_24 = load i32* %input_addr_24, align 4" [conv2D.c:41]   --->   Operation 269 'load' 'input_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 270 [1/1] (8.51ns)   --->   "%tmp_15_2_0_2_2 = mul nsw i32 %input_load_22, %kernel_load_8" [conv2D.c:54]   --->   Operation 270 'mul' 'tmp_15_2_0_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 271 [1/1] (8.51ns)   --->   "%tmp_15_2_1_2_1 = mul nsw i32 %input_load_22, %kernel_load_7" [conv2D.c:54]   --->   Operation 271 'mul' 'tmp_15_2_1_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 272 [1/1] (8.51ns)   --->   "%tmp_15_2_2_1_2 = mul nsw i32 %input_load_19, %kernel_load_5" [conv2D.c:54]   --->   Operation 272 'mul' 'tmp_15_2_2_1_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 273 [1/1] (8.51ns)   --->   "%tmp_15_2_2_2 = mul nsw i32 %input_load_22, %kernel_load_6" [conv2D.c:54]   --->   Operation 273 'mul' 'tmp_15_2_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 274 [1/1] (2.55ns)   --->   "%tmp58 = add i32 %tmp_15_2_2_0_2, %tmp_15_2_2_1" [conv2D.c:54]   --->   Operation 274 'add' 'tmp58' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.74>
ST_26 : Operation 275 [1/2] (2.32ns)   --->   "%input_load_24 = load i32* %input_addr_24, align 4" [conv2D.c:41]   --->   Operation 275 'load' 'input_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_26 : Operation 276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp46 = add i32 %tmp_15_2_0_1_1, %tmp_15_2_0_1_2" [conv2D.c:54]   --->   Operation 276 'add' 'tmp46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp48 = add i32 %tmp_15_2_0_2_1, %tmp_15_2_0_2_2" [conv2D.c:54]   --->   Operation 277 'add' 'tmp48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 278 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp47 = add i32 %tmp48, %tmp_15_2_0_2" [conv2D.c:54]   --->   Operation 278 'add' 'tmp47' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 279 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp45 = add i32 %tmp47, %tmp46" [conv2D.c:54]   --->   Operation 279 'add' 'tmp45' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 280 [1/1] (8.51ns)   --->   "%tmp_15_2_1_2_2 = mul nsw i32 %input_load_23, %kernel_load_8" [conv2D.c:54]   --->   Operation 280 'mul' 'tmp_15_2_1_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 281 [1/1] (8.51ns)   --->   "%tmp_15_2_2_2_1 = mul nsw i32 %input_load_23, %kernel_load_7" [conv2D.c:54]   --->   Operation 281 'mul' 'tmp_15_2_2_2_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.74>
ST_27 : Operation 282 [1/1] (0.00ns)   --->   "%output_addr_6 = getelementptr [9 x i32]* %output_r, i64 0, i64 6" [conv2D.c:59]   --->   Operation 282 'getelementptr' 'output_addr_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp42 = add i32 %tmp44, %tmp43" [conv2D.c:54]   --->   Operation 283 'add' 'tmp42' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 284 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_0_2_2 = add nsw i32 %tmp45, %tmp42" [conv2D.c:54]   --->   Operation 284 'add' 'sum_2_2_0_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 285 [1/1] (2.32ns)   --->   "store i32 %sum_2_2_0_2_2, i32* %output_addr_6, align 4" [conv2D.c:59]   --->   Operation 285 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_27 : Operation 286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp53 = add i32 %tmp_15_2_1_1_1, %tmp_15_2_1_1_2" [conv2D.c:54]   --->   Operation 286 'add' 'tmp53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp55 = add i32 %tmp_15_2_1_2_1, %tmp_15_2_1_2_2" [conv2D.c:54]   --->   Operation 287 'add' 'tmp55' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 288 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp54 = add i32 %tmp55, %tmp_15_2_1_2" [conv2D.c:54]   --->   Operation 288 'add' 'tmp54' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 289 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp52 = add i32 %tmp54, %tmp53" [conv2D.c:54]   --->   Operation 289 'add' 'tmp52' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 290 [1/1] (8.51ns)   --->   "%tmp_15_2_2_2_2 = mul nsw i32 %input_load_24, %kernel_load_8" [conv2D.c:54]   --->   Operation 290 'mul' 'tmp_15_2_2_2_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.74>
ST_28 : Operation 291 [1/1] (0.00ns)   --->   "%output_addr_7 = getelementptr [9 x i32]* %output_r, i64 0, i64 7" [conv2D.c:59]   --->   Operation 291 'getelementptr' 'output_addr_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp49 = add i32 %tmp51, %tmp50" [conv2D.c:54]   --->   Operation 292 'add' 'tmp49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 293 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_1_2_2 = add nsw i32 %tmp52, %tmp49" [conv2D.c:54]   --->   Operation 293 'add' 'sum_2_2_1_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 294 [1/1] (2.32ns)   --->   "store i32 %sum_2_2_1_2_2, i32* %output_addr_7, align 4" [conv2D.c:59]   --->   Operation 294 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_28 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp60 = add i32 %tmp_15_2_2_1_1, %tmp_15_2_2_1_2" [conv2D.c:54]   --->   Operation 295 'add' 'tmp60' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp62 = add i32 %tmp_15_2_2_2_1, %tmp_15_2_2_2_2" [conv2D.c:54]   --->   Operation 296 'add' 'tmp62' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 297 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp61 = add i32 %tmp62, %tmp_15_2_2_2" [conv2D.c:54]   --->   Operation 297 'add' 'tmp61' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 298 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp59 = add i32 %tmp61, %tmp60" [conv2D.c:54]   --->   Operation 298 'add' 'tmp59' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 6.69>
ST_29 : Operation 299 [1/1] (0.00ns)   --->   "%output_addr_8 = getelementptr [9 x i32]* %output_r, i64 0, i64 8" [conv2D.c:59]   --->   Operation 299 'getelementptr' 'output_addr_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %input_r) nounwind, !map !7"   --->   Operation 300 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !13"   --->   Operation 301 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %output_r) nounwind, !map !19"   --->   Operation 302 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"   --->   Operation 303 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 304 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([25 x i32]* %input_r, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [conv2D.c:7]   --->   Operation 304 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([25 x i32]* %input_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:7]   --->   Operation 305 'specinterface' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 306 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i32]* %kernel, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [conv2D.c:7]   --->   Operation 306 'specmemcore' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([9 x i32]* %kernel, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:7]   --->   Operation 307 'specinterface' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 308 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i32]* %output_r, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind" [conv2D.c:7]   --->   Operation 308 'specmemcore' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([9 x i32]* %output_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:7]   --->   Operation 309 'specinterface' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv2D.c:7]   --->   Operation 310 'specinterface' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2D.c:7]   --->   Operation 311 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp56 = add i32 %tmp58, %tmp57" [conv2D.c:54]   --->   Operation 312 'add' 'tmp56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 313 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_2_2_2_2_2 = add nsw i32 %tmp59, %tmp56" [conv2D.c:54]   --->   Operation 313 'add' 'sum_2_2_2_2_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 314 [1/1] (2.32ns)   --->   "store i32 %sum_2_2_2_2_2, i32* %output_addr_8, align 4" [conv2D.c:59]   --->   Operation 314 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_29 : Operation 315 [1/1] (0.00ns)   --->   "ret void" [conv2D.c:62]   --->   Operation 315 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr', conv2D.c:28) [4]  (0 ns)
	'load' operation ('input_load', conv2D.c:28) on array 'input_r' [59]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr_1', conv2D.c:28) [5]  (0 ns)
	'load' operation ('input_load_1', conv2D.c:28) on array 'input_r' [60]  (2.32 ns)

 <State 3>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_s', conv2D.c:54) [75]  (8.51 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_0_0_1', conv2D.c:54) [77]  (8.51 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_0_0_2', conv2D.c:54) [79]  (8.51 ns)

 <State 6>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_1_0_2', conv2D.c:54) [103]  (8.51 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_2_0_2', conv2D.c:54) [121]  (8.51 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_0_1', conv2D.c:54) [81]  (8.51 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_0_1_1', conv2D.c:54) [83]  (8.51 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_0_1_2', conv2D.c:54) [85]  (8.51 ns)

 <State 11>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_1_1_2', conv2D.c:54) [106]  (8.51 ns)

 <State 12>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_2_1_2', conv2D.c:54) [124]  (8.51 ns)

 <State 13>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_0_2', conv2D.c:54) [87]  (8.51 ns)

 <State 14>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_0_2_1', conv2D.c:54) [89]  (8.51 ns)

 <State 15>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_0_0_2_2', conv2D.c:54) [91]  (8.51 ns)

 <State 16>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp6', conv2D.c:54) [96]  (0 ns)
	'add' operation ('tmp5', conv2D.c:54) [97]  (4.37 ns)
	'add' operation ('tmp3', conv2D.c:54) [98]  (4.37 ns)

 <State 17>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp13', conv2D.c:54) [114]  (0 ns)
	'add' operation ('tmp12', conv2D.c:54) [115]  (4.37 ns)
	'add' operation ('tmp10', conv2D.c:54) [116]  (4.37 ns)

 <State 18>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp20', conv2D.c:54) [132]  (0 ns)
	'add' operation ('tmp19', conv2D.c:54) [133]  (4.37 ns)
	'add' operation ('tmp17', conv2D.c:54) [134]  (4.37 ns)

 <State 19>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_1_0_2_1', conv2D.c:54) [149]  (8.51 ns)

 <State 20>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_1_0_2_2', conv2D.c:54) [150]  (8.51 ns)

 <State 21>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp27', conv2D.c:54) [155]  (0 ns)
	'add' operation ('tmp26', conv2D.c:54) [156]  (4.37 ns)
	'add' operation ('tmp24', conv2D.c:54) [157]  (4.37 ns)

 <State 22>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp34', conv2D.c:54) [173]  (0 ns)
	'add' operation ('tmp33', conv2D.c:54) [174]  (4.37 ns)
	'add' operation ('tmp31', conv2D.c:54) [175]  (4.37 ns)

 <State 23>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp41', conv2D.c:54) [191]  (0 ns)
	'add' operation ('tmp40', conv2D.c:54) [192]  (4.37 ns)
	'add' operation ('tmp38', conv2D.c:54) [193]  (4.37 ns)

 <State 24>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_2_0_2_1', conv2D.c:54) [208]  (8.51 ns)

 <State 25>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_2_0_2_2', conv2D.c:54) [209]  (8.51 ns)

 <State 26>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp48', conv2D.c:54) [214]  (0 ns)
	'add' operation ('tmp47', conv2D.c:54) [215]  (4.37 ns)
	'add' operation ('tmp45', conv2D.c:54) [216]  (4.37 ns)

 <State 27>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp55', conv2D.c:54) [232]  (0 ns)
	'add' operation ('tmp54', conv2D.c:54) [233]  (4.37 ns)
	'add' operation ('tmp52', conv2D.c:54) [234]  (4.37 ns)

 <State 28>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp62', conv2D.c:54) [250]  (0 ns)
	'add' operation ('tmp61', conv2D.c:54) [251]  (4.37 ns)
	'add' operation ('tmp59', conv2D.c:54) [252]  (4.37 ns)

 <State 29>: 6.69ns
The critical path consists of the following:
	'add' operation ('tmp56', conv2D.c:54) [248]  (0 ns)
	'add' operation ('sum_2_2_2_2_2', conv2D.c:54) [253]  (4.37 ns)
	'store' operation (conv2D.c:59) of variable 'sum_2_2_2_2_2', conv2D.c:54 on array 'output_r' [254]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
