[06/16 11:37:49      0s] 
[06/16 11:37:49      0s] Cadence Innovus(TM) Implementation System.
[06/16 11:37:49      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/16 11:37:49      0s] 
[06/16 11:37:49      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[06/16 11:37:49      0s] Options:	
[06/16 11:37:49      0s] Date:		Thu Jun 16 11:37:49 2022
[06/16 11:37:49      0s] Host:		cimeld105 (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
[06/16 11:37:49      0s] OS:		Red Hat Enterprise Linux Server release 6.10 (Santiago)
[06/16 11:37:49      0s] 
[06/16 11:37:49      0s] License:
[06/16 11:37:49      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[06/16 11:37:49      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/16 11:38:00      9s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[06/16 11:38:00      9s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[06/16 11:38:00      9s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[06/16 11:38:00      9s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[06/16 11:38:00      9s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[06/16 11:38:00      9s] @(#)CDS: CPE v17.11-s095
[06/16 11:38:00      9s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[06/16 11:38:00      9s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[06/16 11:38:00      9s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[06/16 11:38:00      9s] @(#)CDS: RCDB 11.10
[06/16 11:38:00      9s] --- Running on cimeld105 (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB) ---
[06/16 11:38:00      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_22655_cimeld105_xph2app102_yD1Pfq.

[06/16 11:38:00      9s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[06/16 11:38:00      9s] 
[06/16 11:38:00      9s] **INFO:  MMMC transition support version v31-84 
[06/16 11:38:00      9s] 
[06/16 11:38:00      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/16 11:38:00      9s] <CMD> suppressMessage ENCEXT-2799
[06/16 11:38:00     10s] <CMD> getDrawView
[06/16 11:38:00     10s] <CMD> loadWorkspace -name Physical
[06/16 11:38:00     10s] <CMD> win
[06/16 11:38:11     11s] <CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
[06/16 11:38:11     11s] ---# TCL Script amsSetup.tcl loaded
[06/16 11:38:11     11s] <CMD> set init_layout_view {}
[06/16 11:38:11     11s] <CMD> set init_verilog {../INPUT_DATA/TOP_netlist.v ../INPUT_DATA/top_io.v}
[06/16 11:38:11     11s] <CMD> set init_mmmc_file ../SCRIPTS/view_definition.tcl
[06/16 11:38:11     11s] <CMD> set init_lef_file {/softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef}
[06/16 11:38:11     11s] <CMD> set init_top_cell top_io
[06/16 11:38:11     11s] <CMD> set init_gnd_net {gnd! gnd3r! gnd3o!}
[06/16 11:38:11     11s] <CMD> set init_pwr_net {vdd! vdd3r1! vdd3r2! vdd3o!}
[06/16 11:38:11     11s] <CMD> set cts_cell_list {CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15}
[06/16 11:38:17     11s] <CMD> init_design
[06/16 11:38:17     11s] #% Begin Load MMMC data ... (date=06/16 11:38:17, mem=448.4M)
[06/16 11:38:17     11s] #% End Load MMMC data ... (date=06/16 11:38:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=448.5M, current mem=448.5M)
[06/16 11:38:17     11s] 
[06/16 11:38:17     11s] Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef ...
[06/16 11:38:17     11s] **WARN: (IMPLF-228):	 ANTENNAOUTPUTDIFFAREA is specified and will be
[06/16 11:38:17     11s] applied to any OUTPUT PIN or INOUT PIN without ANTENNADIFFAREA. This often
[06/16 11:38:17     11s] causes a mismatch between process antenna violations found in Innovus
[06/16 11:38:17     11s] (during routing or verification) and violations found by external physical
[06/16 11:38:17     11s] verification tools. This global defaulting mechanism is obsolete in LEF
[06/16 11:38:17     11s] 5.5. The recommended solution is to remove ANTENNAOUTPUTDIFFAREA and add
[06/16 11:38:17     11s] ANTENNADIFFAREA to all OUTPUT or INOUT PINS in the MACROS in order to
[06/16 11:38:17     11s] avoid a mismatch in violations.
[06/16 11:38:17     11s] **WARN: (IMPLF-230):	 ANTENNAINOUTDIFFAREA is specified and will be
[06/16 11:38:17     11s] applied to any INOUT PIN without ANTENNADIFFAREA. This often causes a
[06/16 11:38:17     11s] mismatch between process antenna violations found in Innovus (during
[06/16 11:38:17     11s] routing or verification) and violations found by external physical
[06/16 11:38:17     11s] verification tools. This global defaulting mechanism is obsolete in
[06/16 11:38:17     11s] LEF 5.5. The recommended solution is to remove ANTENNAINOUTDIFFAREA
[06/16 11:38:17     11s] and add ANTENNADIFFAREA to all INOUT PINS in the MACROS in order to
[06/16 11:38:17     11s] avoid a mismatch in violations.
[06/16 11:38:17     11s] 
[06/16 11:38:17     11s] Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef ...
[06/16 11:38:17     11s] Set DBUPerIGU to M2 pitch 1400.
[06/16 11:38:17     11s] 
[06/16 11:38:17     11s] Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef ...
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-201' for more detail.
[06/16 11:38:17     11s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[06/16 11:38:17     11s] To increase the message display limit, refer to the product command reference manual.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/16 11:38:17     11s] Type 'man IMPLF-200' for more detail.
[06/16 11:38:17     11s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[06/16 11:38:17     11s] To increase the message display limit, refer to the product command reference manual.
[06/16 11:38:17     11s] 
[06/16 11:38:17     11s] viaInitial starts at Thu Jun 16 11:38:17 2022
viaInitial ends at Thu Jun 16 11:38:17 2022
Loading view definition file from ../SCRIPTS/view_definition.tcl
[06/16 11:38:17     11s] Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib' ...
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI210' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI211' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2110' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2111' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2112' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI212' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI220' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI221' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI222' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI310' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI311' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI312' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/16 11:38:17     11s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/16 11:38:17     11s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7673)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7685)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7816)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7828)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7959)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7971)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8102)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8114)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8245)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8257)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8388)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8400)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8531)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8543)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8668)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8680)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8805)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8817)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8942)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8954)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/16 11:38:17     12s] Read 248 cells in library 'c35_CORELIB_WC' 
[06/16 11:38:17     12s] Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_WC.lib' ...
[06/16 11:38:18     12s] Read 181 cells in library 'c35_IOLIB_WC' 
[06/16 11:38:18     12s] Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_BC.lib' ...
[06/16 11:38:18     12s] Read 248 cells in library 'c35_CORELIB_BC' 
[06/16 11:38:18     12s] Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_BC.lib' ...
[06/16 11:38:18     12s] Read 181 cells in library 'c35_IOLIB_BC' 
[06/16 11:38:18     12s] *** End library_loading (cpu=0.02min, real=0.02min, mem=40.0M, fe_cpu=0.21min, fe_real=0.48min, fe_mem=542.6M) ***
[06/16 11:38:18     12s] #% Begin Load netlist data ... (date=06/16 11:38:18, mem=542.6M)
[06/16 11:38:18     12s] *** Begin netlist parsing (mem=542.6M) ***
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
[06/16 11:38:18     12s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/16 11:38:18     12s] To increase the message display limit, refer to the product command reference manual.
[06/16 11:38:18     12s] Pin 'A' of cell 'VDD3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/16 11:38:18     12s] Pin 'A' of cell 'VDD3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/16 11:38:18     12s] Pin 'A' of cell 'VDD3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/16 11:38:18     12s] Pin 'A' of cell 'VDD3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/16 11:38:18     12s] Pin 'A' of cell 'GND3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/16 11:38:18     12s] Pin 'A' of cell 'GND3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/16 11:38:18     12s] Pin 'A' of cell 'GND3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/16 11:38:18     12s] Pin 'A' of cell 'GND3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/16 11:38:18     12s] Created 429 new cells from 4 timing libraries.
[06/16 11:38:18     12s] Reading netlist ...
[06/16 11:38:18     12s] Backslashed names will retain backslash and a trailing blank character.
[06/16 11:38:18     12s] **WARN: (IMPVL-324):	Module TOP in ../INPUT_DATA/TOP_netlist.v will overwrite the previous definition in another file.
[06/16 11:38:18     12s] Reading verilog netlist '../INPUT_DATA/TOP_netlist.v'
[06/16 11:38:18     12s] Reading verilog netlist '../INPUT_DATA/top_io.v'
[06/16 11:38:18     12s] **WARN: (IMPVL-209):	In Verilog file '../INPUT_DATA/top_io.v', check line 61 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[06/16 11:38:18     12s] Type 'man IMPVL-209' for more detail.
[06/16 11:38:18     12s] **WARN: (IMPVL-361):	Number of nets (3) more than bus (in_MUX_inSEL15) pin number (2).  The extra upper nets will be ignored.
[06/16 11:38:18     12s] 
[06/16 11:38:18     12s] *** Memory Usage v#1 (Current mem = 542.648M, initial mem = 184.402M) ***
[06/16 11:38:18     12s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=542.6M) ***
[06/16 11:38:18     12s] #% End Load netlist data ... (date=06/16 11:38:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=542.6M, current mem=484.1M)
[06/16 11:38:18     12s] Set top cell to top_io.
[06/16 11:38:18     13s] Hooked 858 DB cells to tlib cells.
[06/16 11:38:18     13s] Starting recursive module instantiation check.
[06/16 11:38:18     13s] No recursion found.
[06/16 11:38:18     13s] Building hierarchical netlist for Cell top_io ...
[06/16 11:38:18     13s] *** Netlist is unique.
[06/16 11:38:18     13s] ** info: there are 888 modules.
[06/16 11:38:18     13s] ** info: there are 7318 stdCell insts.
[06/16 11:38:18     13s] ** info: there are 43 Pad insts.
[06/16 11:38:18     13s] 
[06/16 11:38:18     13s] *** Memory Usage v#1 (Current mem = 584.070M, initial mem = 184.402M) ***
[06/16 11:38:18     13s] Initializing I/O assignment ...
[06/16 11:38:18     13s] Adjusting Core to Left to: 1.2000. Core to Bottom to: 0.2000.
[06/16 11:38:18     13s] **WARN: (IMPFP-3961):	The techSite 'corner_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/16 11:38:18     13s] Type 'man IMPFP-3961' for more detail.
[06/16 11:38:18     13s] **WARN: (IMPFP-3961):	The techSite 'ioSite_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/16 11:38:18     13s] Type 'man IMPFP-3961' for more detail.
[06/16 11:38:18     13s] **WARN: (IMPFP-3961):	The techSite 'blockSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/16 11:38:18     13s] Type 'man IMPFP-3961' for more detail.
[06/16 11:38:18     13s] **WARN: (IMPFP-3961):	The techSite 'portCellSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/16 11:38:18     13s] Type 'man IMPFP-3961' for more detail.
[06/16 11:38:18     13s] Set Default Net Delay as 1000 ps.
[06/16 11:38:18     13s] Set Default Net Load as 0.5 pF. 
[06/16 11:38:18     13s] Set Default Input Pin Transition as 0.1 ps.
[06/16 11:38:18     13s] **WARN: (IMPCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
[06/16 11:38:18     13s] Set CTS cells: CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15
[06/16 11:38:18     13s] Extraction setup Delayed 
[06/16 11:38:18     13s] *Info: initialize multi-corner CTS.
[06/16 11:38:19     13s] Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
[06/16 11:38:19     13s] Current (total cpu=0:00:13.3, real=0:00:30.0, peak res=630.2M, current mem=630.2M)
[06/16 11:38:19     13s] INFO (CTE): Constraints read successfully.
[06/16 11:38:19     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=638.3M, current mem=638.3M)
[06/16 11:38:19     13s] Current (total cpu=0:00:13.4, real=0:00:30.0, peak res=638.3M, current mem=638.3M)
[06/16 11:38:19     13s] Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
[06/16 11:38:19     13s] Current (total cpu=0:00:13.4, real=0:00:30.0, peak res=638.3M, current mem=638.3M)
[06/16 11:38:19     13s] INFO (CTE): Constraints read successfully.
[06/16 11:38:19     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=645.9M, current mem=645.9M)
[06/16 11:38:19     13s] Current (total cpu=0:00:13.4, real=0:00:30.0, peak res=645.9M, current mem=645.9M)
[06/16 11:38:19     13s] Reading timing constraints file '../INPUT_DATA/constraints_def_worst.sdc' ...
[06/16 11:38:19     13s] Current (total cpu=0:00:13.4, real=0:00:30.0, peak res=645.9M, current mem=645.9M)
[06/16 11:38:19     13s] INFO (CTE): Constraints read successfully.
[06/16 11:38:19     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=646.4M, current mem=646.4M)
[06/16 11:38:19     13s] Current (total cpu=0:00:13.4, real=0:00:30.0, peak res=646.4M, current mem=646.4M)
[06/16 11:38:19     13s] Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
[06/16 11:38:19     13s] Current (total cpu=0:00:13.4, real=0:00:30.0, peak res=646.4M, current mem=646.4M)
[06/16 11:38:19     13s] INFO (CTE): Constraints read successfully.
[06/16 11:38:19     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=646.7M, current mem=646.7M)
[06/16 11:38:19     13s] Current (total cpu=0:00:13.4, real=0:00:30.0, peak res=646.7M, current mem=646.7M)
[06/16 11:38:19     13s] Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
[06/16 11:38:19     13s] Current (total cpu=0:00:13.5, real=0:00:30.0, peak res=646.7M, current mem=646.7M)
[06/16 11:38:19     13s] INFO (CTE): Constraints read successfully.
[06/16 11:38:19     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=647.2M, current mem=647.2M)
[06/16 11:38:19     13s] Current (total cpu=0:00:13.5, real=0:00:30.0, peak res=647.2M, current mem=647.2M)
[06/16 11:38:19     13s] Reading timing constraints file '../INPUT_DATA/constraints_def_best.sdc' ...
[06/16 11:38:19     13s] Current (total cpu=0:00:13.5, real=0:00:30.0, peak res=647.2M, current mem=647.2M)
[06/16 11:38:19     13s] INFO (CTE): Constraints read successfully.
[06/16 11:38:19     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=647.5M, current mem=647.5M)
[06/16 11:38:19     13s] Current (total cpu=0:00:13.5, real=0:00:30.0, peak res=647.5M, current mem=647.5M)
[06/16 11:38:19     13s] Creating Cell Server ...(0, 1, 1, 1)
[06/16 11:38:19     13s] Summary for sequential cells identification: 
[06/16 11:38:19     13s]   Identified SBFF number: 32
[06/16 11:38:19     13s]   Identified MBFF number: 0
[06/16 11:38:19     13s]   Identified SB Latch number: 0
[06/16 11:38:19     13s]   Identified MB Latch number: 0
[06/16 11:38:19     13s]   Not identified SBFF number: 34
[06/16 11:38:19     13s]   Not identified MBFF number: 0
[06/16 11:38:19     13s]   Not identified SB Latch number: 0
[06/16 11:38:19     13s]   Not identified MB Latch number: 0
[06/16 11:38:19     13s]   Number of sequential cells which are not FFs: 23
[06/16 11:38:19     13s] Total number of combinational cells: 145
[06/16 11:38:19     13s] Total number of sequential cells: 89
[06/16 11:38:19     13s] Total number of tristate cells: 14
[06/16 11:38:19     13s] Total number of level shifter cells: 0
[06/16 11:38:19     13s] Total number of power gating cells: 0
[06/16 11:38:19     13s] Total number of isolation cells: 0
[06/16 11:38:19     13s] Total number of power switch cells: 0
[06/16 11:38:19     13s] Total number of pulse generator cells: 0
[06/16 11:38:19     13s] Total number of always on buffers: 0
[06/16 11:38:19     13s] Total number of retention cells: 0
[06/16 11:38:19     13s] List of usable buffers: BUF12 BUF15 BUF2 BUF6 BUF4 BUF8 CLKBU12 CLKBU15 CLKBU2 CLKBU6 CLKBU4 CLKBU8
[06/16 11:38:19     13s] Total number of usable buffers: 12
[06/16 11:38:19     13s] List of unusable buffers:
[06/16 11:38:19     13s] Total number of unusable buffers: 0
[06/16 11:38:19     13s] List of usable inverters: CLKIN1 CLKIN0 CLKIN12 CLKIN10 CLKIN15 CLKIN3 CLKIN2 CLKIN6 CLKIN4 CLKIN8 INV1 INV0 INV12 INV10 INV15 INV3 INV2 INV6 INV4 INV8
[06/16 11:38:19     13s] Total number of usable inverters: 20
[06/16 11:38:19     13s] List of unusable inverters:
[06/16 11:38:19     13s] Total number of unusable inverters: 0
[06/16 11:38:19     13s] List of identified usable delay cells: DLY12 DLY22 DLY32 DLY42
[06/16 11:38:19     13s] Total number of identified usable delay cells: 4
[06/16 11:38:19     13s] List of identified unusable delay cells:
[06/16 11:38:19     13s] Total number of identified unusable delay cells: 0
[06/16 11:38:19     13s] Creating Cell Server, finished. 
[06/16 11:38:19     13s] 
[06/16 11:38:19     13s] Deleting Cell Server ...
[06/16 11:38:19     13s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[06/16 11:38:19     13s] Extraction setup Started 
[06/16 11:38:19     13s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/16 11:38:19     13s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/16 11:38:19     13s] Type 'man IMPEXT-6202' for more detail.
[06/16 11:38:19     13s] Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable ...
[06/16 11:38:19     13s] Cap table was created using Encounter 10.11-s096_1.
[06/16 11:38:19     13s] Process name: c35b4_thick-worst.
[06/16 11:38:19     13s] Allocated an empty WireEdgeEnlargement table in rc_worst [1].
[06/16 11:38:19     13s] Allocated an empty WireEdgeEnlargement table in rc_worst [1].
[06/16 11:38:19     13s] Allocated an empty WireEdgeEnlargement table in rc_worst [2].
[06/16 11:38:19     13s] Allocated an empty WireEdgeEnlargement table in rc_worst [3].
[06/16 11:38:19     13s] Allocated an empty WireEdgeEnlargement table in rc_worst [4].
[06/16 11:38:19     13s] Allocated an empty WireEdgeEnlargement table in rc_worst [4].
[06/16 11:38:19     13s] Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable ...
[06/16 11:38:19     13s] Cap table was created using Encounter 10.11-s096_1.
[06/16 11:38:19     13s] Process name: c35b4_thick-best.
[06/16 11:38:19     13s] Allocated an empty WireEdgeEnlargement table in rc_best [1].
[06/16 11:38:19     13s] Allocated an empty WireEdgeEnlargement table in rc_best [1].
[06/16 11:38:19     13s] Allocated an empty WireEdgeEnlargement table in rc_best [2].
[06/16 11:38:19     13s] Allocated an empty WireEdgeEnlargement table in rc_best [3].
[06/16 11:38:19     13s] Allocated an empty WireEdgeEnlargement table in rc_best [4].
[06/16 11:38:19     13s] Allocated an empty WireEdgeEnlargement table in rc_best [4].
[06/16 11:38:19     13s] Importing multi-corner RC tables ... 
[06/16 11:38:19     13s] Summary of Active RC-Corners : 
[06/16 11:38:19     13s]  
[06/16 11:38:19     13s]  Analysis View: setup_func_max
[06/16 11:38:19     13s]     RC-Corner Name        : rc_worst
[06/16 11:38:19     13s]     RC-Corner Index       : 0
[06/16 11:38:19     13s]     RC-Corner Temperature : 125 Celsius
[06/16 11:38:19     13s]     RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable'
[06/16 11:38:19     13s]     RC-Corner PreRoute Res Factor         : 1
[06/16 11:38:19     13s]     RC-Corner PreRoute Cap Factor         : 1
[06/16 11:38:19     13s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/16 11:38:19     13s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/16 11:38:19     13s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/16 11:38:19     13s]     RC-Corner PreRoute Clock Res Factor   : 1
[06/16 11:38:19     13s]     RC-Corner PreRoute Clock Cap Factor   : 1
[06/16 11:38:19     13s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[06/16 11:38:19     13s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[06/16 11:38:19     13s]     RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-worst/qrcTechFile'
[06/16 11:38:19     13s]  
[06/16 11:38:19     13s]  Analysis View: hold_func_min
[06/16 11:38:19     13s]     RC-Corner Name        : rc_best
[06/16 11:38:19     13s]     RC-Corner Index       : 1
[06/16 11:38:19     13s]     RC-Corner Temperature : -25 Celsius
[06/16 11:38:19     13s]     RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable'
[06/16 11:38:19     13s]     RC-Corner PreRoute Res Factor         : 1
[06/16 11:38:19     13s]     RC-Corner PreRoute Cap Factor         : 1
[06/16 11:38:19     13s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/16 11:38:19     13s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/16 11:38:19     13s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/16 11:38:19     13s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/16 11:38:19     13s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/16 11:38:19     13s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/16 11:38:19     13s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/16 11:38:19     13s]     RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-best/qrcTechFile'
[06/16 11:38:19     13s] Technology file '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-worst/qrcTechFile' associated with first view 'setup_func_max' will be used as the primary corner for the multi-corner extraction.
[06/16 11:38:19     13s] 
[06/16 11:38:19     13s] *** Summary of all messages that are not suppressed in this session:
[06/16 11:38:19     13s] Severity  ID               Count  Summary                                  
[06/16 11:38:19     13s] WARNING   IMPLF-200          131  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/16 11:38:19     13s] WARNING   IMPLF-201          608  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/16 11:38:19     13s] WARNING   IMPLF-228            1   ANTENNAOUTPUTDIFFAREA is specified and ...
[06/16 11:38:19     13s] WARNING   IMPLF-230            1   ANTENNAINOUTDIFFAREA is specified and w...
[06/16 11:38:19     13s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[06/16 11:38:19     13s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[06/16 11:38:19     13s] WARNING   IMPCK-7003           1  Command "%s" is obsolete. Use "%s" as an...
[06/16 11:38:19     13s] WARNING   IMPVL-324            1  Module %s in %s will overwrite the previ...
[06/16 11:38:19     13s] WARNING   IMPVL-209            1  In Verilog file '%s', check line %d near...
[06/16 11:38:19     13s] WARNING   IMPVL-159         1401  Pin '%s' of cell '%s' is defined in LEF ...
[06/16 11:38:19     13s] WARNING   IMPVL-361            1  Number of nets (%d) more than bus (%s) p...
[06/16 11:38:19     13s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[06/16 11:38:19     13s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[06/16 11:38:19     13s] *** Message Summary: 2171 warning(s), 20 error(s)
[06/16 11:38:19     13s] 
[06/16 11:38:25     14s] <CMD> loadIoFile ../CONSTRAINTS/top_pads.io
[06/16 11:38:25     14s] Reading IO assignment file "../CONSTRAINTS/top_pads.io" ...
[06/16 11:38:25     14s] **WARN: (IMPFP-710):	File version 0 is too old.
[06/16 11:38:25     14s] IO file version '0' is too old, will try to place io cell any way.
[06/16 11:38:25     14s] <CMD> floorPlan -site standard -d {2400.8 2400.8 80 80 80 80} -noSnapToGrid -coreMarginsBy io
[06/16 11:38:25     14s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/16 11:38:25     14s] <CMD> deleteTrack
[06/16 11:38:25     14s] <CMD> add_tracks -offsets {M4 horiz 420.4 M4 vert 420.4 M3 horiz 420.4 M3 vert 420.4 M2 horiz 420.4 M2 vert 420.4 M1 horiz 420.4 M1 vert 420.4} -pitches {M4 horiz 1.6 M4 vert 1.6 M3 horiz 1.6 M3 vert 1.6 M2 horiz 1.6 M2 vert 1.6 M1 horiz 1.1 M1 vert 1.8}
[06/16 11:38:25     14s] **WARN: (IMPRM-129):	MET1 pitch is too small (1100). Reset to 1150.
[06/16 11:38:25     14s] Generated pitch 1.6 in MET4 is different from 1.4 defined in technology file in preferred direction.
[06/16 11:38:25     14s] Generated pitch 1.6 in MET3 is different from 1.3 defined in technology file in preferred direction.
[06/16 11:38:25     14s] Generated pitch 1.6 in MET2 is different from 1.4 defined in technology file in preferred direction.
[06/16 11:38:25     14s] Generated pitch 1.15 in MET1 is different from 1.3 defined in technology file in preferred direction.
[06/16 11:38:25     14s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/16 11:38:25     14s] The ring targets are set to core/block ring wires.
[06/16 11:38:25     14s] addRing command will consider rows while creating rings.
[06/16 11:38:25     14s] addRing command will disallow rings to go over rows.
[06/16 11:38:25     14s] addRing command will ignore shorts while creating rings.
[06/16 11:38:25     14s] <CMD> addRing -nets {gnd! vdd!} -type core_rings -follow core -layer {top MET1 bottom MET1 left MET2 right MET2} -width {top 20 bottom 20 left 20 right 20} -spacing {top 10 bottom 10 left 10 right 10} -offset {top 0.7 bottom 0.7 left 0.7 right 0.7} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[06/16 11:38:25     14s] #% Begin addRing (date=06/16 11:38:25, mem=759.7M)
[06/16 11:38:25     14s] 
[06/16 11:38:25     14s] Ring generation is complete.
[06/16 11:38:25     14s] vias are now being generated.
[06/16 11:38:25     14s] addRing created 8 wires.
[06/16 11:38:25     14s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[06/16 11:38:25     14s] +--------+----------------+----------------+
[06/16 11:38:25     14s] |  Layer |     Created    |     Deleted    |
[06/16 11:38:25     14s] +--------+----------------+----------------+
[06/16 11:38:25     14s] |  MET1  |        4       |       NA       |
[06/16 11:38:25     14s] |  VIA1  |        8       |        0       |
[06/16 11:38:25     14s] |  MET2  |        4       |       NA       |
[06/16 11:38:25     14s] +--------+----------------+----------------+
[06/16 11:38:25     14s] #% End addRing (date=06/16 11:38:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=761.7M, current mem=761.7M)
[06/16 11:38:25     14s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 5 -stripe_min_length 0 -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[06/16 11:38:25     14s] addStripe will allow jog to connect padcore ring and block ring.
[06/16 11:38:25     14s] Stripes will stop at the boundary of the specified area.
[06/16 11:38:25     14s] When breaking rings, the power planner will consider the existence of blocks.
[06/16 11:38:25     14s] Stripes will not extend to closest target.
[06/16 11:38:25     14s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/16 11:38:25     14s] Stripes will not be created over regions without power planning wires.
[06/16 11:38:25     14s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/16 11:38:25     14s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/16 11:38:25     14s] AddStripe segment minimum length set to 1
[06/16 11:38:25     14s] Global stripes will break 5.000000 user units from obstructed blocks.
[06/16 11:38:25     14s] <CMD> addStripe -nets {gnd! vdd!} -layer MET2 -direction vertical -width 5 -spacing 0.5 -number_of_sets 11 -start_from left -start_offset 80 -stop_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit MET4 -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit MET4 -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/16 11:38:25     14s] #% Begin addStripe (date=06/16 11:38:25, mem=761.7M)
[06/16 11:38:25     14s] 
[06/16 11:38:25     14s] Starting stripe generation ...
[06/16 11:38:25     14s] Non-Default Mode Option Settings :
[06/16 11:38:25     14s]   -spacing_from_block  5.00 
[06/16 11:38:25     14s] Stripe generation is complete.
[06/16 11:38:25     14s] vias are now being generated.
[06/16 11:38:25     14s] addStripe created 22 wires.
[06/16 11:38:25     14s] ViaGen created 44 vias, deleted 0 via to avoid violation.
[06/16 11:38:25     14s] +--------+----------------+----------------+
[06/16 11:38:25     14s] |  Layer |     Created    |     Deleted    |
[06/16 11:38:25     14s] +--------+----------------+----------------+
[06/16 11:38:25     14s] |  VIA1  |       44       |        0       |
[06/16 11:38:25     14s] |  MET2  |       22       |       NA       |
[06/16 11:38:25     14s] +--------+----------------+----------------+
[06/16 11:38:25     14s] #% End addStripe (date=06/16 11:38:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=762.6M, current mem=762.6M)
[06/16 11:38:25     14s] <CMD> clearGlobalNets
[06/16 11:38:25     14s] <CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
[06/16 11:38:25     14s] <CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
[06/16 11:38:25     14s] <CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR1 -module {}
[06/16 11:38:25     14s] <CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR2 -module {}
[06/16 11:38:25     14s] <CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR3 -module {}
[06/16 11:38:25     14s] <CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND1 -module {}
[06/16 11:38:25     14s] <CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND2 -module {}
[06/16 11:38:25     14s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[06/16 11:38:25     14s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1(1) MET4(4) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1(1) MET4(4) } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1(1) MET4(4) }
[06/16 11:38:25     14s] #% Begin sroute (date=06/16 11:38:25, mem=763.1M)
[06/16 11:38:25     14s] *** Begin SPECIAL ROUTE on Thu Jun 16 11:38:25 2022 ***
[06/16 11:38:25     14s] SPECIAL ROUTE ran on directory: /calcul/zigbee_project_2/implem/pnr/PNR_TOP_ANTHO_NETLIST_4/WORK
[06/16 11:38:25     14s] SPECIAL ROUTE ran on machine: cimeld105 (Linux 2.6.32-754.35.1.el6.x86_64 x86_64 3.00Ghz)
[06/16 11:38:25     14s] 
[06/16 11:38:25     14s] Begin option processing ...
[06/16 11:38:25     14s] srouteConnectPowerBump set to false
[06/16 11:38:25     14s] routeSelectNet set to "gnd! vdd!"
[06/16 11:38:25     14s] routeSpecial set to true
[06/16 11:38:25     14s] srouteBlockPin set to "useLef"
[06/16 11:38:25     14s] srouteBottomLayerLimit set to 1
[06/16 11:38:25     14s] srouteBottomTargetLayerLimit set to 1
[06/16 11:38:25     14s] srouteConnectConverterPin set to false
[06/16 11:38:25     14s] srouteCrossoverViaBottomLayer set to 1
[06/16 11:38:25     14s] srouteCrossoverViaTopLayer set to 4
[06/16 11:38:25     14s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[06/16 11:38:25     14s] srouteFollowCorePinEnd set to 3
[06/16 11:38:25     14s] srouteJogControl set to "preferWithChanges differentLayer"
[06/16 11:38:25     14s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[06/16 11:38:25     14s] sroutePadPinAllPorts set to true
[06/16 11:38:25     14s] sroutePreserveExistingRoutes set to true
[06/16 11:38:25     14s] srouteRoutePowerBarPortOnBothDir set to true
[06/16 11:38:25     14s] srouteStopBlockPin set to "nearestTarget"
[06/16 11:38:25     14s] srouteTopLayerLimit set to 4
[06/16 11:38:25     14s] srouteTopTargetLayerLimit set to 4
[06/16 11:38:25     14s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1633.00 megs.
[06/16 11:38:25     14s] 
[06/16 11:38:25     14s] Reading DB technology information...
[06/16 11:38:25     14s] Finished reading DB technology information.
[06/16 11:38:25     14s] Reading floorplan and netlist information...
[06/16 11:38:25     14s] Finished reading floorplan and netlist information.
[06/16 11:38:25     14s] Read in 8 layers, 4 routing layers, 1 overlap layer
[06/16 11:38:25     14s] Read in 518 macros, 52 used
[06/16 11:38:25     14s] Read in 89 components
[06/16 11:38:25     14s]   37 core components: 37 unplaced, 0 placed, 0 fixed
[06/16 11:38:25     14s]   48 pad components: 0 unplaced, 0 placed, 48 fixed
[06/16 11:38:25     14s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[06/16 11:38:25     14s] Read in 44 logical pins
[06/16 11:38:25     14s] Read in 44 nets
[06/16 11:38:25     14s] Read in 7 special nets, 2 routed
[06/16 11:38:25     14s] Read in 79 terminals
[06/16 11:38:25     14s] 2 nets selected.
[06/16 11:38:25     14s] 
[06/16 11:38:25     14s] Begin power routing ...
[06/16 11:38:25     14s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
[06/16 11:38:25     14s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
[06/16 11:38:25     14s] CPU time for FollowPin 0 seconds
[06/16 11:38:25     14s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd!. Use 'CLASS CORE' pad pins of net gnd! to create pad ring.
[06/16 11:38:25     14s] CPU time for FollowPin 0 seconds
[06/16 11:38:26     14s]   Number of IO ports routed: 5
[06/16 11:38:26     14s]   Number of Block ports routed: 0
[06/16 11:38:26     14s]   Number of Stripe ports routed: 0
[06/16 11:38:26     14s]   Number of Core ports routed: 242
[06/16 11:38:26     14s]   Number of Pad ports routed: 0
[06/16 11:38:26     14s]   Number of Power Bump ports routed: 0
[06/16 11:38:26     14s]   Number of Pad Ring connections: 3
[06/16 11:38:26     14s]   Number of Followpin connections: 121
[06/16 11:38:26     14s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 1647.00 megs.
[06/16 11:38:26     14s] 
[06/16 11:38:26     14s] 
[06/16 11:38:26     14s] 
[06/16 11:38:26     14s]  Begin updating DB with routing results ...
[06/16 11:38:26     14s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[06/16 11:38:26     14s] Pin and blockage extraction finished
[06/16 11:38:26     14s] 
[06/16 11:38:26     14s] sroute created 371 wires.
[06/16 11:38:26     14s] ViaGen created 247 vias, deleted 0 via to avoid violation.
[06/16 11:38:26     14s] +--------+----------------+----------------+
[06/16 11:38:26     14s] |  Layer |     Created    |     Deleted    |
[06/16 11:38:26     14s] +--------+----------------+----------------+
[06/16 11:38:26     14s] |  MET1  |       363      |       NA       |
[06/16 11:38:26     14s] |  VIA1  |       247      |        0       |
[06/16 11:38:26     14s] |  MET2  |        5       |       NA       |
[06/16 11:38:26     14s] |  MET4  |        3       |       NA       |
[06/16 11:38:26     14s] +--------+----------------+----------------+
[06/16 11:38:26     14s] #% End sroute (date=06/16 11:38:26, total cpu=0:00:00.3, real=0:00:01.0, peak res=777.6M, current mem=777.6M)
[06/16 11:38:26     14s] <CMD> editPowerVia -add_vias 1
[06/16 11:38:26     14s] #% Begin editPowerVia (date=06/16 11:38:26, mem=777.6M)
[06/16 11:38:26     14s] 
[06/16 11:38:26     14s] ViaGen created 1331 vias, deleted 0 via to avoid violation.
[06/16 11:38:26     14s] +--------+----------------+----------------+
[06/16 11:38:26     14s] |  Layer |     Created    |     Deleted    |
[06/16 11:38:26     14s] +--------+----------------+----------------+
[06/16 11:38:26     14s] |  VIA1  |      1331      |        0       |
[06/16 11:38:26     14s] +--------+----------------+----------------+
[06/16 11:38:26     14s] #% End editPowerVia (date=06/16 11:38:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=777.7M, current mem=777.7M)
[06/16 11:38:33     15s] <CMD> setDesignMode -process 250
[06/16 11:38:33     15s] Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[06/16 11:38:33     15s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[06/16 11:38:33     15s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[06/16 11:38:33     15s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[06/16 11:38:33     15s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[06/16 11:38:33     15s] Updating process node dependent CCOpt properties for the 250nm process node.
[06/16 11:38:33     15s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge ENDCAPL -rightEdge ENDCAPR
[06/16 11:38:33     15s] <CMD> addEndCap -prefix ENDCAP
[06/16 11:38:33     15s] #spOpts: N=250 VtWidth 
[06/16 11:38:33     15s] Core basic site is standard
[06/16 11:38:33     15s] Estimated cell power/ground rail width = 1.625 um
[06/16 11:38:33     15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/16 11:38:33     15s] Minimum row-size in sites for endcap insertion = 5.
[06/16 11:38:33     15s] Minimum number of sites for row blockage       = 1.
[06/16 11:38:33     15s] Inserted 120 pre-endcap <ENDCAPR> cells (prefix ENDCAP).
[06/16 11:38:33     15s] Inserted 120 post-endcap <ENDCAPL> cells (prefix ENDCAP).
[06/16 11:38:33     15s] For 240 new insts, *** Applied 7 GNC rules (cpu = 0:00:00.0)
[06/16 11:38:33     15s] <CMD> setMetalFill -gapSpacing 0.45 -layer MET1
[06/16 11:38:33     15s] <CMD> setMetalFill -gapSpacing 0.5 -layer MET2
[06/16 11:38:33     15s] <CMD> setMetalFill -gapSpacing 0.6 -layer MET3
[06/16 11:38:33     15s] <CMD> setMetalFill -gapSpacing 0.6 -layer MET4
[06/16 11:38:33     15s] <CMD> createPlaceBlockage -type hard -box { { 499.8   420.4 511.5   1980.4 } }
[06/16 11:38:33     15s] <CMD> createPlaceBlockage -type hard -box { { 636.75  420.4 648.45  1980.4 } }
[06/16 11:38:33     15s] <CMD> createPlaceBlockage -type hard -box { { 773.7   420.4 785.4   1980.4 } }
[06/16 11:38:33     15s] <CMD> createPlaceBlockage -type hard -box { { 910.65  420.4 922.35  1980.4 } }
[06/16 11:38:33     15s] <CMD> createPlaceBlockage -type hard -box { { 1047.6  420.4 1059.4  1980.4 } }
[06/16 11:38:33     15s] <CMD> createPlaceBlockage -type hard -box { { 1184.55 420.4 1196.25 1980.4 } }
[06/16 11:38:33     15s] <CMD> createPlaceBlockage -type hard -box { { 1321.5  420.4 1333.2  1980.4 } }
[06/16 11:38:33     15s] <CMD> createPlaceBlockage -type hard -box { { 1458.45 420.4 1470.15 1980.4 } }
[06/16 11:38:33     15s] <CMD> createPlaceBlockage -type hard -box { { 1595.4  420.4 1607.1  1980.4 } }
[06/16 11:38:33     15s] <CMD> createPlaceBlockage -type hard -box { { 1732.35 420.4 1744.05 1980.4 } }
[06/16 11:38:33     15s] <CMD> createPlaceBlockage -type hard -box { { 1869.3  420.4 1881    1980.4 } }
[06/16 11:38:33     15s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[06/16 11:38:33     15s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 1
[06/16 11:38:33     15s] <CMD> setPlaceMode -padForPinNearBorder true
[06/16 11:38:33     15s] <CMD> setOptMode -usefulSkew true
[06/16 11:38:33     15s] <CMD> setAnalysisMode -analysisType onChipVariation
[06/16 11:38:33     15s] <CMD> all_constraint_modes -active
[06/16 11:38:33     15s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[06/16 11:38:33     15s] <CMD> reset_path_group -all
[06/16 11:38:33     15s] <CMD> reset_path_exception
[06/16 11:38:33     15s] <CMD> group_path -name reg2reg 	-from $regs 		-to $regs
[06/16 11:38:33     15s] <CMD> group_path -name in2reg 	-from $input_ports 	-to $regs
[06/16 11:38:33     15s] <CMD> group_path -name reg2out 	-from $regs 		-to $output_ports
[06/16 11:38:33     15s] <CMD> group_path -name in2out 	-from $input_ports 	-to $output_ports
[06/16 11:38:33     15s] <CMD> group_path -name reg2gated 	-from $regs 		-to $gated_all
[06/16 11:38:33     15s] <CMD> group_path -name in2gated 	-from $input_ports 	-to $gated_all
[06/16 11:38:33     15s] <CMD> group_path -name reset2cdr -from inReset -to t_op/u_cdr/div1/o_nb_P_reg[3]/D
[06/16 11:38:33     15s] <CMD> group_path -name reset2cdr -from t_op/u_cdr/div1/o_nb_P_reg[4]/QN -to  t_op/u_cdr/phd1/cnt_phd/cnt_reg[4]/D
[06/16 11:38:33     15s] <CMD> set_interactive_constraint_modes {}
[06/16 11:38:33     15s] <CMD> setPathGroupOptions reg2reg -effortLevel high -slackAdjustment 0
[06/16 11:38:33     15s] Slack adjustment of 0 applied on reg2reg path_group
[06/16 11:38:33     15s] Effort level <high> specified for reg2reg path_group
[06/16 11:38:33     15s] <CMD> setPathGroupOptions in2reg -effortLevel high -slackAdjustment 0
[06/16 11:38:33     15s] Slack adjustment of 0 applied on in2reg path_group
[06/16 11:38:33     15s] Effort level <high> specified for in2reg path_group
[06/16 11:38:33     15s] <CMD> setPathGroupOptions reg2out -effortLevel high -slackAdjustment 0
[06/16 11:38:33     15s] Slack adjustment of 0 applied on reg2out path_group
[06/16 11:38:33     15s] Effort level <high> specified for reg2out path_group
[06/16 11:38:33     15s] <CMD> setPathGroupOptions in2out -effortLevel high -slackAdjustment 0
[06/16 11:38:33     15s] Slack adjustment of 0 applied on in2out path_group
[06/16 11:38:33     15s] Effort level <high> specified for in2out path_group
[06/16 11:38:33     15s] <CMD> setPathGroupOptions reg2gated -effortLevel high -slackAdjustment 0
[06/16 11:38:33     15s] **WARN: (IMPOPT-3602):	The specified path group name reg2gated is not defined.
[06/16 11:38:33     15s] Type 'man IMPOPT-3602' for more detail.
[06/16 11:38:33     15s] Slack adjustment of 0 applied on reg2gated path_group
[06/16 11:38:33     15s] Effort level <high> specified for reg2gated path_group
[06/16 11:38:33     15s] <CMD> setPathGroupOptions in2gated -effortLevel high -slackAdjustment 0
[06/16 11:38:33     15s] **WARN: (IMPOPT-3602):	The specified path group name in2gated is not defined.
[06/16 11:38:33     15s] Type 'man IMPOPT-3602' for more detail.
[06/16 11:38:33     15s] Slack adjustment of 0 applied on in2gated path_group
[06/16 11:38:33     15s] Effort level <high> specified for in2gated path_group
[06/16 11:38:33     15s] <CMD> setPathGroupOptions my_path -effortLevel high -slackAdjustment 0
[06/16 11:38:33     15s] **WARN: (IMPOPT-3602):	The specified path group name my_path is not defined.
[06/16 11:38:33     15s] Type 'man IMPOPT-3602' for more detail.
[06/16 11:38:33     15s] Slack adjustment of 0 applied on my_path path_group
[06/16 11:38:33     15s] Effort level <high> specified for my_path path_group
[06/16 11:38:33     15s] <CMD> place_opt_design
[06/16 11:38:33     15s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/16 11:38:33     15s] *** Starting GigaPlace ***
[06/16 11:38:33     15s] **INFO: user set placement options
[06/16 11:38:33     15s] setPlaceMode -padForPinNearBorder true
[06/16 11:38:33     15s] **INFO: user set opt options
[06/16 11:38:33     15s] setOptMode -usefulSkew true
[06/16 11:38:33     15s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/16 11:38:33     15s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1297, percentage of missing scan cell = 0.00% (0 / 1297)
[06/16 11:38:33     15s] *** Start deleteBufferTree ***
[06/16 11:38:34     15s] Info: Detect buffers to remove automatically.
[06/16 11:38:34     15s] Analyzing netlist ...
[06/16 11:38:34     15s] Updating netlist
[06/16 11:38:34     15s] AAE DB initialization (MEM=939.988 CPU=0:00:00.1 REAL=0:00:00.0) 
[06/16 11:38:34     15s] Start AAE Lib Loading. (MEM=939.988)
[06/16 11:38:34     15s] End AAE Lib Loading. (MEM=1141.27 CPU=0:00:00.0 Real=0:00:00.0)
[06/16 11:38:34     15s] 
[06/16 11:38:34     16s] *summary: 229 instances (buffers/inverters) removed
[06/16 11:38:34     16s] *** Finish deleteBufferTree (0:00:00.5) ***
[06/16 11:38:34     16s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/16 11:38:34     16s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/16 11:38:34     16s] Deleted 0 physical inst  (cell - / prefix -).
[06/16 11:38:34     16s] Did not delete 240 physical insts as they were marked preplaced.
[06/16 11:38:34     16s] No user setting net weight.
[06/16 11:38:34     16s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[06/16 11:38:34     16s] #spOpts: N=250 
[06/16 11:38:34     16s] #std cell=7333 (240 fixed + 7093 movable) #block=0 (0 floating + 0 preplaced)
[06/16 11:38:34     16s] #ioInst=52 #net=8052 #term=24460 #term/net=3.04, #fixedIo=52, #floatIo=0, #fixedPin=43, #floatPin=0
[06/16 11:38:34     16s] stdCell: 7333 single + 0 double + 0 multi
[06/16 11:38:34     16s] Total standard cell length = 67.6760 (mm), area = 0.8798 (mm^2)
[06/16 11:38:34     16s] Core basic site is standard
[06/16 11:38:34     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/16 11:38:34     16s] Apply auto density screen in pre-place stage.
[06/16 11:38:34     16s] Auto density screen increases utilization from 0.396 to 0.402
[06/16 11:38:34     16s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1141.3M
[06/16 11:38:34     16s] Average module density = 0.402.
[06/16 11:38:34     16s] Density for the design = 0.402.
[06/16 11:38:34     16s]        = stdcell_area 47860 sites (871052 um^2) / alloc_area 119088 sites (2167402 um^2).
[06/16 11:38:34     16s] Pin Density = 0.1830.
[06/16 11:38:34     16s]             = total # of pins 24460 / total area 133680.
[06/16 11:38:34     16s] Initial padding reaches pin density 0.342 for top
[06/16 11:38:34     16s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 20243.600
[06/16 11:38:34     16s] Initial padding increases density from 0.402 to 0.780 for top
[06/16 11:38:34     16s] === lastAutoLevel = 8 
[06/16 11:38:34     16s] [adp] 0:1:0:1
[06/16 11:38:34     16s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[06/16 11:38:35     16s] Iteration  1: Total net bbox = 1.020e+05 (5.28e+04 4.92e+04)
[06/16 11:38:35     16s]               Est.  stn bbox = 1.137e+05 (5.73e+04 5.64e+04)
[06/16 11:38:35     16s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1139.4M
[06/16 11:38:35     16s] Iteration  2: Total net bbox = 1.020e+05 (5.28e+04 4.92e+04)
[06/16 11:38:35     16s]               Est.  stn bbox = 1.137e+05 (5.73e+04 5.64e+04)
[06/16 11:38:35     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1139.4M
[06/16 11:38:35     16s] exp_mt_sequential is set from setPlaceMode option to 1
[06/16 11:38:35     16s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[06/16 11:38:35     16s] place_exp_mt_interval set to default 32
[06/16 11:38:35     16s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/16 11:38:36     16s] Iteration  3: Total net bbox = 1.152e+05 (6.31e+04 5.21e+04)
[06/16 11:38:36     16s]               Est.  stn bbox = 1.399e+05 (7.55e+04 6.44e+04)
[06/16 11:38:36     16s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1158.4M
[06/16 11:38:36     17s] Iteration  4: Total net bbox = 1.606e+05 (6.70e+04 9.36e+04)
[06/16 11:38:36     17s]               Est.  stn bbox = 1.999e+05 (8.12e+04 1.19e+05)
[06/16 11:38:36     17s]               cpu = 0:00:00.9 real = 0:00:00.0 mem = 1158.4M
[06/16 11:38:38     19s] Iteration  5: Total net bbox = 3.057e+05 (1.56e+05 1.50e+05)
[06/16 11:38:38     19s]               Est.  stn bbox = 3.723e+05 (1.86e+05 1.86e+05)
[06/16 11:38:38     19s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1158.4M
[06/16 11:38:40     21s] Iteration  6: Total net bbox = 3.695e+05 (1.81e+05 1.89e+05)
[06/16 11:38:40     21s]               Est.  stn bbox = 4.505e+05 (2.18e+05 2.32e+05)
[06/16 11:38:40     21s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1159.4M
[06/16 11:38:40     21s] Starting Early Global Route rough congestion estimation: mem = 1159.4M
[06/16 11:38:40     21s] (I)       Reading DB...
[06/16 11:38:40     21s] (I)       before initializing RouteDB syMemory usage = 1162.1 MB
[06/16 11:38:40     21s] (I)       congestionReportName   : 
[06/16 11:38:40     21s] (I)       layerRangeFor2DCongestion : 
[06/16 11:38:40     21s] (I)       buildTerm2TermWires    : 1
[06/16 11:38:40     21s] (I)       doTrackAssignment      : 1
[06/16 11:38:40     21s] (I)       dumpBookshelfFiles     : 0
[06/16 11:38:40     21s] (I)       numThreads             : 1
[06/16 11:38:40     21s] (I)       bufferingAwareRouting  : false
[06/16 11:38:40     21s] [NR-eGR] honorMsvRouteConstraint: false
[06/16 11:38:40     21s] (I)       honorPin               : false
[06/16 11:38:40     21s] (I)       honorPinGuide          : true
[06/16 11:38:40     21s] (I)       honorPartition         : false
[06/16 11:38:40     21s] (I)       allowPartitionCrossover: false
[06/16 11:38:40     21s] (I)       honorSingleEntry       : true
[06/16 11:38:40     21s] (I)       honorSingleEntryStrong : true
[06/16 11:38:40     21s] (I)       handleViaSpacingRule   : false
[06/16 11:38:40     21s] (I)       handleEolSpacingRule   : false
[06/16 11:38:40     21s] (I)       PDConstraint           : none
[06/16 11:38:40     21s] (I)       expBetterNDRHandling   : false
[06/16 11:38:40     21s] [NR-eGR] honorClockSpecNDR      : 0
[06/16 11:38:40     21s] (I)       routingEffortLevel     : 3
[06/16 11:38:40     21s] (I)       effortLevel            : standard
[06/16 11:38:40     21s] [NR-eGR] minRouteLayer          : 1
[06/16 11:38:40     21s] [NR-eGR] maxRouteLayer          : 4
[06/16 11:38:40     21s] (I)       relaxedTopLayerCeiling : 127
[06/16 11:38:40     21s] (I)       relaxedBottomLayerFloor: 2
[06/16 11:38:40     21s] (I)       numRowsPerGCell        : 8
[06/16 11:38:40     21s] (I)       speedUpLargeDesign     : 0
[06/16 11:38:40     21s] (I)       multiThreadingTA       : 1
[06/16 11:38:40     21s] (I)       blkAwareLayerSwitching : 1
[06/16 11:38:40     21s] (I)       optimizationMode       : false
[06/16 11:38:40     21s] (I)       routeSecondPG          : false
[06/16 11:38:40     21s] (I)       scenicRatioForLayerRelax: 0.00
[06/16 11:38:40     21s] (I)       detourLimitForLayerRelax: 0.00
[06/16 11:38:40     21s] (I)       punchThroughDistance   : 500.00
[06/16 11:38:40     21s] (I)       scenicBound            : 1.15
[06/16 11:38:40     21s] (I)       maxScenicToAvoidBlk    : 100.00
[06/16 11:38:40     21s] (I)       source-to-sink ratio   : 0.00
[06/16 11:38:40     21s] (I)       targetCongestionRatioH : 1.00
[06/16 11:38:40     21s] (I)       targetCongestionRatioV : 1.00
[06/16 11:38:40     21s] (I)       layerCongestionRatio   : 0.70
[06/16 11:38:40     21s] (I)       m1CongestionRatio      : 0.10
[06/16 11:38:40     21s] (I)       m2m3CongestionRatio    : 0.70
[06/16 11:38:40     21s] (I)       localRouteEffort       : 1.00
[06/16 11:38:40     21s] (I)       numSitesBlockedByOneVia: 8.00
[06/16 11:38:40     21s] (I)       supplyScaleFactorH     : 1.00
[06/16 11:38:40     21s] (I)       supplyScaleFactorV     : 1.00
[06/16 11:38:40     21s] (I)       highlight3DOverflowFactor: 0.00
[06/16 11:38:40     21s] (I)       doubleCutViaModelingRatio: 0.00
[06/16 11:38:40     21s] (I)       routeVias              : 
[06/16 11:38:40     21s] (I)       readTROption           : true
[06/16 11:38:40     21s] (I)       extraSpacingFactor     : 1.00
[06/16 11:38:40     21s] [NR-eGR] numTracksPerClockWire  : 0
[06/16 11:38:40     21s] (I)       routeSelectedNetsOnly  : false
[06/16 11:38:40     21s] (I)       clkNetUseMaxDemand     : false
[06/16 11:38:40     21s] (I)       extraDemandForClocks   : 0
[06/16 11:38:40     21s] (I)       steinerRemoveLayers    : false
[06/16 11:38:40     21s] (I)       demoteLayerScenicScale : 1.00
[06/16 11:38:40     21s] (I)       nonpreferLayerCostScale : 100.00
[06/16 11:38:40     21s] (I)       similarTopologyRoutingFast : false
[06/16 11:38:40     21s] (I)       spanningTreeRefinement : false
[06/16 11:38:40     21s] (I)       spanningTreeRefinementAlpha : 0.50
[06/16 11:38:40     21s] (I)       starting read tracks
[06/16 11:38:40     21s] (I)       build grid graph
[06/16 11:38:40     21s] (I)       build grid graph start
[06/16 11:38:40     21s] [NR-eGR] Layer1 has single uniform track structure
[06/16 11:38:40     21s] [NR-eGR] Layer2 has single uniform track structure
[06/16 11:38:40     21s] [NR-eGR] Layer3 has single uniform track structure
[06/16 11:38:40     21s] [NR-eGR] Layer4 has single uniform track structure
[06/16 11:38:40     21s] (I)       build grid graph end
[06/16 11:38:40     21s] (I)       numViaLayers=4
[06/16 11:38:40     21s] (I)       Reading via VIA1_PR for layer: 0 
[06/16 11:38:40     21s] (I)       Reading via VIA2_PR for layer: 1 
[06/16 11:38:40     21s] (I)       Reading via VIA3_PR for layer: 2 
[06/16 11:38:40     21s] (I)       end build via table
[06/16 11:38:40     21s] [NR-eGR] numRoutingBlks=0 numInstBlks=47849 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[06/16 11:38:40     21s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/16 11:38:40     21s] (I)       readDataFromPlaceDB
[06/16 11:38:40     21s] (I)       Read net information..
[06/16 11:38:40     21s] [NR-eGR] Read numTotalNets=8052  numIgnoredNets=0
[06/16 11:38:40     21s] (I)       Read testcase time = 0.000 seconds
[06/16 11:38:40     21s] 
[06/16 11:38:40     21s] (I)       read default dcut vias
[06/16 11:38:40     21s] (I)       Reading via VIA1_PR for layer: 0 
[06/16 11:38:40     21s] (I)       Reading via VIA2_PR for layer: 1 
[06/16 11:38:40     21s] (I)       Reading via VIA3_PR for layer: 2 
[06/16 11:38:40     21s] (I)       build grid graph start
[06/16 11:38:40     21s] (I)       build grid graph end
[06/16 11:38:40     21s] (I)       Model blockage into capacity
[06/16 11:38:40     21s] (I)       Read numBlocks=490391  numPreroutedWires=0  numCapScreens=0
[06/16 11:38:40     21s] (I)       blocked area on Layer1 : 29269254344375  (507.81%)
[06/16 11:38:40     21s] (I)       blocked area on Layer2 : 4480498240000  (77.73%)
[06/16 11:38:40     21s] (I)       blocked area on Layer3 : 4760212650000  (82.59%)
[06/16 11:38:40     21s] (I)       blocked area on Layer4 : 2484526360000  (43.11%)
[06/16 11:38:40     21s] (I)       Modeling time = 0.030 seconds
[06/16 11:38:40     21s] 
[06/16 11:38:40     21s] (I)       Number of ignored nets = 0
[06/16 11:38:40     21s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/16 11:38:40     21s] (I)       Number of clock nets = 1.  Ignored: No
[06/16 11:38:40     21s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/16 11:38:40     21s] (I)       Number of special nets = 0.  Ignored: Yes
[06/16 11:38:40     21s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/16 11:38:40     21s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/16 11:38:40     21s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/16 11:38:40     21s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/16 11:38:40     21s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/16 11:38:40     21s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/16 11:38:40     21s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1180.9 MB
[06/16 11:38:40     21s] (I)       Ndr track 0 does not exist
[06/16 11:38:40     21s] (I)       Layer1  viaCost=200.00
[06/16 11:38:40     21s] (I)       Layer2  viaCost=100.00
[06/16 11:38:40     21s] (I)       Layer3  viaCost=100.00
[06/16 11:38:40     21s] (I)       ---------------------Grid Graph Info--------------------
[06/16 11:38:40     21s] (I)       routing area        :  (0, 0) - (2400800, 2400800)
[06/16 11:38:40     21s] (I)       core area           :  (420400, 420400) - (1980400, 1980400)
[06/16 11:38:40     21s] (I)       Site Width          :  1400  (dbu)
[06/16 11:38:40     21s] (I)       Row Height          : 13000  (dbu)
[06/16 11:38:40     21s] (I)       GCell Width         : 104000  (dbu)
[06/16 11:38:40     21s] (I)       GCell Height        : 104000  (dbu)
[06/16 11:38:40     21s] (I)       grid                :    24    24     4
[06/16 11:38:40     21s] (I)       vertical capacity   :     0 104000     0 104000
[06/16 11:38:40     21s] (I)       horizontal capacity : 104000     0 104000     0
[06/16 11:38:40     21s] (I)       Default wire width  :   500   600   600   600
[06/16 11:38:40     21s] (I)       Default wire space  :   450   500   500   600
[06/16 11:38:40     21s] (I)       Default pitch size  :  1150  1600  1600  1600
[06/16 11:38:40     21s] (I)       First Track Coord   :  1300   800   800   800
[06/16 11:38:40     21s] (I)       Num tracks per GCell: 90.43 65.00 65.00 65.00
[06/16 11:38:40     21s] (I)       Total num of tracks :  2087  1500  1500  1500
[06/16 11:38:40     21s] (I)       Num of masks        :     1     1     1     1
[06/16 11:38:40     21s] (I)       Num of trim masks   :     0     0     0     0
[06/16 11:38:40     21s] (I)       --------------------------------------------------------
[06/16 11:38:40     21s] 
[06/16 11:38:40     21s] [NR-eGR] ============ Routing rule table ============
[06/16 11:38:40     21s] [NR-eGR] Rule id 0. Nets 8009 
[06/16 11:38:40     21s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/16 11:38:40     21s] [NR-eGR] Pitch:  L1=1150  L2=1600  L3=1600  L4=1600
[06/16 11:38:40     21s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/16 11:38:40     21s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/16 11:38:40     21s] [NR-eGR] ========================================
[06/16 11:38:40     21s] [NR-eGR] 
[06/16 11:38:40     21s] (I)       After initializing earlyGlobalRoute syMemory usage = 1180.9 MB
[06/16 11:38:40     21s] (I)       Loading and dumping file time : 0.07 seconds
[06/16 11:38:40     21s] (I)       ============= Initialization =============
[06/16 11:38:40     21s] (I)       numLocalWires=25337  numGlobalNetBranches=5279  numLocalNetBranches=7391
[06/16 11:38:40     21s] (I)       totalPins=24374  totalGlobalPin=6171 (25.32%)
[06/16 11:38:40     21s] (I)       total 2D Cap : 73010 = (32933 H, 40077 V)
[06/16 11:38:40     21s] (I)       ============  Phase 1a Route ============
[06/16 11:38:40     21s] (I)       Phase 1a runs 0.00 seconds
[06/16 11:38:40     21s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/16 11:38:40     21s] (I)       Usage: 4418 = (2202 H, 2216 V) = (6.69% H, 5.53% V) = (2.290e+05um H, 2.305e+05um V)
[06/16 11:38:40     21s] (I)       
[06/16 11:38:40     21s] (I)       ============  Phase 1b Route ============
[06/16 11:38:40     21s] (I)       Usage: 4418 = (2202 H, 2216 V) = (6.69% H, 5.53% V) = (2.290e+05um H, 2.305e+05um V)
[06/16 11:38:40     21s] (I)       
[06/16 11:38:40     21s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/16 11:38:40     21s] 
[06/16 11:38:40     21s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/16 11:38:40     21s] Finished Early Global Route rough congestion estimation: mem = 1180.9M
[06/16 11:38:40     21s] earlyGlobalRoute rough estimation gcell size 8 row height
[06/16 11:38:40     21s] Congestion driven padding in post-place stage.
[06/16 11:38:40     21s] Congestion driven padding increases utilization from 0.783 to 0.783
[06/16 11:38:40     21s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1180.9M
[06/16 11:38:40     21s] Global placement CDP skipped at cutLevel 7.
[06/16 11:38:40     21s] Iteration  7: Total net bbox = 3.893e+05 (1.98e+05 1.91e+05)
[06/16 11:38:40     21s]               Est.  stn bbox = 4.704e+05 (2.36e+05 2.34e+05)
[06/16 11:38:40     21s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1180.9M
[06/16 11:38:40     21s] Iteration  8: Total net bbox = 3.893e+05 (1.98e+05 1.91e+05)
[06/16 11:38:40     21s]               Est.  stn bbox = 4.704e+05 (2.36e+05 2.34e+05)
[06/16 11:38:40     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1180.9M
[06/16 11:38:42     23s] Starting Early Global Route rough congestion estimation: mem = 1180.9M
[06/16 11:38:42     23s] (I)       Reading DB...
[06/16 11:38:42     23s] (I)       before initializing RouteDB syMemory usage = 1180.9 MB
[06/16 11:38:42     23s] (I)       congestionReportName   : 
[06/16 11:38:42     23s] (I)       layerRangeFor2DCongestion : 
[06/16 11:38:42     23s] (I)       buildTerm2TermWires    : 1
[06/16 11:38:42     23s] (I)       doTrackAssignment      : 1
[06/16 11:38:42     23s] (I)       dumpBookshelfFiles     : 0
[06/16 11:38:42     23s] (I)       numThreads             : 1
[06/16 11:38:42     23s] (I)       bufferingAwareRouting  : false
[06/16 11:38:42     23s] [NR-eGR] honorMsvRouteConstraint: false
[06/16 11:38:42     23s] (I)       honorPin               : false
[06/16 11:38:42     23s] (I)       honorPinGuide          : true
[06/16 11:38:42     23s] (I)       honorPartition         : false
[06/16 11:38:42     23s] (I)       allowPartitionCrossover: false
[06/16 11:38:42     23s] (I)       honorSingleEntry       : true
[06/16 11:38:42     23s] (I)       honorSingleEntryStrong : true
[06/16 11:38:42     23s] (I)       handleViaSpacingRule   : false
[06/16 11:38:42     23s] (I)       handleEolSpacingRule   : false
[06/16 11:38:42     23s] (I)       PDConstraint           : none
[06/16 11:38:42     23s] (I)       expBetterNDRHandling   : false
[06/16 11:38:42     23s] [NR-eGR] honorClockSpecNDR      : 0
[06/16 11:38:42     23s] (I)       routingEffortLevel     : 3
[06/16 11:38:42     23s] (I)       effortLevel            : standard
[06/16 11:38:42     23s] [NR-eGR] minRouteLayer          : 1
[06/16 11:38:42     23s] [NR-eGR] maxRouteLayer          : 4
[06/16 11:38:42     23s] (I)       relaxedTopLayerCeiling : 127
[06/16 11:38:42     23s] (I)       relaxedBottomLayerFloor: 2
[06/16 11:38:42     23s] (I)       numRowsPerGCell        : 4
[06/16 11:38:42     23s] (I)       speedUpLargeDesign     : 0
[06/16 11:38:42     23s] (I)       multiThreadingTA       : 1
[06/16 11:38:42     23s] (I)       blkAwareLayerSwitching : 1
[06/16 11:38:42     23s] (I)       optimizationMode       : false
[06/16 11:38:42     23s] (I)       routeSecondPG          : false
[06/16 11:38:42     23s] (I)       scenicRatioForLayerRelax: 0.00
[06/16 11:38:42     23s] (I)       detourLimitForLayerRelax: 0.00
[06/16 11:38:42     23s] (I)       punchThroughDistance   : 500.00
[06/16 11:38:42     23s] (I)       scenicBound            : 1.15
[06/16 11:38:42     23s] (I)       maxScenicToAvoidBlk    : 100.00
[06/16 11:38:42     23s] (I)       source-to-sink ratio   : 0.00
[06/16 11:38:42     23s] (I)       targetCongestionRatioH : 1.00
[06/16 11:38:42     23s] (I)       targetCongestionRatioV : 1.00
[06/16 11:38:42     23s] (I)       layerCongestionRatio   : 0.70
[06/16 11:38:42     23s] (I)       m1CongestionRatio      : 0.10
[06/16 11:38:42     23s] (I)       m2m3CongestionRatio    : 0.70
[06/16 11:38:42     23s] (I)       localRouteEffort       : 1.00
[06/16 11:38:42     23s] (I)       numSitesBlockedByOneVia: 8.00
[06/16 11:38:42     23s] (I)       supplyScaleFactorH     : 1.00
[06/16 11:38:42     23s] (I)       supplyScaleFactorV     : 1.00
[06/16 11:38:42     23s] (I)       highlight3DOverflowFactor: 0.00
[06/16 11:38:42     23s] (I)       doubleCutViaModelingRatio: 0.00
[06/16 11:38:42     23s] (I)       routeVias              : 
[06/16 11:38:42     23s] (I)       readTROption           : true
[06/16 11:38:42     23s] (I)       extraSpacingFactor     : 1.00
[06/16 11:38:42     23s] [NR-eGR] numTracksPerClockWire  : 0
[06/16 11:38:42     23s] (I)       routeSelectedNetsOnly  : false
[06/16 11:38:42     23s] (I)       clkNetUseMaxDemand     : false
[06/16 11:38:42     23s] (I)       extraDemandForClocks   : 0
[06/16 11:38:42     23s] (I)       steinerRemoveLayers    : false
[06/16 11:38:42     23s] (I)       demoteLayerScenicScale : 1.00
[06/16 11:38:42     23s] (I)       nonpreferLayerCostScale : 100.00
[06/16 11:38:42     23s] (I)       similarTopologyRoutingFast : false
[06/16 11:38:42     23s] (I)       spanningTreeRefinement : false
[06/16 11:38:42     23s] (I)       spanningTreeRefinementAlpha : 0.50
[06/16 11:38:42     23s] (I)       starting read tracks
[06/16 11:38:42     23s] (I)       build grid graph
[06/16 11:38:42     23s] (I)       build grid graph start
[06/16 11:38:42     23s] [NR-eGR] Layer1 has single uniform track structure
[06/16 11:38:42     23s] [NR-eGR] Layer2 has single uniform track structure
[06/16 11:38:42     23s] [NR-eGR] Layer3 has single uniform track structure
[06/16 11:38:42     23s] [NR-eGR] Layer4 has single uniform track structure
[06/16 11:38:42     23s] (I)       build grid graph end
[06/16 11:38:42     23s] (I)       numViaLayers=4
[06/16 11:38:42     23s] (I)       Reading via VIA1_PR for layer: 0 
[06/16 11:38:42     23s] (I)       Reading via VIA2_PR for layer: 1 
[06/16 11:38:42     23s] (I)       Reading via VIA3_PR for layer: 2 
[06/16 11:38:42     23s] (I)       end build via table
[06/16 11:38:42     23s] [NR-eGR] numRoutingBlks=0 numInstBlks=47849 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[06/16 11:38:42     23s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/16 11:38:42     23s] (I)       readDataFromPlaceDB
[06/16 11:38:42     23s] (I)       Read net information..
[06/16 11:38:42     23s] [NR-eGR] Read numTotalNets=8052  numIgnoredNets=0
[06/16 11:38:42     23s] (I)       Read testcase time = 0.000 seconds
[06/16 11:38:42     23s] 
[06/16 11:38:42     23s] (I)       read default dcut vias
[06/16 11:38:42     23s] (I)       Reading via VIA1_PR for layer: 0 
[06/16 11:38:42     23s] (I)       Reading via VIA2_PR for layer: 1 
[06/16 11:38:42     23s] (I)       Reading via VIA3_PR for layer: 2 
[06/16 11:38:42     23s] (I)       build grid graph start
[06/16 11:38:42     23s] (I)       build grid graph end
[06/16 11:38:42     23s] (I)       Model blockage into capacity
[06/16 11:38:42     23s] (I)       Read numBlocks=490391  numPreroutedWires=0  numCapScreens=0
[06/16 11:38:42     23s] (I)       blocked area on Layer1 : 29269254344375  (507.81%)
[06/16 11:38:42     23s] (I)       blocked area on Layer2 : 4480498240000  (77.73%)
[06/16 11:38:42     23s] (I)       blocked area on Layer3 : 4760212650000  (82.59%)
[06/16 11:38:42     23s] (I)       blocked area on Layer4 : 2484526360000  (43.11%)
[06/16 11:38:42     23s] (I)       Modeling time = 0.030 seconds
[06/16 11:38:42     23s] 
[06/16 11:38:42     23s] (I)       Number of ignored nets = 0
[06/16 11:38:42     23s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/16 11:38:42     23s] (I)       Number of clock nets = 1.  Ignored: No
[06/16 11:38:42     23s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/16 11:38:42     23s] (I)       Number of special nets = 0.  Ignored: Yes
[06/16 11:38:42     23s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/16 11:38:42     23s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/16 11:38:42     23s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/16 11:38:42     23s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/16 11:38:42     23s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/16 11:38:42     23s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/16 11:38:42     23s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1190.9 MB
[06/16 11:38:42     23s] (I)       Ndr track 0 does not exist
[06/16 11:38:42     23s] (I)       Layer1  viaCost=200.00
[06/16 11:38:42     23s] (I)       Layer2  viaCost=100.00
[06/16 11:38:42     23s] (I)       Layer3  viaCost=100.00
[06/16 11:38:42     23s] (I)       ---------------------Grid Graph Info--------------------
[06/16 11:38:42     23s] (I)       routing area        :  (0, 0) - (2400800, 2400800)
[06/16 11:38:42     23s] (I)       core area           :  (420400, 420400) - (1980400, 1980400)
[06/16 11:38:42     23s] (I)       Site Width          :  1400  (dbu)
[06/16 11:38:42     23s] (I)       Row Height          : 13000  (dbu)
[06/16 11:38:42     23s] (I)       GCell Width         : 52000  (dbu)
[06/16 11:38:42     23s] (I)       GCell Height        : 52000  (dbu)
[06/16 11:38:42     23s] (I)       grid                :    47    47     4
[06/16 11:38:42     23s] (I)       vertical capacity   :     0 52000     0 52000
[06/16 11:38:42     23s] (I)       horizontal capacity : 52000     0 52000     0
[06/16 11:38:42     23s] (I)       Default wire width  :   500   600   600   600
[06/16 11:38:42     23s] (I)       Default wire space  :   450   500   500   600
[06/16 11:38:42     23s] (I)       Default pitch size  :  1150  1600  1600  1600
[06/16 11:38:42     23s] (I)       First Track Coord   :  1300   800   800   800
[06/16 11:38:42     23s] (I)       Num tracks per GCell: 45.22 32.50 32.50 32.50
[06/16 11:38:42     23s] (I)       Total num of tracks :  2087  1500  1500  1500
[06/16 11:38:42     23s] (I)       Num of masks        :     1     1     1     1
[06/16 11:38:42     23s] (I)       Num of trim masks   :     0     0     0     0
[06/16 11:38:42     23s] (I)       --------------------------------------------------------
[06/16 11:38:42     23s] 
[06/16 11:38:42     23s] [NR-eGR] ============ Routing rule table ============
[06/16 11:38:42     23s] [NR-eGR] Rule id 0. Nets 8009 
[06/16 11:38:42     23s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/16 11:38:42     23s] [NR-eGR] Pitch:  L1=1150  L2=1600  L3=1600  L4=1600
[06/16 11:38:42     23s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/16 11:38:42     23s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/16 11:38:42     23s] [NR-eGR] ========================================
[06/16 11:38:42     23s] [NR-eGR] 
[06/16 11:38:42     23s] (I)       After initializing earlyGlobalRoute syMemory usage = 1190.9 MB
[06/16 11:38:42     23s] (I)       Loading and dumping file time : 0.07 seconds
[06/16 11:38:42     23s] (I)       ============= Initialization =============
[06/16 11:38:42     23s] (I)       numLocalWires=18731  numGlobalNetBranches=4516  numLocalNetBranches=4851
[06/16 11:38:42     23s] (I)       totalPins=24374  totalGlobalPin=11022 (45.22%)
[06/16 11:38:42     23s] (I)       total 2D Cap : 141508 = (63410 H, 78098 V)
[06/16 11:38:42     23s] (I)       ============  Phase 1a Route ============
[06/16 11:38:42     23s] (I)       Phase 1a runs 0.00 seconds
[06/16 11:38:42     23s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/16 11:38:42     23s] (I)       Usage: 9836 = (5034 H, 4802 V) = (7.94% H, 6.15% V) = (2.618e+05um H, 2.497e+05um V)
[06/16 11:38:42     23s] (I)       
[06/16 11:38:42     23s] (I)       ============  Phase 1b Route ============
[06/16 11:38:42     23s] (I)       Usage: 9836 = (5034 H, 4802 V) = (7.94% H, 6.15% V) = (2.618e+05um H, 2.497e+05um V)
[06/16 11:38:42     23s] (I)       
[06/16 11:38:42     23s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/16 11:38:42     23s] 
[06/16 11:38:42     23s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/16 11:38:42     23s] Finished Early Global Route rough congestion estimation: mem = 1190.9M
[06/16 11:38:42     23s] earlyGlobalRoute rough estimation gcell size 4 row height
[06/16 11:38:42     23s] Congestion driven padding in post-place stage.
[06/16 11:38:42     23s] Congestion driven padding increases utilization from 0.783 to 0.783
[06/16 11:38:42     23s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1190.9M
[06/16 11:38:42     23s] Global placement CDP skipped at cutLevel 9.
[06/16 11:38:42     23s] Iteration  9: Total net bbox = 4.190e+05 (2.14e+05 2.05e+05)
[06/16 11:38:42     23s]               Est.  stn bbox = 5.050e+05 (2.54e+05 2.51e+05)
[06/16 11:38:42     23s]               cpu = 0:00:02.1 real = 0:00:02.0 mem = 1190.9M
[06/16 11:38:42     23s] Iteration 10: Total net bbox = 4.190e+05 (2.14e+05 2.05e+05)
[06/16 11:38:42     23s]               Est.  stn bbox = 5.050e+05 (2.54e+05 2.51e+05)
[06/16 11:38:42     23s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1190.9M
[06/16 11:38:50     31s] Iteration 11: Total net bbox = 5.135e+05 (2.61e+05 2.53e+05)
[06/16 11:38:50     31s]               Est.  stn bbox = 6.014e+05 (3.01e+05 3.00e+05)
[06/16 11:38:50     31s]               cpu = 0:00:07.6 real = 0:00:08.0 mem = 1190.9M
[06/16 11:38:50     31s] Iteration 12: Total net bbox = 5.135e+05 (2.61e+05 2.53e+05)
[06/16 11:38:50     31s]               Est.  stn bbox = 6.014e+05 (3.01e+05 3.00e+05)
[06/16 11:38:50     31s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1190.9M
[06/16 11:38:50     31s] Iteration 13: Total net bbox = 5.135e+05 (2.61e+05 2.53e+05)
[06/16 11:38:50     31s]               Est.  stn bbox = 6.014e+05 (3.01e+05 3.00e+05)
[06/16 11:38:50     31s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1190.9M
[06/16 11:38:50     31s] Finished Global Placement (cpu=0:00:15.3, real=0:00:16.0, mem=1190.9M)
[06/16 11:38:50     31s] Solver runtime cpu: 0:00:14.5 real: 0:00:14.3
[06/16 11:38:50     31s] Core Placement runtime cpu: 0:00:15.0 real: 0:00:16.0
[06/16 11:38:50     31s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/16 11:38:50     31s] Type 'man IMPSP-9025' for more detail.
[06/16 11:38:50     31s] #spOpts: N=250 mergeVia=F 
[06/16 11:38:50     31s] Core basic site is standard
[06/16 11:38:50     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/16 11:38:50     31s] *** Starting refinePlace (0:00:31.4 mem=1190.9M) ***
[06/16 11:38:50     31s] Total net bbox length = 5.135e+05 (2.608e+05 2.527e+05) (ext = 2.590e+04)
[06/16 11:38:50     31s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/16 11:38:50     31s] Starting refinePlace ...
[06/16 11:38:50     31s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[06/16 11:38:50     31s] Density distribution unevenness ratio = 9.267%
[06/16 11:38:50     31s]   Spread Effort: high, standalone mode, useDDP on.
[06/16 11:38:50     31s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1190.9MB) @(0:00:31.4 - 0:00:31.4).
[06/16 11:38:50     31s] Move report: preRPlace moves 7093 insts, mean move: 3.70 um, max move: 17.95 um
[06/16 11:38:50     31s] 	Max move on inst (t_op/u_inFIFO/U260): (436.24, 1787.89) --> (428.80, 1798.40)
[06/16 11:38:50     31s] 	Length: 12 sites, height: 1 rows, site name: standard, cell type: IMUX40
[06/16 11:38:50     31s] wireLenOptFixPriorityInst 0 inst fixed
[06/16 11:38:50     31s] Placement tweakage begins.
[06/16 11:38:50     31s] wire length = 6.611e+05
[06/16 11:38:51     32s] wire length = 6.270e+05
[06/16 11:38:51     32s] Placement tweakage ends.
[06/16 11:38:51     32s] Move report: tweak moves 891 insts, mean move: 22.72 um, max move: 89.40 um
[06/16 11:38:51     32s] 	Max move on inst (t_op/u_inFIFO/FIFO_reg[8][0]): (728.40, 1837.40) --> (678.00, 1798.40)
[06/16 11:38:51     32s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:01.0, mem=1190.9MB) @(0:00:31.4 - 0:00:32.2).
[06/16 11:38:51     32s] Move report: legalization moves 36 insts, mean move: 4.91 um, max move: 24.20 um
[06/16 11:38:51     32s] 	Max move on inst (t_op/u_outFIFO/r98/U2_3): (487.60, 641.40) --> (476.40, 628.40)
[06/16 11:38:51     32s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1190.9MB) @(0:00:32.2 - 0:00:32.2).
[06/16 11:38:51     32s] Move report: Detail placement moves 7093 insts, mean move: 6.33 um, max move: 90.74 um
[06/16 11:38:51     32s] 	Max move on inst (t_op/u_inFIFO/FIFO_reg[8][0]): (727.59, 1839.55) --> (678.00, 1798.40)
[06/16 11:38:51     32s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1190.9MB
[06/16 11:38:51     32s] Statistics of distance of Instance movement in refine placement:
[06/16 11:38:51     32s]   maximum (X+Y) =        90.74 um
[06/16 11:38:51     32s]   inst (t_op/u_inFIFO/FIFO_reg[8][0]) with max move: (727.585, 1839.55) -> (678, 1798.4)
[06/16 11:38:51     32s]   mean    (X+Y) =         6.33 um
[06/16 11:38:51     32s] Total instances flipped for WireLenOpt: 519
[06/16 11:38:51     32s] Summary Report:
[06/16 11:38:51     32s] Instances move: 7093 (out of 7093 movable)
[06/16 11:38:51     32s] Instances flipped: 0
[06/16 11:38:51     32s] Mean displacement: 6.33 um
[06/16 11:38:51     32s] Max displacement: 90.74 um (Instance: t_op/u_inFIFO/FIFO_reg[8][0]) (727.585, 1839.55) -> (678, 1798.4)
[06/16 11:38:51     32s] 	Length: 19 sites, height: 1 rows, site name: standard, cell type: DFE1
[06/16 11:38:51     32s] Total instances moved : 7093
[06/16 11:38:51     32s] Total net bbox length = 4.889e+05 (2.321e+05 2.568e+05) (ext = 2.591e+04)
[06/16 11:38:51     32s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1190.9MB
[06/16 11:38:51     32s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1190.9MB) @(0:00:31.4 - 0:00:32.2).
[06/16 11:38:51     32s] *** Finished refinePlace (0:00:32.2 mem=1190.9M) ***
[06/16 11:38:51     32s] *** Finished Initial Placement (cpu=0:00:16.2, real=0:00:17.0, mem=1190.9M) ***
[06/16 11:38:51     32s] #spOpts: N=250 mergeVia=F 
[06/16 11:38:51     32s] Core basic site is standard
[06/16 11:38:51     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/16 11:38:51     32s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[06/16 11:38:51     32s] Density distribution unevenness ratio = 9.164%
[06/16 11:38:51     32s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/16 11:38:51     32s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/16 11:38:51     32s] Starting congestion repair ...
[06/16 11:38:51     32s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/16 11:38:51     32s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/16 11:38:51     32s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/16 11:38:51     32s] Starting Early Global Route congestion estimation: mem = 1190.9M
[06/16 11:38:51     32s] (I)       Reading DB...
[06/16 11:38:51     32s] (I)       before initializing RouteDB syMemory usage = 1190.9 MB
[06/16 11:38:51     32s] (I)       congestionReportName   : 
[06/16 11:38:51     32s] (I)       layerRangeFor2DCongestion : 
[06/16 11:38:51     32s] (I)       buildTerm2TermWires    : 1
[06/16 11:38:51     32s] (I)       doTrackAssignment      : 1
[06/16 11:38:51     32s] (I)       dumpBookshelfFiles     : 0
[06/16 11:38:51     32s] (I)       numThreads             : 1
[06/16 11:38:51     32s] (I)       bufferingAwareRouting  : false
[06/16 11:38:51     32s] [NR-eGR] honorMsvRouteConstraint: false
[06/16 11:38:51     32s] (I)       honorPin               : false
[06/16 11:38:51     32s] (I)       honorPinGuide          : true
[06/16 11:38:51     32s] (I)       honorPartition         : false
[06/16 11:38:51     32s] (I)       allowPartitionCrossover: false
[06/16 11:38:51     32s] (I)       honorSingleEntry       : true
[06/16 11:38:51     32s] (I)       honorSingleEntryStrong : true
[06/16 11:38:51     32s] (I)       handleViaSpacingRule   : false
[06/16 11:38:51     32s] (I)       handleEolSpacingRule   : false
[06/16 11:38:51     32s] (I)       PDConstraint           : none
[06/16 11:38:51     32s] (I)       expBetterNDRHandling   : false
[06/16 11:38:51     32s] [NR-eGR] honorClockSpecNDR      : 0
[06/16 11:38:51     32s] (I)       routingEffortLevel     : 3
[06/16 11:38:51     32s] (I)       effortLevel            : standard
[06/16 11:38:51     32s] [NR-eGR] minRouteLayer          : 1
[06/16 11:38:51     32s] [NR-eGR] maxRouteLayer          : 4
[06/16 11:38:51     32s] (I)       relaxedTopLayerCeiling : 127
[06/16 11:38:51     32s] (I)       relaxedBottomLayerFloor: 2
[06/16 11:38:51     32s] (I)       numRowsPerGCell        : 1
[06/16 11:38:51     32s] (I)       speedUpLargeDesign     : 0
[06/16 11:38:51     32s] (I)       multiThreadingTA       : 1
[06/16 11:38:51     32s] (I)       blkAwareLayerSwitching : 1
[06/16 11:38:51     32s] (I)       optimizationMode       : false
[06/16 11:38:51     32s] (I)       routeSecondPG          : false
[06/16 11:38:51     32s] (I)       scenicRatioForLayerRelax: 0.00
[06/16 11:38:51     32s] (I)       detourLimitForLayerRelax: 0.00
[06/16 11:38:51     32s] (I)       punchThroughDistance   : 500.00
[06/16 11:38:51     32s] (I)       scenicBound            : 1.15
[06/16 11:38:51     32s] (I)       maxScenicToAvoidBlk    : 100.00
[06/16 11:38:51     32s] (I)       source-to-sink ratio   : 0.00
[06/16 11:38:51     32s] (I)       targetCongestionRatioH : 1.00
[06/16 11:38:51     32s] (I)       targetCongestionRatioV : 1.00
[06/16 11:38:51     32s] (I)       layerCongestionRatio   : 0.70
[06/16 11:38:51     32s] (I)       m1CongestionRatio      : 0.10
[06/16 11:38:51     32s] (I)       m2m3CongestionRatio    : 0.70
[06/16 11:38:51     32s] (I)       localRouteEffort       : 1.00
[06/16 11:38:51     32s] (I)       numSitesBlockedByOneVia: 8.00
[06/16 11:38:51     32s] (I)       supplyScaleFactorH     : 1.00
[06/16 11:38:51     32s] (I)       supplyScaleFactorV     : 1.00
[06/16 11:38:51     32s] (I)       highlight3DOverflowFactor: 0.00
[06/16 11:38:51     32s] (I)       doubleCutViaModelingRatio: 0.00
[06/16 11:38:51     32s] (I)       routeVias              : 
[06/16 11:38:51     32s] (I)       readTROption           : true
[06/16 11:38:51     32s] (I)       extraSpacingFactor     : 1.00
[06/16 11:38:51     32s] [NR-eGR] numTracksPerClockWire  : 0
[06/16 11:38:51     32s] (I)       routeSelectedNetsOnly  : false
[06/16 11:38:51     32s] (I)       clkNetUseMaxDemand     : false
[06/16 11:38:51     32s] (I)       extraDemandForClocks   : 0
[06/16 11:38:51     32s] (I)       steinerRemoveLayers    : false
[06/16 11:38:51     32s] (I)       demoteLayerScenicScale : 1.00
[06/16 11:38:51     32s] (I)       nonpreferLayerCostScale : 100.00
[06/16 11:38:51     32s] (I)       similarTopologyRoutingFast : false
[06/16 11:38:51     32s] (I)       spanningTreeRefinement : false
[06/16 11:38:51     32s] (I)       spanningTreeRefinementAlpha : 0.50
[06/16 11:38:51     32s] (I)       starting read tracks
[06/16 11:38:51     32s] (I)       build grid graph
[06/16 11:38:51     32s] (I)       build grid graph start
[06/16 11:38:51     32s] [NR-eGR] Layer1 has single uniform track structure
[06/16 11:38:51     32s] [NR-eGR] Layer2 has single uniform track structure
[06/16 11:38:51     32s] [NR-eGR] Layer3 has single uniform track structure
[06/16 11:38:51     32s] [NR-eGR] Layer4 has single uniform track structure
[06/16 11:38:51     32s] (I)       build grid graph end
[06/16 11:38:51     32s] (I)       numViaLayers=4
[06/16 11:38:51     32s] (I)       Reading via VIA1_PR for layer: 0 
[06/16 11:38:51     32s] (I)       Reading via VIA2_PR for layer: 1 
[06/16 11:38:51     32s] (I)       Reading via VIA3_PR for layer: 2 
[06/16 11:38:51     32s] (I)       end build via table
[06/16 11:38:51     32s] [NR-eGR] numRoutingBlks=0 numInstBlks=47849 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[06/16 11:38:51     32s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/16 11:38:51     32s] (I)       readDataFromPlaceDB
[06/16 11:38:51     32s] (I)       Read net information..
[06/16 11:38:51     32s] [NR-eGR] Read numTotalNets=8052  numIgnoredNets=0
[06/16 11:38:51     32s] (I)       Read testcase time = 0.000 seconds
[06/16 11:38:51     32s] 
[06/16 11:38:51     32s] (I)       read default dcut vias
[06/16 11:38:51     32s] (I)       Reading via VIA1_PR for layer: 0 
[06/16 11:38:51     32s] (I)       Reading via VIA2_PR for layer: 1 
[06/16 11:38:51     32s] (I)       Reading via VIA3_PR for layer: 2 
[06/16 11:38:51     32s] (I)       build grid graph start
[06/16 11:38:51     32s] (I)       build grid graph end
[06/16 11:38:51     32s] (I)       Model blockage into capacity
[06/16 11:38:51     32s] (I)       Read numBlocks=490391  numPreroutedWires=0  numCapScreens=0
[06/16 11:38:51     32s] (I)       blocked area on Layer1 : 29269254344375  (507.81%)
[06/16 11:38:51     32s] (I)       blocked area on Layer2 : 4480498240000  (77.73%)
[06/16 11:38:51     32s] (I)       blocked area on Layer3 : 4760212650000  (82.59%)
[06/16 11:38:51     32s] (I)       blocked area on Layer4 : 2484526360000  (43.11%)
[06/16 11:38:51     32s] (I)       Modeling time = 0.040 seconds
[06/16 11:38:51     32s] 
[06/16 11:38:51     32s] (I)       Number of ignored nets = 0
[06/16 11:38:51     32s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/16 11:38:51     32s] (I)       Number of clock nets = 1.  Ignored: No
[06/16 11:38:51     32s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/16 11:38:51     32s] (I)       Number of special nets = 0.  Ignored: Yes
[06/16 11:38:51     32s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/16 11:38:51     32s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/16 11:38:51     32s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/16 11:38:51     32s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/16 11:38:51     32s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/16 11:38:51     32s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/16 11:38:51     32s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1190.9 MB
[06/16 11:38:51     32s] (I)       Ndr track 0 does not exist
[06/16 11:38:51     32s] (I)       Layer1  viaCost=200.00
[06/16 11:38:51     32s] (I)       Layer2  viaCost=100.00
[06/16 11:38:51     32s] (I)       Layer3  viaCost=100.00
[06/16 11:38:51     32s] (I)       ---------------------Grid Graph Info--------------------
[06/16 11:38:51     32s] (I)       routing area        :  (0, 0) - (2400800, 2400800)
[06/16 11:38:51     32s] (I)       core area           :  (420400, 420400) - (1980400, 1980400)
[06/16 11:38:51     32s] (I)       Site Width          :  1400  (dbu)
[06/16 11:38:51     32s] (I)       Row Height          : 13000  (dbu)
[06/16 11:38:51     32s] (I)       GCell Width         : 13000  (dbu)
[06/16 11:38:51     32s] (I)       GCell Height        : 13000  (dbu)
[06/16 11:38:51     32s] (I)       grid                :   185   185     4
[06/16 11:38:51     32s] (I)       vertical capacity   :     0 13000     0 13000
[06/16 11:38:51     32s] (I)       horizontal capacity : 13000     0 13000     0
[06/16 11:38:51     32s] (I)       Default wire width  :   500   600   600   600
[06/16 11:38:51     32s] (I)       Default wire space  :   450   500   500   600
[06/16 11:38:51     32s] (I)       Default pitch size  :  1150  1600  1600  1600
[06/16 11:38:51     32s] (I)       First Track Coord   :  1300   800   800   800
[06/16 11:38:51     32s] (I)       Num tracks per GCell: 11.30  8.12  8.12  8.12
[06/16 11:38:51     32s] (I)       Total num of tracks :  2087  1500  1500  1500
[06/16 11:38:51     32s] (I)       Num of masks        :     1     1     1     1
[06/16 11:38:51     32s] (I)       Num of trim masks   :     0     0     0     0
[06/16 11:38:51     32s] (I)       --------------------------------------------------------
[06/16 11:38:51     32s] 
[06/16 11:38:51     32s] [NR-eGR] ============ Routing rule table ============
[06/16 11:38:51     32s] [NR-eGR] Rule id 0. Nets 8009 
[06/16 11:38:51     32s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/16 11:38:51     32s] [NR-eGR] Pitch:  L1=1150  L2=1600  L3=1600  L4=1600
[06/16 11:38:51     32s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/16 11:38:51     32s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/16 11:38:51     32s] [NR-eGR] ========================================
[06/16 11:38:51     32s] [NR-eGR] 
[06/16 11:38:51     32s] (I)       After initializing earlyGlobalRoute syMemory usage = 1190.9 MB
[06/16 11:38:51     32s] (I)       Loading and dumping file time : 0.08 seconds
[06/16 11:38:51     32s] (I)       ============= Initialization =============
[06/16 11:38:51     32s] (I)       totalPins=24393  totalGlobalPin=24239 (99.37%)
[06/16 11:38:51     32s] (I)       total 2D Cap : 550544 = (235308 H, 315236 V)
[06/16 11:38:51     32s] [NR-eGR] Layer group 1: route 8009 net(s) in layer range [1, 4]
[06/16 11:38:51     32s] (I)       ============  Phase 1a Route ============
[06/16 11:38:51     32s] (I)       Phase 1a runs 0.01 seconds
[06/16 11:38:51     32s] (I)       Usage: 46723 = (22420 H, 24303 V) = (9.53% H, 7.71% V) = (2.915e+05um H, 3.159e+05um V)
[06/16 11:38:51     32s] (I)       
[06/16 11:38:51     32s] (I)       ============  Phase 1b Route ============
[06/16 11:38:51     32s] (I)       Usage: 46723 = (22420 H, 24303 V) = (9.53% H, 7.71% V) = (2.915e+05um H, 3.159e+05um V)
[06/16 11:38:51     32s] (I)       
[06/16 11:38:51     32s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.073990e+05um
[06/16 11:38:51     32s] (I)       ============  Phase 1c Route ============
[06/16 11:38:51     32s] (I)       Usage: 46723 = (22420 H, 24303 V) = (9.53% H, 7.71% V) = (2.915e+05um H, 3.159e+05um V)
[06/16 11:38:51     32s] (I)       
[06/16 11:38:51     32s] (I)       ============  Phase 1d Route ============
[06/16 11:38:51     32s] (I)       Usage: 46723 = (22420 H, 24303 V) = (9.53% H, 7.71% V) = (2.915e+05um H, 3.159e+05um V)
[06/16 11:38:51     32s] (I)       
[06/16 11:38:51     32s] (I)       ============  Phase 1e Route ============
[06/16 11:38:51     32s] (I)       Phase 1e runs 0.00 seconds
[06/16 11:38:51     32s] (I)       Usage: 46723 = (22420 H, 24303 V) = (9.53% H, 7.71% V) = (2.915e+05um H, 3.159e+05um V)
[06/16 11:38:51     32s] (I)       
[06/16 11:38:51     32s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.073990e+05um
[06/16 11:38:51     32s] [NR-eGR] 
[06/16 11:38:51     32s] (I)       ============  Phase 1l Route ============
[06/16 11:38:51     32s] (I)       Phase 1l runs 0.00 seconds
[06/16 11:38:51     32s] (I)       
[06/16 11:38:51     32s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/16 11:38:51     32s] [NR-eGR]                OverCon            
[06/16 11:38:51     32s] [NR-eGR]                 #Gcell     %Gcell
[06/16 11:38:51     32s] [NR-eGR] Layer              (1)    OverCon 
[06/16 11:38:51     32s] [NR-eGR] ------------------------------------
[06/16 11:38:51     32s] [NR-eGR] Layer1      11( 0.11%)   ( 0.11%) 
[06/16 11:38:51     32s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[06/16 11:38:51     32s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[06/16 11:38:51     32s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[06/16 11:38:51     32s] [NR-eGR] ------------------------------------
[06/16 11:38:51     32s] [NR-eGR] Total       11( 0.01%)   ( 0.01%) 
[06/16 11:38:51     32s] [NR-eGR] 
[06/16 11:38:51     32s] (I)       Total Global Routing Runtime: 0.04 seconds
[06/16 11:38:51     32s] (I)       total 2D Cap : 552883 = (236806 H, 316077 V)
[06/16 11:38:51     32s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/16 11:38:51     32s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/16 11:38:51     32s] Early Global Route congestion estimation runtime: 0.12 seconds, mem = 1190.9M
[06/16 11:38:51     32s] [hotspot] +------------+---------------+---------------+
[06/16 11:38:51     32s] [hotspot] |            |   max hotspot | total hotspot |
[06/16 11:38:51     32s] [hotspot] +------------+---------------+---------------+
[06/16 11:38:51     32s] [hotspot] | normalized |          0.00 |          0.00 |
[06/16 11:38:51     32s] [hotspot] +------------+---------------+---------------+
[06/16 11:38:51     32s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/16 11:38:51     32s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/16 11:38:51     32s] Skipped repairing congestion.
[06/16 11:38:51     32s] Starting Early Global Route wiring: mem = 1190.9M
[06/16 11:38:51     32s] (I)       ============= track Assignment ============
[06/16 11:38:51     32s] (I)       extract Global 3D Wires
[06/16 11:38:51     32s] (I)       Extract Global WL : time=0.00
[06/16 11:38:51     32s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/16 11:38:51     32s] (I)       Initialization real time=0.00 seconds
[06/16 11:38:51     32s] (I)       Run Multi-thread track assignment
[06/16 11:38:51     32s] (I)       merging nets...
[06/16 11:38:51     32s] (I)       merging nets done
[06/16 11:38:51     32s] (I)       Kernel real time=0.07 seconds
[06/16 11:38:51     32s] (I)       End Greedy Track Assignment
[06/16 11:38:51     32s] [NR-eGR] --------------------------------------------------------------------------
[06/16 11:38:51     32s] [NR-eGR] Layer1(MET1)(H) length: 6.303869e+04um, number of vias: 24895
[06/16 11:38:51     32s] [NR-eGR] Layer2(MET2)(V) length: 3.096932e+05um, number of vias: 16700
[06/16 11:38:51     32s] [NR-eGR] Layer3(MET3)(H) length: 2.528433e+05um, number of vias: 448
[06/16 11:38:51     32s] [NR-eGR] Layer4(MET4)(V) length: 1.738210e+04um, number of vias: 0
[06/16 11:38:51     32s] [NR-eGR] Total length: 6.429573e+05um, number of vias: 42043
[06/16 11:38:51     32s] [NR-eGR] --------------------------------------------------------------------------
[06/16 11:38:51     32s] [NR-eGR] Total clock nets wire length: 4.309240e+04um 
[06/16 11:38:51     32s] [NR-eGR] --------------------------------------------------------------------------
[06/16 11:38:51     32s] Early Global Route wiring runtime: 0.10 seconds, mem = 1167.2M
[06/16 11:38:51     32s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[06/16 11:38:51     32s] **placeDesign ... cpu = 0: 0:17, real = 0: 0:18, mem = 1167.2M **
[06/16 11:38:51     32s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/16 11:38:51     32s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/16 11:38:51     32s] #spOpts: N=250 
[06/16 11:38:51     32s] Core basic site is standard
[06/16 11:38:51     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/16 11:38:51     32s] #spOpts: N=250 mergeVia=F 
[06/16 11:38:51     32s] GigaOpt running with 1 threads.
[06/16 11:38:51     32s] Info: 1 threads available for lower-level modules during optimization.
[06/16 11:38:51     32s] #spOpts: N=250 mergeVia=F 
[06/16 11:38:52     32s] Creating Cell Server ...(0, 0, 0, 0)
[06/16 11:38:52     32s] Summary for sequential cells identification: 
[06/16 11:38:52     32s]   Identified SBFF number: 32
[06/16 11:38:52     32s]   Identified MBFF number: 0
[06/16 11:38:52     32s]   Identified SB Latch number: 0
[06/16 11:38:52     32s]   Identified MB Latch number: 0
[06/16 11:38:52     32s]   Not identified SBFF number: 34
[06/16 11:38:52     32s]   Not identified MBFF number: 0
[06/16 11:38:52     32s]   Not identified SB Latch number: 0
[06/16 11:38:52     32s]   Not identified MB Latch number: 0
[06/16 11:38:52     32s]   Number of sequential cells which are not FFs: 23
[06/16 11:38:52     32s] Creating Cell Server, finished. 
[06/16 11:38:52     32s] 
[06/16 11:38:52     32s] Updating RC grid for preRoute extraction ...
[06/16 11:38:52     32s] Initializing multi-corner capacitance tables ... 
[06/16 11:38:52     32s] Initializing multi-corner resistance tables ...
[06/16 11:38:52     32s] 
[06/16 11:38:52     32s] Creating Lib Analyzer ...
[06/16 11:38:52     32s] 
[06/16 11:38:52     32s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/16 11:38:52     32s]   
[06/16 11:38:52     32s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/16 11:38:52     32s]   Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/16 11:38:52     32s] Total number of usable inverters from Lib Analyzer: 20 ( INV3 INV2 INV1 INV0 CLKIN3 CLKIN2 CLKIN1 CLKIN0 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 INV15 CLKIN15)
[06/16 11:38:52     32s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/16 11:38:52     32s] 
[06/16 11:38:54     35s] Creating Lib Analyzer, finished. 
[06/16 11:38:54     35s] Setting timing_disable_library_data_to_data_checks to 'true'.
[06/16 11:38:54     35s] Setting timing_disable_user_data_to_data_checks to 'true'.
[06/16 11:38:54     35s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[06/16 11:38:54     35s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[06/16 11:38:54     35s] 			Cell BBC16P is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC16P is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC16SP is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC16SP is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC1P is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC1P is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC24P is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC24P is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC24SP is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC24SP is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC4P is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC4P is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC8P is dont_touch but not dont_use
[06/16 11:38:54     35s] 			Cell BBC8P is dont_touch but not dont_use
[06/16 11:38:54     35s] 	...
[06/16 11:38:54     35s] 	Reporting only the 20 first cells found...
[06/16 11:38:54     35s] 
[06/16 11:38:54     35s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 825.0M, totSessionCpu=0:00:35 **
[06/16 11:38:54     35s] Added -handlePreroute to trialRouteMode
[06/16 11:38:54     35s] *** optDesign -preCTS ***
[06/16 11:38:54     35s] DRC Margin: user margin 0.0; extra margin 0.2
[06/16 11:38:54     35s] Setup Target Slack: user slack 0; extra slack 0.1
[06/16 11:38:54     35s] Hold Target Slack: user slack 0
[06/16 11:38:54     35s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/16 11:38:54     35s] Type 'man IMPOPT-3195' for more detail.
[06/16 11:38:54     35s] Multi-VT timing optimization disabled based on library information.
[06/16 11:38:54     35s] Deleting Cell Server ...
[06/16 11:38:54     35s] Deleting Lib Analyzer.
[06/16 11:38:54     35s] Creating Cell Server ...(0, 0, 0, 0)
[06/16 11:38:54     35s] Summary for sequential cells identification: 
[06/16 11:38:54     35s]   Identified SBFF number: 32
[06/16 11:38:54     35s]   Identified MBFF number: 0
[06/16 11:38:54     35s]   Identified SB Latch number: 0
[06/16 11:38:54     35s]   Identified MB Latch number: 0
[06/16 11:38:54     35s]   Not identified SBFF number: 34
[06/16 11:38:54     35s]   Not identified MBFF number: 0
[06/16 11:38:54     35s]   Not identified SB Latch number: 0
[06/16 11:38:54     35s]   Not identified MB Latch number: 0
[06/16 11:38:54     35s]   Number of sequential cells which are not FFs: 23
[06/16 11:38:54     35s] Creating Cell Server, finished. 
[06/16 11:38:54     35s] 
[06/16 11:38:54     35s] 
[06/16 11:38:54     35s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/16 11:38:54     35s]   
[06/16 11:38:54     35s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/16 11:38:54     35s]   Deleting Cell Server ...
[06/16 11:38:54     35s] Start to check current routing status for nets...
[06/16 11:38:54     35s] All nets are already routed correctly.
[06/16 11:38:54     35s] End to check current routing status for nets (mem=1173.2M)
[06/16 11:38:54     35s] Extraction called for design 'top_io' of instances=7385 and nets=8474 using extraction engine 'preRoute' .
[06/16 11:38:54     35s] PreRoute RC Extraction called for design top_io.
[06/16 11:38:54     35s] RC Extraction called in multi-corner(2) mode.
[06/16 11:38:54     35s] RCMode: PreRoute
[06/16 11:38:54     35s]       RC Corner Indexes            0       1   
[06/16 11:38:54     35s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/16 11:38:54     35s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/16 11:38:54     35s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/16 11:38:54     35s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/16 11:38:54     35s] Shrink Factor                : 1.00000
[06/16 11:38:54     35s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/16 11:38:54     35s] Using capacitance table file ...
[06/16 11:38:54     35s] Updating RC grid for preRoute extraction ...
[06/16 11:38:54     35s] Initializing multi-corner capacitance tables ... 
[06/16 11:38:54     35s] Initializing multi-corner resistance tables ...
[06/16 11:38:54     35s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1166.340M)
[06/16 11:38:54     35s] #################################################################################
[06/16 11:38:54     35s] # Design Stage: PreRoute
[06/16 11:38:54     35s] # Design Name: top_io
[06/16 11:38:54     35s] # Design Mode: 250nm
[06/16 11:38:54     35s] # Analysis Mode: MMMC OCV 
[06/16 11:38:54     35s] # Parasitics Mode: No SPEF/RCDB
[06/16 11:38:54     35s] # Signoff Settings: SI Off 
[06/16 11:38:54     35s] #################################################################################
[06/16 11:38:54     35s] Calculate early delays in OCV mode...
[06/16 11:38:54     35s] Calculate late delays in OCV mode...
[06/16 11:38:54     35s] Topological Sorting (REAL = 0:00:00.0, MEM = 1211.0M, InitMEM = 1209.9M)
[06/16 11:38:54     35s] Start delay calculation (fullDC) (1 T). (MEM=1211)
[06/16 11:38:55     35s] End AAE Lib Interpolated Model. (MEM=1211.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/16 11:38:55     35s] First Iteration Infinite Tw... 
[06/16 11:38:56     37s] Total number of fetched objects 8991
[06/16 11:38:56     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/16 11:38:56     37s] End delay calculation. (MEM=1236.25 CPU=0:00:01.1 REAL=0:00:01.0)
[06/16 11:38:56     37s] End delay calculation (fullDC). (MEM=1138.88 CPU=0:00:01.5 REAL=0:00:02.0)
[06/16 11:38:56     37s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 1138.9M) ***
[06/16 11:38:56     37s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:00:37.4 mem=1138.9M)
[06/16 11:38:56     37s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|-119.741 |
|           TNS (ns):|-66196.9 |
|    Violating Paths:|  1134   |
|          All Paths:|  1441   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     24 (24)      |   -8.949   |     25 (25)      |
|   max_tran     |    875 (3325)    |  -114.516  |   1054 (3504)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.567%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 866.7M, totSessionCpu=0:00:38 **
[06/16 11:38:56     37s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/16 11:38:56     37s] PhyDesignGrid: maxLocalDensity 0.98
[06/16 11:38:56     37s] ### Creating PhyDesignMc. totSessionCpu=0:00:37.5 mem=1081.6M
[06/16 11:38:56     37s] #spOpts: N=250 mergeVia=F 
[06/16 11:38:56     37s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:37.6 mem=1083.6M
[06/16 11:38:56     37s] PhyDesignGrid: maxLocalDensity 0.98
[06/16 11:38:56     37s] ### Creating PhyDesignMc. totSessionCpu=0:00:37.6 mem=1083.6M
[06/16 11:38:56     37s] #spOpts: N=250 mergeVia=F 
[06/16 11:38:56     37s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:37.6 mem=1083.6M
[06/16 11:38:56     37s] *** Starting optimizing excluded clock nets MEM= 1083.6M) ***
[06/16 11:38:56     37s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1083.6M) ***
[06/16 11:38:56     37s] Creating Cell Server ...(0, 0, 0, 0)
[06/16 11:38:56     37s] Summary for sequential cells identification: 
[06/16 11:38:56     37s]   Identified SBFF number: 32
[06/16 11:38:56     37s]   Identified MBFF number: 0
[06/16 11:38:56     37s]   Identified SB Latch number: 0
[06/16 11:38:56     37s]   Identified MB Latch number: 0
[06/16 11:38:56     37s]   Not identified SBFF number: 34
[06/16 11:38:56     37s]   Not identified MBFF number: 0
[06/16 11:38:56     37s]   Not identified SB Latch number: 0
[06/16 11:38:56     37s]   Not identified MB Latch number: 0
[06/16 11:38:56     37s]   Number of sequential cells which are not FFs: 23
[06/16 11:38:56     37s] Creating Cell Server, finished. 
[06/16 11:38:56     37s] 
[06/16 11:38:56     37s] 
[06/16 11:38:56     37s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/16 11:38:56     37s]   
[06/16 11:38:56     37s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/16 11:38:56     37s]   The useful skew maximum allowed delay is: 0.3
[06/16 11:38:56     37s] Info: 43 io nets excluded
[06/16 11:38:56     37s] Info: 1 clock net  excluded from IPO operation.
[06/16 11:38:56     37s] ### Creating LA Mngr. totSessionCpu=0:00:37.8 mem=1085.6M
[06/16 11:38:59     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.4 mem=1103.7M
[06/16 11:38:59     40s] PhyDesignGrid: maxLocalDensity 0.98
[06/16 11:38:59     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.4 mem=1111.7M
[06/16 11:38:59     40s] #spOpts: N=250 
[06/16 11:38:59     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.4 mem=1111.7M
[06/16 11:38:59     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.4 mem=1111.7M
[06/16 11:38:59     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.4 mem=1111.7M
[06/16 11:38:59     40s] 
[06/16 11:38:59     40s] Footprint cell infomation for calculating maxBufDist
[06/16 11:38:59     40s] *info: There are 12 candidate Buffer cells
[06/16 11:38:59     40s] *info: There are 15 candidate Inverter cells
[06/16 11:38:59     40s] 
[06/16 11:38:59     40s] 
[06/16 11:38:59     40s] Creating Lib Analyzer ...
[06/16 11:38:59     40s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/16 11:38:59     40s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/16 11:38:59     40s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/16 11:38:59     40s] 
[06/16 11:39:01     42s] Creating Lib Analyzer, finished. 
[06/16 11:39:01     42s] 
[06/16 11:39:01     42s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/16 11:39:01     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.8 mem=1177.3M
[06/16 11:39:01     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.8 mem=1177.3M
[06/16 11:39:02     43s] 
[06/16 11:39:02     43s] Netlist preparation processing... 
[06/16 11:39:02     43s] Removed 0 instance
[06/16 11:39:02     43s] *info: Marking 0 isolation instances dont touch
[06/16 11:39:02     43s] *info: Marking 0 level shifter instances dont touch
[06/16 11:39:02     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.3 mem=1160.4M
[06/16 11:39:02     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.3 mem=1160.4M
[06/16 11:39:02     43s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/16 11:39:02     43s] [NR-eGR] Started earlyGlobalRoute kernel
[06/16 11:39:02     43s] [NR-eGR] Initial Peak syMemory usage = 1160.4 MB
[06/16 11:39:02     43s] (I)       Reading DB...
[06/16 11:39:02     43s] (I)       before initializing RouteDB syMemory usage = 1164.2 MB
[06/16 11:39:02     43s] (I)       congestionReportName   : 
[06/16 11:39:02     43s] (I)       layerRangeFor2DCongestion : 
[06/16 11:39:02     43s] (I)       buildTerm2TermWires    : 1
[06/16 11:39:02     43s] (I)       doTrackAssignment      : 1
[06/16 11:39:02     43s] (I)       dumpBookshelfFiles     : 0
[06/16 11:39:02     43s] (I)       numThreads             : 1
[06/16 11:39:02     43s] (I)       bufferingAwareRouting  : false
[06/16 11:39:02     43s] [NR-eGR] honorMsvRouteConstraint: false
[06/16 11:39:02     43s] (I)       honorPin               : false
[06/16 11:39:02     43s] (I)       honorPinGuide          : true
[06/16 11:39:02     43s] (I)       honorPartition         : false
[06/16 11:39:02     43s] (I)       allowPartitionCrossover: false
[06/16 11:39:02     43s] (I)       honorSingleEntry       : true
[06/16 11:39:02     43s] (I)       honorSingleEntryStrong : true
[06/16 11:39:02     43s] (I)       handleViaSpacingRule   : false
[06/16 11:39:02     43s] (I)       handleEolSpacingRule   : false
[06/16 11:39:02     43s] (I)       PDConstraint           : none
[06/16 11:39:02     43s] (I)       expBetterNDRHandling   : false
[06/16 11:39:02     43s] [NR-eGR] honorClockSpecNDR      : 0
[06/16 11:39:02     43s] (I)       routingEffortLevel     : 3
[06/16 11:39:02     43s] (I)       effortLevel            : standard
[06/16 11:39:02     43s] [NR-eGR] minRouteLayer          : 1
[06/16 11:39:02     43s] [NR-eGR] maxRouteLayer          : 4
[06/16 11:39:02     43s] (I)       relaxedTopLayerCeiling : 127
[06/16 11:39:02     43s] (I)       relaxedBottomLayerFloor: 2
[06/16 11:39:02     43s] (I)       numRowsPerGCell        : 1
[06/16 11:39:02     43s] (I)       speedUpLargeDesign     : 0
[06/16 11:39:02     43s] (I)       multiThreadingTA       : 1
[06/16 11:39:02     43s] (I)       blkAwareLayerSwitching : 1
[06/16 11:39:02     43s] (I)       optimizationMode       : false
[06/16 11:39:02     43s] (I)       routeSecondPG          : false
[06/16 11:39:02     43s] (I)       scenicRatioForLayerRelax: 0.00
[06/16 11:39:02     43s] (I)       detourLimitForLayerRelax: 0.00
[06/16 11:39:02     43s] (I)       punchThroughDistance   : 500.00
[06/16 11:39:02     43s] (I)       scenicBound            : 1.15
[06/16 11:39:02     43s] (I)       maxScenicToAvoidBlk    : 100.00
[06/16 11:39:02     43s] (I)       source-to-sink ratio   : 0.30
[06/16 11:39:02     43s] (I)       targetCongestionRatioH : 1.00
[06/16 11:39:02     43s] (I)       targetCongestionRatioV : 1.00
[06/16 11:39:02     43s] (I)       layerCongestionRatio   : 0.70
[06/16 11:39:02     43s] (I)       m1CongestionRatio      : 0.10
[06/16 11:39:02     43s] (I)       m2m3CongestionRatio    : 0.70
[06/16 11:39:02     43s] (I)       localRouteEffort       : 1.00
[06/16 11:39:02     43s] (I)       numSitesBlockedByOneVia: 8.00
[06/16 11:39:02     43s] (I)       supplyScaleFactorH     : 1.00
[06/16 11:39:02     43s] (I)       supplyScaleFactorV     : 1.00
[06/16 11:39:02     43s] (I)       highlight3DOverflowFactor: 0.00
[06/16 11:39:02     43s] (I)       doubleCutViaModelingRatio: 0.00
[06/16 11:39:02     43s] (I)       routeVias              : 
[06/16 11:39:02     43s] (I)       readTROption           : true
[06/16 11:39:02     43s] (I)       extraSpacingFactor     : 1.00
[06/16 11:39:02     43s] [NR-eGR] numTracksPerClockWire  : 0
[06/16 11:39:02     43s] (I)       routeSelectedNetsOnly  : false
[06/16 11:39:02     43s] (I)       clkNetUseMaxDemand     : false
[06/16 11:39:02     43s] (I)       extraDemandForClocks   : 0
[06/16 11:39:02     43s] (I)       steinerRemoveLayers    : false
[06/16 11:39:02     43s] (I)       demoteLayerScenicScale : 1.00
[06/16 11:39:02     43s] (I)       nonpreferLayerCostScale : 100.00
[06/16 11:39:02     43s] (I)       similarTopologyRoutingFast : false
[06/16 11:39:02     43s] (I)       spanningTreeRefinement : false
[06/16 11:39:02     43s] (I)       spanningTreeRefinementAlpha : 0.50
[06/16 11:39:02     43s] (I)       starting read tracks
[06/16 11:39:02     43s] (I)       build grid graph
[06/16 11:39:02     43s] (I)       build grid graph start
[06/16 11:39:02     43s] [NR-eGR] Layer1 has single uniform track structure
[06/16 11:39:02     43s] [NR-eGR] Layer2 has single uniform track structure
[06/16 11:39:02     43s] [NR-eGR] Layer3 has single uniform track structure
[06/16 11:39:02     43s] [NR-eGR] Layer4 has single uniform track structure
[06/16 11:39:02     43s] (I)       build grid graph end
[06/16 11:39:02     43s] (I)       numViaLayers=4
[06/16 11:39:02     43s] (I)       Reading via VIA1_PR for layer: 0 
[06/16 11:39:02     43s] (I)       Reading via VIA2_PR for layer: 1 
[06/16 11:39:02     43s] (I)       Reading via VIA3_PR for layer: 2 
[06/16 11:39:02     43s] (I)       end build via table
[06/16 11:39:02     43s] [NR-eGR] numRoutingBlks=0 numInstBlks=47849 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[06/16 11:39:02     43s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/16 11:39:02     43s] (I)       readDataFromPlaceDB
[06/16 11:39:02     43s] (I)       Read net information..
[06/16 11:39:02     43s] [NR-eGR] Read numTotalNets=8052  numIgnoredNets=0
[06/16 11:39:02     43s] (I)       Read testcase time = 0.000 seconds
[06/16 11:39:02     43s] 
[06/16 11:39:02     43s] (I)       read default dcut vias
[06/16 11:39:02     43s] (I)       Reading via VIA1_PR for layer: 0 
[06/16 11:39:02     43s] (I)       Reading via VIA2_PR for layer: 1 
[06/16 11:39:02     43s] (I)       Reading via VIA3_PR for layer: 2 
[06/16 11:39:02     43s] (I)       build grid graph start
[06/16 11:39:02     43s] (I)       build grid graph end
[06/16 11:39:02     43s] (I)       Model blockage into capacity
[06/16 11:39:02     43s] (I)       Read numBlocks=490391  numPreroutedWires=0  numCapScreens=0
[06/16 11:39:02     43s] (I)       blocked area on Layer1 : 29269254344375  (507.81%)
[06/16 11:39:02     43s] (I)       blocked area on Layer2 : 4480498240000  (77.73%)
[06/16 11:39:02     43s] (I)       blocked area on Layer3 : 4760212650000  (82.59%)
[06/16 11:39:02     43s] (I)       blocked area on Layer4 : 2484526360000  (43.11%)
[06/16 11:39:02     43s] (I)       Modeling time = 0.040 seconds
[06/16 11:39:02     43s] 
[06/16 11:39:02     43s] (I)       Number of ignored nets = 0
[06/16 11:39:02     43s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/16 11:39:02     43s] (I)       Number of clock nets = 1.  Ignored: No
[06/16 11:39:02     43s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/16 11:39:02     43s] (I)       Number of special nets = 0.  Ignored: Yes
[06/16 11:39:02     43s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/16 11:39:02     43s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/16 11:39:02     43s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/16 11:39:02     43s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/16 11:39:02     43s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/16 11:39:02     43s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/16 11:39:02     43s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1182.9 MB
[06/16 11:39:02     43s] (I)       Ndr track 0 does not exist
[06/16 11:39:02     43s] (I)       Layer1  viaCost=200.00
[06/16 11:39:02     43s] (I)       Layer2  viaCost=100.00
[06/16 11:39:02     43s] (I)       Layer3  viaCost=100.00
[06/16 11:39:02     43s] (I)       ---------------------Grid Graph Info--------------------
[06/16 11:39:02     43s] (I)       routing area        :  (0, 0) - (2400800, 2400800)
[06/16 11:39:02     43s] (I)       core area           :  (420400, 420400) - (1980400, 1980400)
[06/16 11:39:02     43s] (I)       Site Width          :  1400  (dbu)
[06/16 11:39:02     43s] (I)       Row Height          : 13000  (dbu)
[06/16 11:39:02     43s] (I)       GCell Width         : 13000  (dbu)
[06/16 11:39:02     43s] (I)       GCell Height        : 13000  (dbu)
[06/16 11:39:02     43s] (I)       grid                :   185   185     4
[06/16 11:39:02     43s] (I)       vertical capacity   :     0 13000     0 13000
[06/16 11:39:02     43s] (I)       horizontal capacity : 13000     0 13000     0
[06/16 11:39:02     43s] (I)       Default wire width  :   500   600   600   600
[06/16 11:39:02     43s] (I)       Default wire space  :   450   500   500   600
[06/16 11:39:02     43s] (I)       Default pitch size  :  1150  1600  1600  1600
[06/16 11:39:02     43s] (I)       First Track Coord   :  1300   800   800   800
[06/16 11:39:02     43s] (I)       Num tracks per GCell: 11.30  8.12  8.12  8.12
[06/16 11:39:02     43s] (I)       Total num of tracks :  2087  1500  1500  1500
[06/16 11:39:02     43s] (I)       Num of masks        :     1     1     1     1
[06/16 11:39:02     43s] (I)       Num of trim masks   :     0     0     0     0
[06/16 11:39:02     43s] (I)       --------------------------------------------------------
[06/16 11:39:02     43s] 
[06/16 11:39:02     43s] [NR-eGR] ============ Routing rule table ============
[06/16 11:39:02     43s] [NR-eGR] Rule id 0. Nets 8009 
[06/16 11:39:02     43s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/16 11:39:02     43s] [NR-eGR] Pitch:  L1=1150  L2=1600  L3=1600  L4=1600
[06/16 11:39:02     43s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/16 11:39:02     43s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/16 11:39:02     43s] [NR-eGR] ========================================
[06/16 11:39:02     43s] [NR-eGR] 
[06/16 11:39:02     43s] (I)       After initializing earlyGlobalRoute syMemory usage = 1182.9 MB
[06/16 11:39:02     43s] (I)       Loading and dumping file time : 0.09 seconds
[06/16 11:39:02     43s] (I)       ============= Initialization =============
[06/16 11:39:02     43s] (I)       totalPins=24393  totalGlobalPin=24239 (99.37%)
[06/16 11:39:02     43s] (I)       total 2D Cap : 550544 = (235308 H, 315236 V)
[06/16 11:39:02     43s] (I)       numBigBoxes = 4
[06/16 11:39:02     43s] [NR-eGR] Layer group 1: route 8009 net(s) in layer range [1, 4]
[06/16 11:39:02     43s] (I)       ============  Phase 1a Route ============
[06/16 11:39:02     43s] (I)       Phase 1a runs 0.00 seconds
[06/16 11:39:02     43s] (I)       Usage: 47443 = (22771 H, 24672 V) = (9.68% H, 7.83% V) = (2.960e+05um H, 3.207e+05um V)
[06/16 11:39:02     43s] (I)       
[06/16 11:39:02     43s] (I)       ============  Phase 1b Route ============
[06/16 11:39:02     43s] (I)       Usage: 47443 = (22771 H, 24672 V) = (9.68% H, 7.83% V) = (2.960e+05um H, 3.207e+05um V)
[06/16 11:39:02     43s] (I)       
[06/16 11:39:02     43s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.167590e+05um
[06/16 11:39:02     43s] (I)       ============  Phase 1c Route ============
[06/16 11:39:02     43s] (I)       Usage: 47443 = (22771 H, 24672 V) = (9.68% H, 7.83% V) = (2.960e+05um H, 3.207e+05um V)
[06/16 11:39:02     43s] (I)       
[06/16 11:39:02     43s] (I)       ============  Phase 1d Route ============
[06/16 11:39:02     43s] (I)       Usage: 47443 = (22771 H, 24672 V) = (9.68% H, 7.83% V) = (2.960e+05um H, 3.207e+05um V)
[06/16 11:39:02     43s] (I)       
[06/16 11:39:02     43s] (I)       ============  Phase 1e Route ============
[06/16 11:39:02     43s] (I)       Phase 1e runs 0.01 seconds
[06/16 11:39:02     43s] (I)       Usage: 47443 = (22771 H, 24672 V) = (9.68% H, 7.83% V) = (2.960e+05um H, 3.207e+05um V)
[06/16 11:39:02     43s] (I)       
[06/16 11:39:02     43s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.167590e+05um
[06/16 11:39:02     43s] [NR-eGR] 
[06/16 11:39:02     43s] (I)       ============  Phase 1l Route ============
[06/16 11:39:02     43s] (I)       Phase 1l runs 0.01 seconds
[06/16 11:39:02     43s] (I)       
[06/16 11:39:02     43s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/16 11:39:02     43s] [NR-eGR]                OverCon            
[06/16 11:39:02     43s] [NR-eGR]                 #Gcell     %Gcell
[06/16 11:39:02     43s] [NR-eGR] Layer              (1)    OverCon 
[06/16 11:39:02     43s] [NR-eGR] ------------------------------------
[06/16 11:39:02     43s] [NR-eGR] Layer1       9( 0.09%)   ( 0.09%) 
[06/16 11:39:02     43s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[06/16 11:39:02     43s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[06/16 11:39:02     43s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[06/16 11:39:02     43s] [NR-eGR] ------------------------------------
[06/16 11:39:02     43s] [NR-eGR] Total        9( 0.01%)   ( 0.01%) 
[06/16 11:39:02     43s] [NR-eGR] 
[06/16 11:39:02     43s] (I)       Total Global Routing Runtime: 0.04 seconds
[06/16 11:39:02     43s] (I)       total 2D Cap : 552883 = (236806 H, 316077 V)
[06/16 11:39:02     43s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/16 11:39:02     43s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/16 11:39:02     43s] (I)       ============= track Assignment ============
[06/16 11:39:02     43s] (I)       extract Global 3D Wires
[06/16 11:39:02     43s] (I)       Extract Global WL : time=0.00
[06/16 11:39:02     43s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/16 11:39:02     43s] (I)       Initialization real time=0.00 seconds
[06/16 11:39:02     43s] (I)       Run Multi-thread track assignment
[06/16 11:39:02     43s] (I)       merging nets...
[06/16 11:39:02     43s] (I)       merging nets done
[06/16 11:39:02     43s] (I)       Kernel real time=0.07 seconds
[06/16 11:39:02     43s] (I)       End Greedy Track Assignment
[06/16 11:39:02     43s] [NR-eGR] --------------------------------------------------------------------------
[06/16 11:39:02     43s] [NR-eGR] Layer1(MET1)(H) length: 6.225337e+04um, number of vias: 24818
[06/16 11:39:02     43s] [NR-eGR] Layer2(MET2)(V) length: 3.106675e+05um, number of vias: 16861
[06/16 11:39:02     43s] [NR-eGR] Layer3(MET3)(H) length: 2.581083e+05um, number of vias: 553
[06/16 11:39:02     43s] [NR-eGR] Layer4(MET4)(V) length: 2.141450e+04um, number of vias: 0
[06/16 11:39:02     43s] [NR-eGR] Total length: 6.524436e+05um, number of vias: 42232
[06/16 11:39:02     43s] [NR-eGR] --------------------------------------------------------------------------
[06/16 11:39:02     43s] [NR-eGR] Total clock nets wire length: 4.611110e+04um 
[06/16 11:39:02     43s] [NR-eGR] --------------------------------------------------------------------------
[06/16 11:39:02     43s] [NR-eGR] End Peak syMemory usage = 1121.9 MB
[06/16 11:39:02     43s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.27 seconds
[06/16 11:39:02     43s] Extraction called for design 'top_io' of instances=7385 and nets=8474 using extraction engine 'preRoute' .
[06/16 11:39:02     43s] PreRoute RC Extraction called for design top_io.
[06/16 11:39:02     43s] RC Extraction called in multi-corner(2) mode.
[06/16 11:39:02     43s] RCMode: PreRoute
[06/16 11:39:02     43s]       RC Corner Indexes            0       1   
[06/16 11:39:02     43s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/16 11:39:02     43s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/16 11:39:02     43s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/16 11:39:02     43s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/16 11:39:02     43s] Shrink Factor                : 1.00000
[06/16 11:39:02     43s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/16 11:39:02     43s] Using capacitance table file ...
[06/16 11:39:02     43s] Updating RC grid for preRoute extraction ...
[06/16 11:39:02     43s] Initializing multi-corner capacitance tables ... 
[06/16 11:39:02     43s] Initializing multi-corner resistance tables ...
[06/16 11:39:02     43s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1121.875M)
[06/16 11:39:02     43s] #################################################################################
[06/16 11:39:02     43s] # Design Stage: PreRoute
[06/16 11:39:02     43s] # Design Name: top_io
[06/16 11:39:02     43s] # Design Mode: 250nm
[06/16 11:39:02     43s] # Analysis Mode: MMMC OCV 
[06/16 11:39:02     43s] # Parasitics Mode: No SPEF/RCDB
[06/16 11:39:02     43s] # Signoff Settings: SI Off 
[06/16 11:39:02     43s] #################################################################################
[06/16 11:39:02     43s] AAE_INFO: 1 threads acquired from CTE.
[06/16 11:39:02     43s] Calculate early delays in OCV mode...
[06/16 11:39:02     43s] Calculate late delays in OCV mode...
[06/16 11:39:02     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 1159.0M, InitMEM = 1157.9M)
[06/16 11:39:02     43s] Start delay calculation (fullDC) (1 T). (MEM=1159)
[06/16 11:39:03     43s] End AAE Lib Interpolated Model. (MEM=1159.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/16 11:39:04     44s] Total number of fetched objects 8991
[06/16 11:39:04     45s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/16 11:39:04     45s] End delay calculation. (MEM=1187.04 CPU=0:00:01.1 REAL=0:00:01.0)
[06/16 11:39:04     45s] End delay calculation (fullDC). (MEM=1187.04 CPU=0:00:01.2 REAL=0:00:02.0)
[06/16 11:39:04     45s] *** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 1187.0M) ***
[06/16 11:39:04     45s] Deleting Lib Analyzer.
[06/16 11:39:04     45s] Begin: GigaOpt high fanout net optimization
[06/16 11:39:04     45s] Info: 43 io nets excluded
[06/16 11:39:04     45s] Info: 1 clock net  excluded from IPO operation.
[06/16 11:39:04     45s] PhyDesignGrid: maxLocalDensity 0.98
[06/16 11:39:04     45s] ### Creating PhyDesignMc. totSessionCpu=0:00:45.3 mem=1203.0M
[06/16 11:39:04     45s] #spOpts: N=250 mergeVia=F 
[06/16 11:39:04     45s] Core basic site is standard
[06/16 11:39:04     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/16 11:39:04     45s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:45.3 mem=1203.0M
[06/16 11:39:04     45s] 
[06/16 11:39:04     45s] Creating Lib Analyzer ...
[06/16 11:39:04     45s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/16 11:39:04     45s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/16 11:39:04     45s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/16 11:39:04     45s] 
[06/16 11:39:07     47s] Creating Lib Analyzer, finished. 
[06/16 11:39:07     47s] 
[06/16 11:39:07     47s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/16 11:39:07     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.9 mem=1203.0M
[06/16 11:39:07     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.9 mem=1203.0M
[06/16 11:39:08     48s] +----------+---------+--------+----------+------------+--------+
[06/16 11:39:08     48s] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[06/16 11:39:08     48s] +----------+---------+--------+----------+------------+--------+
[06/16 11:39:08     48s] |    39.57%|        -|-121.083|-67290.523|   0:00:00.0| 1298.4M|
[06/16 11:39:08     48s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/16 11:39:08     48s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/16 11:39:08     48s] |    39.57%|        -|-121.083|-67290.523|   0:00:00.0| 1298.4M|
[06/16 11:39:08     48s] +----------+---------+--------+----------+------------+--------+
[06/16 11:39:08     48s] 
[06/16 11:39:08     48s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1298.4M) ***
[06/16 11:39:08     48s] **** Begin NDR-Layer Usage Statistics ****
[06/16 11:39:08     48s] 0 Ndr or Layer constraints added by optimization 
[06/16 11:39:08     48s] **** End NDR-Layer Usage Statistics ****
[06/16 11:39:08     48s] End: GigaOpt high fanout net optimization
[06/16 11:39:08     48s] Begin: GigaOpt DRV Optimization
[06/16 11:39:08     48s] Info: 43 io nets excluded
[06/16 11:39:08     48s] Info: 1 clock net  excluded from IPO operation.
[06/16 11:39:08     48s] PhyDesignGrid: maxLocalDensity 3.00
[06/16 11:39:08     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.9 mem=1279.4M
[06/16 11:39:08     48s] #spOpts: N=250 mergeVia=F 
[06/16 11:39:08     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.9 mem=1279.4M
[06/16 11:39:08     48s] 
[06/16 11:39:08     48s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/16 11:39:08     48s] ### Creating LA Mngr. totSessionCpu=0:00:49.0 mem=1279.4M
[06/16 11:39:08     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:49.0 mem=1279.4M
[06/16 11:39:09     49s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/16 11:39:09     49s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/16 11:39:09     49s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/16 11:39:09     49s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/16 11:39:09     49s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/16 11:39:09     49s] Info: violation cost 60220.812500 (cap = 87.572769, tran = 60124.230469, len = 0.000000, fanout load = 0.000000, fanout count = 9.000000, glitch 0.000000)
[06/16 11:39:09     49s] |  1540|  4123|  -118.84|    35|    35|    -9.41|     0|     0|     0|     0|  -121.08|-67290.52|       0|       0|       0|  39.57|          |         |
[06/16 11:39:10     51s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/16 11:39:10     51s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -9.08| -2457.98|      85|       4|      34|  39.93| 0:00:01.0|  1300.4M|
[06/16 11:39:10     51s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/16 11:39:10     51s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -9.08| -2457.98|       0|       0|       0|  39.93| 0:00:00.0|  1300.4M|
[06/16 11:39:10     51s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/16 11:39:10     51s] **** Begin NDR-Layer Usage Statistics ****
[06/16 11:39:10     51s] 0 Ndr or Layer constraints added by optimization 
[06/16 11:39:10     51s] **** End NDR-Layer Usage Statistics ****
[06/16 11:39:10     51s] 
[06/16 11:39:10     51s] *** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=1300.4M) ***
[06/16 11:39:10     51s] 
[06/16 11:39:10     51s] End: GigaOpt DRV Optimization
[06/16 11:39:10     51s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/16 11:39:10     51s] **optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 949.5M, totSessionCpu=0:00:52 **
[06/16 11:39:10     51s] Deleting Lib Analyzer.
[06/16 11:39:10     51s] Begin: GigaOpt Global Optimization
[06/16 11:39:10     51s] *info: use new DP (enabled)
[06/16 11:39:10     51s] Info: 43 io nets excluded
[06/16 11:39:10     51s] Info: 1 clock net  excluded from IPO operation.
[06/16 11:39:10     51s] PhyDesignGrid: maxLocalDensity 1.20
[06/16 11:39:10     51s] ### Creating PhyDesignMc. totSessionCpu=0:00:51.8 mem=1163.8M
[06/16 11:39:10     51s] #spOpts: N=250 mergeVia=F 
[06/16 11:39:10     51s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:51.8 mem=1163.8M
[06/16 11:39:10     51s] 
[06/16 11:39:10     51s] Creating Lib Analyzer ...
[06/16 11:39:10     51s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/16 11:39:10     51s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/16 11:39:10     51s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/16 11:39:10     51s] 
[06/16 11:39:13     53s] Creating Lib Analyzer, finished. 
[06/16 11:39:13     53s] 
[06/16 11:39:13     53s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/16 11:39:13     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.8 mem=1163.8M
[06/16 11:39:13     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.8 mem=1163.8M
[06/16 11:39:15     56s] *info: 43 io nets excluded
[06/16 11:39:15     56s] *info: 1 clock net excluded
[06/16 11:39:15     56s] *info: 7 special nets excluded.
[06/16 11:39:15     56s] *info: 421 no-driver nets excluded.
[06/16 11:39:17     57s] ** GigaOpt Global Opt WNS Slack -9.076  TNS Slack -2457.976 
[06/16 11:39:17     57s] +--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/16 11:39:17     57s] |  WNS   |   TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/16 11:39:17     57s] +--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/16 11:39:17     57s] |  -9.076|-2457.976|    39.93%|   0:00:00.0| 1315.3M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/16 11:39:19     60s] |  -7.749|-1157.623|    40.16%|   0:00:02.0| 1351.1M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/16 11:39:19     60s] |  -7.749| -875.712|    40.19%|   0:00:00.0| 1351.1M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/16 11:39:19     60s] |  -7.749| -875.712|    40.19%|   0:00:00.0| 1351.1M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/16 11:39:21     62s] |  -7.455| -701.501|    40.47%|   0:00:02.0| 1351.1M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/16 11:39:22     63s] |  -7.325| -676.805|    40.57%|   0:00:01.0| 1348.9M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/16 11:39:22     63s] |  -7.325| -646.617|    40.58%|   0:00:00.0| 1348.9M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/16 11:39:22     63s] |  -7.325| -646.617|    40.58%|   0:00:00.0| 1348.9M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/16 11:39:23     64s] |  -7.134| -626.446|    40.68%|   0:00:01.0| 1348.9M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/16 11:39:24     65s] |  -7.134| -615.798|    40.75%|   0:00:01.0| 1348.9M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/16 11:39:24     65s] |  -7.134| -615.798|    40.75%|   0:00:00.0| 1348.9M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/16 11:39:24     65s] |  -7.134| -615.798|    40.75%|   0:00:00.0| 1348.9M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/16 11:39:25     65s] |  -6.892| -604.544|    40.90%|   0:00:01.0| 1348.9M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/16 11:39:25     66s] |  -6.892| -604.544|    40.90%|   0:00:00.0| 1348.9M|setup_func_max|  default| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/16 11:39:25     66s] +--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/16 11:39:25     66s] 
[06/16 11:39:25     66s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:08.2 real=0:00:08.0 mem=1348.9M) ***
[06/16 11:39:25     66s] 
[06/16 11:39:25     66s] *** Finish pre-CTS Setup Fixing (cpu=0:00:08.2 real=0:00:08.0 mem=1348.9M) ***
[06/16 11:39:25     66s] **** Begin NDR-Layer Usage Statistics ****
[06/16 11:39:25     66s] 0 Ndr or Layer constraints added by optimization 
[06/16 11:39:25     66s] **** End NDR-Layer Usage Statistics ****
[06/16 11:39:25     66s] ** GigaOpt Global Opt End WNS Slack -6.893  TNS Slack -604.544 
[06/16 11:39:25     66s] End: GigaOpt Global Optimization
[06/16 11:39:25     66s] 
[06/16 11:39:25     66s] Active setup views:
[06/16 11:39:25     66s]  setup_func_max
[06/16 11:39:25     66s]   Dominating endpoints: 0
[06/16 11:39:25     66s]   Dominating TNS: -0.000
[06/16 11:39:25     66s] 
[06/16 11:39:25     66s] *** Timing NOT met, worst failing slack is -6.892
[06/16 11:39:25     66s] *** Check timing (0:00:00.0)
[06/16 11:39:25     66s] Deleting Lib Analyzer.
[06/16 11:39:25     66s] Info: 43 io nets excluded
[06/16 11:39:25     66s] Info: 1 clock net  excluded from IPO operation.
[06/16 11:39:25     66s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=1213.4M
[06/16 11:39:25     66s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=1213.4M
[06/16 11:39:25     66s] Begin: Area Reclaim Optimization
[06/16 11:39:25     66s] 
[06/16 11:39:25     66s] Creating Lib Analyzer ...
[06/16 11:39:25     66s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/16 11:39:25     66s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/16 11:39:25     66s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/16 11:39:25     66s] 
[06/16 11:39:27     68s] Creating Lib Analyzer, finished. 
[06/16 11:39:27     68s] PhyDesignGrid: maxLocalDensity 0.98
[06/16 11:39:27     68s] ### Creating PhyDesignMc. totSessionCpu=0:01:08 mem=1346.9M
[06/16 11:39:27     68s] #spOpts: N=250 mergeVia=F 
[06/16 11:39:27     68s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:08 mem=1346.9M
[06/16 11:39:27     68s] 
[06/16 11:39:27     68s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/16 11:39:27     68s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=1346.9M
[06/16 11:39:27     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=1346.9M
[06/16 11:39:27     68s] Reclaim Optimization WNS Slack -6.893  TNS Slack -604.544 Density 40.90
[06/16 11:39:27     68s] +----------+---------+--------+--------+------------+--------+
[06/16 11:39:27     68s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/16 11:39:27     68s] +----------+---------+--------+--------+------------+--------+
[06/16 11:39:27     68s] |    40.90%|        -|  -6.893|-604.544|   0:00:00.0| 1346.9M|
[06/16 11:39:28     69s] |    40.90%|        5|  -6.892|-604.544|   0:00:01.0| 1351.0M|
[06/16 11:39:28     69s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/16 11:39:28     69s] |    40.90%|        0|  -6.892|-604.544|   0:00:00.0| 1351.0M|
[06/16 11:39:28     69s] |    40.88%|        8|  -6.892|-604.112|   0:00:00.0| 1351.0M|
[06/16 11:39:28     69s] |    40.88%|        0|  -6.892|-604.112|   0:00:00.0| 1351.0M|
[06/16 11:39:29     70s] |    40.73%|      172|  -6.892|-601.016|   0:00:01.0| 1351.0M|
[06/16 11:39:29     70s] |    40.72%|        2|  -6.892|-601.016|   0:00:00.0| 1351.0M|
[06/16 11:39:29     70s] |    40.72%|        0|  -6.892|-601.016|   0:00:00.0| 1351.0M|
[06/16 11:39:29     70s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/16 11:39:29     70s] |    40.72%|        0|  -6.892|-601.016|   0:00:00.0| 1351.0M|
[06/16 11:39:29     70s] +----------+---------+--------+--------+------------+--------+
[06/16 11:39:29     70s] Reclaim Optimization End WNS Slack -6.893  TNS Slack -601.015 Density 40.72
[06/16 11:39:29     70s] 
[06/16 11:39:29     70s] ** Summary: Restruct = 5 Buffer Deletion = 1 Declone = 8 Resize = 171 **
[06/16 11:39:29     70s] --------------------------------------------------------------
[06/16 11:39:29     70s] |                                   | Total     | Sequential |
[06/16 11:39:29     70s] --------------------------------------------------------------
[06/16 11:39:29     70s] | Num insts resized                 |     169  |       0    |
[06/16 11:39:29     70s] | Num insts undone                  |       3  |       0    |
[06/16 11:39:29     70s] | Num insts Downsized               |     169  |       0    |
[06/16 11:39:29     70s] | Num insts Samesized               |       0  |       0    |
[06/16 11:39:29     70s] | Num insts Upsized                 |       0  |       0    |
[06/16 11:39:29     70s] | Num multiple commits+uncommits    |       2  |       -    |
[06/16 11:39:29     70s] --------------------------------------------------------------
[06/16 11:39:29     70s] **** Begin NDR-Layer Usage Statistics ****
[06/16 11:39:29     70s] 0 Ndr or Layer constraints added by optimization 
[06/16 11:39:29     70s] **** End NDR-Layer Usage Statistics ****
[06/16 11:39:29     70s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.2) (real = 0:00:04.0) **
[06/16 11:39:29     70s] Executing incremental physical updates
[06/16 11:39:29     70s] Executing incremental physical updates
[06/16 11:39:29     70s] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1217.40M, totSessionCpu=0:01:10).
[06/16 11:39:29     70s] **INFO: Flow update: Design is easy to close.
[06/16 11:39:29     70s] setup target slack: 0.1
[06/16 11:39:29     70s] extra slack: 0.1
[06/16 11:39:29     70s] std delay: 0.1417
[06/16 11:39:29     70s] real setup target slack: 0.1417
[06/16 11:39:29     70s] PhyDesignGrid: maxLocalDensity 0.98
[06/16 11:39:29     70s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1217.4M
[06/16 11:39:29     70s] #spOpts: N=250 
[06/16 11:39:29     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=1217.4M
[06/16 11:39:29     70s] incrSKP preserve mode is on...
[06/16 11:39:29     70s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/16 11:39:29     70s] [NR-eGR] Started earlyGlobalRoute kernel
[06/16 11:39:29     70s] [NR-eGR] Initial Peak syMemory usage = 1217.4 MB
[06/16 11:39:29     70s] (I)       Reading DB...
[06/16 11:39:29     70s] (I)       before initializing RouteDB syMemory usage = 1217.4 MB
[06/16 11:39:29     70s] (I)       congestionReportName   : 
[06/16 11:39:29     70s] (I)       layerRangeFor2DCongestion : 
[06/16 11:39:29     70s] (I)       buildTerm2TermWires    : 0
[06/16 11:39:29     70s] (I)       doTrackAssignment      : 1
[06/16 11:39:29     70s] (I)       dumpBookshelfFiles     : 0
[06/16 11:39:29     70s] (I)       numThreads             : 1
[06/16 11:39:29     70s] (I)       bufferingAwareRouting  : false
[06/16 11:39:29     70s] [NR-eGR] honorMsvRouteConstraint: false
[06/16 11:39:29     70s] (I)       honorPin               : false
[06/16 11:39:29     70s] (I)       honorPinGuide          : true
[06/16 11:39:29     70s] (I)       honorPartition         : false
[06/16 11:39:29     70s] (I)       allowPartitionCrossover: false
[06/16 11:39:29     70s] (I)       honorSingleEntry       : true
[06/16 11:39:29     70s] (I)       honorSingleEntryStrong : true
[06/16 11:39:29     70s] (I)       handleViaSpacingRule   : false
[06/16 11:39:29     70s] (I)       handleEolSpacingRule   : false
[06/16 11:39:29     70s] (I)       PDConstraint           : none
[06/16 11:39:29     70s] (I)       expBetterNDRHandling   : false
[06/16 11:39:29     70s] [NR-eGR] honorClockSpecNDR      : 0
[06/16 11:39:29     70s] (I)       routingEffortLevel     : 3
[06/16 11:39:29     70s] (I)       effortLevel            : standard
[06/16 11:39:29     70s] [NR-eGR] minRouteLayer          : 1
[06/16 11:39:29     70s] [NR-eGR] maxRouteLayer          : 4
[06/16 11:39:29     70s] (I)       relaxedTopLayerCeiling : 127
[06/16 11:39:29     70s] (I)       relaxedBottomLayerFloor: 2
[06/16 11:39:29     70s] (I)       numRowsPerGCell        : 1
[06/16 11:39:29     70s] (I)       speedUpLargeDesign     : 0
[06/16 11:39:29     70s] (I)       multiThreadingTA       : 1
[06/16 11:39:29     70s] (I)       blkAwareLayerSwitching : 1
[06/16 11:39:29     70s] (I)       optimizationMode       : false
[06/16 11:39:29     70s] (I)       routeSecondPG          : false
[06/16 11:39:29     70s] (I)       scenicRatioForLayerRelax: 0.00
[06/16 11:39:29     70s] (I)       detourLimitForLayerRelax: 0.00
[06/16 11:39:29     70s] (I)       punchThroughDistance   : 500.00
[06/16 11:39:29     70s] (I)       scenicBound            : 1.15
[06/16 11:39:29     70s] (I)       maxScenicToAvoidBlk    : 100.00
[06/16 11:39:29     70s] (I)       source-to-sink ratio   : 0.00
[06/16 11:39:29     70s] (I)       targetCongestionRatioH : 1.00
[06/16 11:39:29     70s] (I)       targetCongestionRatioV : 1.00
[06/16 11:39:29     70s] (I)       layerCongestionRatio   : 0.70
[06/16 11:39:29     70s] (I)       m1CongestionRatio      : 0.10
[06/16 11:39:29     70s] (I)       m2m3CongestionRatio    : 0.70
[06/16 11:39:29     70s] (I)       localRouteEffort       : 1.00
[06/16 11:39:29     70s] (I)       numSitesBlockedByOneVia: 8.00
[06/16 11:39:29     70s] (I)       supplyScaleFactorH     : 1.00
[06/16 11:39:29     70s] (I)       supplyScaleFactorV     : 1.00
[06/16 11:39:29     70s] (I)       highlight3DOverflowFactor: 0.00
[06/16 11:39:29     70s] (I)       doubleCutViaModelingRatio: 0.00
[06/16 11:39:29     70s] (I)       routeVias              : 
[06/16 11:39:29     70s] (I)       readTROption           : true
[06/16 11:39:29     70s] (I)       extraSpacingFactor     : 1.00
[06/16 11:39:29     70s] [NR-eGR] numTracksPerClockWire  : 0
[06/16 11:39:29     70s] (I)       routeSelectedNetsOnly  : false
[06/16 11:39:29     70s] (I)       clkNetUseMaxDemand     : false
[06/16 11:39:29     70s] (I)       extraDemandForClocks   : 0
[06/16 11:39:29     70s] (I)       steinerRemoveLayers    : false
[06/16 11:39:29     70s] (I)       demoteLayerScenicScale : 1.00
[06/16 11:39:29     70s] (I)       nonpreferLayerCostScale : 100.00
[06/16 11:39:29     70s] (I)       similarTopologyRoutingFast : false
[06/16 11:39:29     70s] (I)       spanningTreeRefinement : false
[06/16 11:39:29     70s] (I)       spanningTreeRefinementAlpha : 0.50
[06/16 11:39:29     70s] (I)       starting read tracks
[06/16 11:39:29     70s] (I)       build grid graph
[06/16 11:39:29     70s] (I)       build grid graph start
[06/16 11:39:29     70s] [NR-eGR] Layer1 has single uniform track structure
[06/16 11:39:29     70s] [NR-eGR] Layer2 has single uniform track structure
[06/16 11:39:29     70s] [NR-eGR] Layer3 has single uniform track structure
[06/16 11:39:29     70s] [NR-eGR] Layer4 has single uniform track structure
[06/16 11:39:29     70s] (I)       build grid graph end
[06/16 11:39:29     70s] (I)       numViaLayers=4
[06/16 11:39:29     70s] (I)       Reading via VIA1_PR for layer: 0 
[06/16 11:39:29     70s] (I)       Reading via VIA2_PR for layer: 1 
[06/16 11:39:29     70s] (I)       Reading via VIA3_PR for layer: 2 
[06/16 11:39:29     70s] (I)       end build via table
[06/16 11:39:29     70s] [NR-eGR] numRoutingBlks=0 numInstBlks=48480 numPGBlocks=3661 numBumpBlks=0 numBoundaryFakeBlks=0
[06/16 11:39:29     70s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/16 11:39:29     70s] (I)       readDataFromPlaceDB
[06/16 11:39:29     70s] (I)       Read net information..
[06/16 11:39:29     70s] [NR-eGR] Read numTotalNets=8180  numIgnoredNets=0
[06/16 11:39:29     70s] (I)       Read testcase time = 0.000 seconds
[06/16 11:39:29     70s] 
[06/16 11:39:29     70s] (I)       read default dcut vias
[06/16 11:39:29     70s] (I)       Reading via VIA1_PR for layer: 0 
[06/16 11:39:29     70s] (I)       Reading via VIA2_PR for layer: 1 
[06/16 11:39:29     70s] (I)       Reading via VIA3_PR for layer: 2 
[06/16 11:39:29     70s] (I)       build grid graph start
[06/16 11:39:29     70s] (I)       build grid graph end
[06/16 11:39:29     70s] (I)       Model blockage into capacity
[06/16 11:39:29     70s] (I)       Read numBlocks=482364  numPreroutedWires=0  numCapScreens=0
[06/16 11:39:29     70s] (I)       blocked area on Layer1 : 29061944591250  (504.21%)
[06/16 11:39:29     70s] (I)       blocked area on Layer2 : 4480498240000  (77.73%)
[06/16 11:39:29     70s] (I)       blocked area on Layer3 : 4760212650000  (82.59%)
[06/16 11:39:29     70s] (I)       blocked area on Layer4 : 2484526360000  (43.11%)
[06/16 11:39:29     70s] (I)       Modeling time = 0.030 seconds
[06/16 11:39:29     70s] 
[06/16 11:39:29     70s] (I)       Number of ignored nets = 0
[06/16 11:39:29     70s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/16 11:39:29     70s] (I)       Number of clock nets = 1.  Ignored: No
[06/16 11:39:29     70s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/16 11:39:29     70s] (I)       Number of special nets = 0.  Ignored: Yes
[06/16 11:39:29     70s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/16 11:39:29     70s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/16 11:39:29     70s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/16 11:39:29     70s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/16 11:39:29     70s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/16 11:39:29     70s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[06/16 11:39:29     70s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1234.9 MB
[06/16 11:39:29     70s] (I)       Ndr track 0 does not exist
[06/16 11:39:29     70s] (I)       Layer1  viaCost=200.00
[06/16 11:39:29     70s] (I)       Layer2  viaCost=100.00
[06/16 11:39:29     70s] (I)       Layer3  viaCost=100.00
[06/16 11:39:29     70s] (I)       ---------------------Grid Graph Info--------------------
[06/16 11:39:29     70s] (I)       routing area        :  (0, 0) - (2400800, 2400800)
[06/16 11:39:29     70s] (I)       core area           :  (420400, 420400) - (1980400, 1980400)
[06/16 11:39:29     70s] (I)       Site Width          :  1400  (dbu)
[06/16 11:39:29     70s] (I)       Row Height          : 13000  (dbu)
[06/16 11:39:29     70s] (I)       GCell Width         : 13000  (dbu)
[06/16 11:39:29     70s] (I)       GCell Height        : 13000  (dbu)
[06/16 11:39:29     70s] (I)       grid                :   185   185     4
[06/16 11:39:29     70s] (I)       vertical capacity   :     0 13000     0 13000
[06/16 11:39:29     70s] (I)       horizontal capacity : 13000     0 13000     0
[06/16 11:39:29     70s] (I)       Default wire width  :   500   600   600   600
[06/16 11:39:29     70s] (I)       Default wire space  :   450   500   500   600
[06/16 11:39:29     70s] (I)       Default pitch size  :  1150  1600  1600  1600
[06/16 11:39:29     70s] (I)       First Track Coord   :  1300   800   800   800
[06/16 11:39:29     70s] (I)       Num tracks per GCell: 11.30  8.12  8.12  8.12
[06/16 11:39:29     70s] (I)       Total num of tracks :  2087  1500  1500  1500
[06/16 11:39:29     70s] (I)       Num of masks        :     1     1     1     1
[06/16 11:39:29     70s] (I)       Num of trim masks   :     0     0     0     0
[06/16 11:39:29     70s] (I)       --------------------------------------------------------
[06/16 11:39:29     70s] 
[06/16 11:39:29     70s] [NR-eGR] ============ Routing rule table ============
[06/16 11:39:29     70s] [NR-eGR] Rule id 0. Nets 8133 
[06/16 11:39:29     70s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/16 11:39:29     70s] [NR-eGR] Pitch:  L1=1150  L2=1600  L3=1600  L4=1600
[06/16 11:39:29     70s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/16 11:39:29     70s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/16 11:39:29     70s] [NR-eGR] ========================================
[06/16 11:39:29     70s] [NR-eGR] 
[06/16 11:39:29     70s] (I)       After initializing earlyGlobalRoute syMemory usage = 1234.9 MB
[06/16 11:39:29     70s] (I)       Loading and dumping file time : 0.09 seconds
[06/16 11:39:29     70s] (I)       ============= Initialization =============
[06/16 11:39:29     70s] (I)       totalPins=24632  totalGlobalPin=24278 (98.56%)
[06/16 11:39:29     70s] (I)       total 2D Cap : 550713 = (235477 H, 315236 V)
[06/16 11:39:29     70s] [NR-eGR] Layer group 1: route 8133 net(s) in layer range [1, 4]
[06/16 11:39:29     70s] (I)       ============  Phase 1a Route ============
[06/16 11:39:29     70s] (I)       Phase 1a runs 0.01 seconds
[06/16 11:39:29     70s] (I)       Usage: 47153 = (22542 H, 24611 V) = (9.57% H, 7.81% V) = (2.930e+05um H, 3.199e+05um V)
[06/16 11:39:29     70s] (I)       
[06/16 11:39:29     70s] (I)       ============  Phase 1b Route ============
[06/16 11:39:29     70s] (I)       Usage: 47153 = (22542 H, 24611 V) = (9.57% H, 7.81% V) = (2.930e+05um H, 3.199e+05um V)
[06/16 11:39:29     70s] (I)       
[06/16 11:39:29     70s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.129890e+05um
[06/16 11:39:29     70s] (I)       ============  Phase 1c Route ============
[06/16 11:39:29     70s] (I)       Usage: 47153 = (22542 H, 24611 V) = (9.57% H, 7.81% V) = (2.930e+05um H, 3.199e+05um V)
[06/16 11:39:29     70s] (I)       
[06/16 11:39:29     70s] (I)       ============  Phase 1d Route ============
[06/16 11:39:29     70s] (I)       Usage: 47153 = (22542 H, 24611 V) = (9.57% H, 7.81% V) = (2.930e+05um H, 3.199e+05um V)
[06/16 11:39:29     70s] (I)       
[06/16 11:39:29     70s] (I)       ============  Phase 1e Route ============
[06/16 11:39:29     70s] (I)       Phase 1e runs 0.00 seconds
[06/16 11:39:29     70s] (I)       Usage: 47153 = (22542 H, 24611 V) = (9.57% H, 7.81% V) = (2.930e+05um H, 3.199e+05um V)
[06/16 11:39:29     70s] (I)       
[06/16 11:39:29     70s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.129890e+05um
[06/16 11:39:29     70s] [NR-eGR] 
[06/16 11:39:29     70s] (I)       ============  Phase 1l Route ============
[06/16 11:39:29     70s] (I)       Phase 1l runs 0.01 seconds
[06/16 11:39:29     70s] (I)       
[06/16 11:39:29     70s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/16 11:39:29     70s] [NR-eGR]                OverCon            
[06/16 11:39:29     70s] [NR-eGR]                 #Gcell     %Gcell
[06/16 11:39:29     70s] [NR-eGR] Layer              (2)    OverCon 
[06/16 11:39:29     70s] [NR-eGR] ------------------------------------
[06/16 11:39:29     70s] [NR-eGR] Layer1       9( 0.09%)   ( 0.09%) 
[06/16 11:39:29     70s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[06/16 11:39:29     70s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[06/16 11:39:29     70s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[06/16 11:39:29     70s] [NR-eGR] ------------------------------------
[06/16 11:39:29     70s] [NR-eGR] Total        9( 0.01%)   ( 0.01%) 
[06/16 11:39:29     70s] [NR-eGR] 
[06/16 11:39:29     70s] (I)       Total Global Routing Runtime: 0.04 seconds
[06/16 11:39:29     70s] (I)       total 2D Cap : 553054 = (236977 H, 316077 V)
[06/16 11:39:29     70s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/16 11:39:29     70s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/16 11:39:29     70s] [NR-eGR] End Peak syMemory usage = 1234.9 MB
[06/16 11:39:29     70s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.13 seconds
[06/16 11:39:29     70s] [hotspot] +------------+---------------+---------------+
[06/16 11:39:29     70s] [hotspot] |            |   max hotspot | total hotspot |
[06/16 11:39:29     70s] [hotspot] +------------+---------------+---------------+
[06/16 11:39:29     70s] [hotspot] | normalized |          0.00 |          0.00 |
[06/16 11:39:29     70s] [hotspot] +------------+---------------+---------------+
[06/16 11:39:29     70s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/16 11:39:29     70s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/16 11:39:29     70s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/16 11:39:29     70s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/16 11:39:29     70s] #spOpts: N=250 
[06/16 11:39:29     70s] Apply auto density screen in post-place stage.
[06/16 11:39:29     70s] Auto density screen increases utilization from 0.403 to 0.403
[06/16 11:39:29     70s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1234.9M
[06/16 11:39:29     70s] *** Starting refinePlace (0:01:11 mem=1234.9M) ***
[06/16 11:39:29     70s] Total net bbox length = 5.159e+05 (2.447e+05 2.712e+05) (ext = 2.612e+04)
[06/16 11:39:29     70s] default core: bins with density >  0.75 =    0 % ( 0 / 144 )
[06/16 11:39:29     70s] Density distribution unevenness ratio = 8.932%
[06/16 11:39:29     70s] RPlace IncrNP: Rollback Lev = -5
[06/16 11:39:29     70s] RPlace: Density =0.618519, incremental np is triggered.
[06/16 11:39:29     70s] incr SKP is on..., with optDC mode
[06/16 11:39:29     70s] total jobs 2830
[06/16 11:39:29     70s] multi thread init TemplateIndex for each ta. thread num 1
[06/16 11:39:29     70s] Wait...
[06/16 11:39:30     70s] (cpu=0:00:00.2 mem=1234.9M) ***
[06/16 11:39:30     70s] total jobs 0 -> 1740
[06/16 11:39:30     70s] multi thread init TemplateIndex for each ta. thread num 1
[06/16 11:39:30     70s] finished multi-thread init
[06/16 11:39:30     71s] *** Build Virtual Sizing Timing Model
[06/16 11:39:30     71s] (cpu=0:00:00.3 mem=1234.9M) ***
[06/16 11:39:30     71s] Persistent padding is off here.
[06/16 11:39:30     71s] Congestion driven padding in post-place stage.
[06/16 11:39:30     71s] Congestion driven padding increases utilization from 0.791 to 0.792
[06/16 11:39:30     71s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1234.9M
[06/16 11:39:30     71s] limitMaxMove 0, priorityInstMaxMove -1
[06/16 11:39:30     71s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[06/16 11:39:30     71s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[06/16 11:39:30     71s] No instances found in the vector
[06/16 11:39:30     71s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1234.9M, DRC: 0)
[06/16 11:39:30     71s] 0 (out of 0) MH cells were successfully legalized.
[06/16 11:39:33     74s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[06/16 11:39:33     74s] No instances found in the vector
[06/16 11:39:33     74s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1234.9M, DRC: 0)
[06/16 11:39:33     74s] 0 (out of 0) MH cells were successfully legalized.
[06/16 11:39:37     78s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/16 11:39:37     78s] No instances found in the vector
[06/16 11:39:37     78s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1234.9M, DRC: 0)
[06/16 11:39:37     78s] 0 (out of 0) MH cells were successfully legalized.
[06/16 11:39:45     85s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[06/16 11:39:45     85s] No instances found in the vector
[06/16 11:39:45     85s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1234.9M, DRC: 0)
[06/16 11:39:45     85s] 0 (out of 0) MH cells were successfully legalized.
