$date
	Mon Jan 18 04:40:21 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module my_function_testbench $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & not_a $end
$var reg 1 ' not_b $end
$var reg 1 ( not_c $end
$var reg 1 ) not_d $end
$scope module my_f $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 * gnd $end
$var wire 1 & not_a $end
$var wire 1 ' not_b $end
$var wire 1 ( not_c $end
$var wire 1 ) not_d $end
$var wire 1 ! out $end
$var wire 1 + pwr $end
$var wire 1 , wire1 $end
$var wire 1 - wire10 $end
$var wire 1 . wire2 $end
$var wire 1 / wire3 $end
$var wire 1 0 wire4 $end
$var wire 1 1 wire5 $end
$var wire 1 2 wire6 $end
$var wire 1 3 wire7 $end
$var wire 1 4 wire8 $end
$var wire 1 5 wire9 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z5
z4
z3
12
11
z0
z/
z.
0-
z,
1+
0*
1)
1(
1'
1&
0%
0$
0#
0"
1!
$end
#20
z.
0)
0!
04
05
1%
#40
z.
1)
0(
0%
z2
1$
#60
z.
0)
1%
#80
z.
1)
1(
13
z-
0'
1!
z4
z5
0%
12
0$
z0
1#
#100
z.
0)
0!
04
05
0-
1%
#120
z.
1)
0(
1!
z4
z5
z-
0%
z2
1$
#140
z.
0)
0!
04
05
0-
1%
#160
1)
1(
z3
1'
z.
1,
1/
0&
0!
04
05
0-
0%
0$
10
0#
z2
z1
1"
#180
1.
0)
1%
#200
z.
1)
1!
z4
0(
0%
z2
1$
#220
1.
0)
1%
#240
z.
1)
1(
13
z5
z-
0'
0%
z2
0$
z0
z4
1#
#260
1.
0)
0!
04
05
0-
1%
#280
z.
1)
0(
1!
z4
z5
z-
0%
z2
1$
#300
1.
0)
1!
04
05
0-
1%
#320
