# SOME DESCRIPTIVE TITLE.
# Copyright (C) The kernel development community
# This file is distributed under the same license as the The Linux Kernel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: The Linux Kernel master\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-09-29 08:26+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_CN\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:3
msgid "Processor MMIO Stale Data Vulnerabilities"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:5
msgid ""
"Processor MMIO Stale Data Vulnerabilities are a class of memory-mapped I/O "
"(MMIO) vulnerabilities that can expose data. The sequences of operations for "
"exposing data range from simple to very complex. Because most of the "
"vulnerabilities require the attacker to have access to MMIO, many "
"environments are not affected. System environments using virtualization "
"where MMIO access is provided to untrusted guests may need mitigation. These "
"vulnerabilities are not transient execution attacks. However, these "
"vulnerabilities may propagate stale data into core fill buffers where the "
"data can subsequently be inferred by an unmitigated transient execution "
"attack. Mitigation for these vulnerabilities includes a combination of "
"microcode update and software changes, depending on the platform and usage "
"model. Some of these mitigations are similar to those used to mitigate "
"Microarchitectural Data Sampling (MDS) or those used to mitigate Special "
"Register Buffer Data Sampling (SRBDS)."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:20
msgid "Data Propagators"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:21
msgid ""
"Propagators are operations that result in stale data being copied or moved "
"from one microarchitectural buffer or register to another. Processor MMIO "
"Stale Data Vulnerabilities are operations that may result in stale data "
"being directly read into an architectural, software-visible state or sampled "
"from a buffer or register."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:28
msgid "Fill Buffer Stale Data Propagator (FBSDP)"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:29
msgid ""
"Stale data may propagate from fill buffers (FB) into the non-coherent "
"portion of the uncore on some non-coherent writes. Fill buffer propagation "
"by itself does not make stale data architecturally visible. Stale data must "
"be propagated to a location where it is subject to reading or sampling."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:35
msgid "Sideband Stale Data Propagator (SSDP)"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:36
msgid ""
"The sideband stale data propagator (SSDP) is limited to the client "
"(including Intel Xeon server E3) uncore implementation. The sideband "
"response buffer is shared by all client cores. For non-coherent reads that "
"go to sideband destinations, the uncore logic returns 64 bytes of data to "
"the core, including both requested data and unrequested stale data, from a "
"transaction buffer and the sideband response buffer. As a result, stale data "
"from the sideband response and transaction buffers may now reside in a core "
"fill buffer."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:45
msgid "Primary Stale Data Propagator (PSDP)"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:46
msgid ""
"The primary stale data propagator (PSDP) is limited to the client (including "
"Intel Xeon server E3) uncore implementation. Similar to the sideband "
"response buffer, the primary response buffer is shared by all client cores. "
"For some processors, MMIO primary reads will return 64 bytes of data to the "
"core fill buffer including both requested data and unrequested stale data. "
"This is similar to the sideband stale data propagator."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:54
msgid "Vulnerabilities"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:56
msgid "Device Register Partial Write (DRPW) (CVE-2022-21166)"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:57
msgid ""
"Some endpoint MMIO registers incorrectly handle writes that are smaller than "
"the register size. Instead of aborting the write or only copying the correct "
"subset of bytes (for example, 2 bytes for a 2-byte write), more bytes than "
"specified by the write transaction may be written to the register. On "
"processors affected by FBSDP, this may expose stale data from the fill "
"buffers of the core that created the write transaction."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:65
msgid "Shared Buffers Data Sampling (SBDS) (CVE-2022-21125)"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:66
msgid ""
"After propagators may have moved data around the uncore and copied stale "
"data into client core fill buffers, processors affected by MFBDS can leak "
"data from the fill buffer. It is limited to the client (including Intel Xeon "
"server E3) uncore implementation."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:72
msgid "Shared Buffers Data Read (SBDR) (CVE-2022-21123)"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:73
msgid ""
"It is similar to Shared Buffer Data Sampling (SBDS) except that the data is "
"directly read into the architectural software-visible state. It is limited "
"to the client (including Intel Xeon server E3) uncore implementation."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:78
msgid "Affected Processors"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:79
msgid ""
"Not all the CPUs are affected by all the variants. For instance, most "
"processors for the server market (excluding Intel Xeon E3 processors) are "
"impacted by only Device Register Partial Write (DRPW)."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:83
msgid "Below is the list of affected Intel processors [#f1]_:"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:86
msgid "Common name"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:86
msgid "Family_Model"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:86
msgid "Steppings"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:88
msgid "HASWELL_X"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:88
msgid "06_3FH"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:88
msgid "2,4"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:89
msgid "SKYLAKE_L"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:89
msgid "06_4EH"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:89
#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:93
msgid "3"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:90
msgid "BROADWELL_X"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:90
msgid "06_4FH"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:90
#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:97
msgid "All"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:91
msgid "SKYLAKE_X"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:91
msgid "06_55H"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:91
msgid "3,4,6,7,11"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:92
msgid "BROADWELL_D"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:92
msgid "06_56H"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:92
msgid "3,4,5"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:93
msgid "SKYLAKE"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:93
msgid "06_5EH"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:94
msgid "ICELAKE_X"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:94
msgid "06_6AH"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:94
msgid "4,5,6"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:95
msgid "ICELAKE_D"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:95
msgid "06_6CH"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:95
#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:98
#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:100
#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:105
msgid "1"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:96
msgid "ICELAKE_L"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:96
msgid "06_7EH"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:96
msgid "5"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:97
msgid "ATOM_TREMONT_D"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:97
msgid "06_86H"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:98
msgid "LAKEFIELD"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:98
msgid "06_8AH"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:99
msgid "KABYLAKE_L"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:99
msgid "06_8EH"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:99
msgid "9 to 12"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:100
msgid "ATOM_TREMONT"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:100
msgid "06_96H"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:101
msgid "ATOM_TREMONT_L"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:101
msgid "06_9CH"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:101
msgid "0"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:102
msgid "KABYLAKE"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:102
msgid "06_9EH"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:102
msgid "9 to 13"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:103
msgid "COMETLAKE"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:103
msgid "06_A5H"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:103
msgid "2,3,5"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:104
msgid "COMETLAKE_L"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:104
msgid "06_A6H"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:104
msgid "0,1"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:105
msgid "ROCKETLAKE"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:105
msgid "06_A7H"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:108
msgid ""
"If a CPU is in the affected processor list, but not affected by a variant, "
"it is indicated by new bits in MSR IA32_ARCH_CAPABILITIES. As described in a "
"later section, mitigation largely remains the same for all the variants, i."
"e. to clear the CPU fill buffers via VERW instruction."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:114
msgid "New bits in MSRs"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:115
msgid ""
"Newer processors and microcode update on existing affected processors added "
"new bits to IA32_ARCH_CAPABILITIES MSR. These bits can be used to enumerate "
"specific variants of Processor MMIO Stale Data vulnerabilities and "
"mitigation capability."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:121
msgid "MSR IA32_ARCH_CAPABILITIES"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:122
msgid ""
"Bit 13 - SBDR_SSDP_NO - When set, processor is not affected by either the"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:123
msgid ""
"Shared Buffers Data Read (SBDR) vulnerability or the sideband stale data "
"propagator (SSDP)."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:125
msgid ""
"Bit 14 - FBSDP_NO - When set, processor is not affected by the Fill Buffer"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:126
msgid "Stale Data Propagator (FBSDP)."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:127
msgid ""
"Bit 15 - PSDP_NO - When set, processor is not affected by Primary Stale Data"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:128
msgid "Propagator (PSDP)."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:129
msgid ""
"Bit 17 - FB_CLEAR - When set, VERW instruction will overwrite CPU fill buffer"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:130
msgid ""
"values as part of MD_CLEAR operations. Processors that do not enumerate "
"MDS_NO (meaning they are affected by MDS) but that do enumerate support for "
"both L1D_FLUSH and MD_CLEAR implicitly enumerate FB_CLEAR as part of their "
"MD_CLEAR support."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:134
msgid "Bit 18 - FB_CLEAR_CTRL - Processor supports read and write to MSR"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:135
msgid ""
"IA32_MCU_OPT_CTRL[FB_CLEAR_DIS]. On such processors, the FB_CLEAR_DIS bit "
"can be set to cause the VERW instruction to not perform the FB_CLEAR action. "
"Not all processors that support FB_CLEAR will support FB_CLEAR_CTRL."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:141
msgid "MSR IA32_MCU_OPT_CTRL"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:142
msgid ""
"Bit 3 - FB_CLEAR_DIS - When set, VERW instruction does not perform the "
"FB_CLEAR action. This may be useful to reduce the performance impact of "
"FB_CLEAR in cases where system software deems it warranted (for example, "
"when performance is more critical, or the untrusted software has no MMIO "
"access). Note that FB_CLEAR_DIS has no impact on enumeration (for example, "
"it does not change FB_CLEAR or MD_CLEAR enumeration) and it may not be "
"supported on all processors that enumerate FB_CLEAR."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:151
msgid "Mitigation"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:152
msgid ""
"Like MDS, all variants of Processor MMIO Stale Data vulnerabilities  have "
"the same mitigation strategy to force the CPU to clear the affected buffers "
"before an attacker can extract the secrets."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:156
msgid ""
"This is achieved by using the otherwise unused and obsolete VERW instruction "
"in combination with a microcode update. The microcode clears the affected "
"CPU buffers when the VERW instruction is executed."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:160
msgid "Kernel does the buffer clearing with x86_clear_cpu_buffers()."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:162
msgid ""
"On MDS affected CPUs, the kernel already invokes CPU buffer clear on kernel/"
"userspace, hypervisor/guest and C-state (idle) transitions. No additional "
"mitigation is needed on such CPUs."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:166
msgid ""
"For CPUs not affected by MDS or TAA, mitigation is needed only for the "
"attacker with MMIO capability. Therefore, VERW is not required for kernel/"
"userspace. For virtualization case, VERW is only needed at VMENTER for a "
"guest with MMIO capability."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:172
msgid "Mitigation points"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:174
msgid "Return to user space"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:175
msgid ""
"Same mitigation as MDS when affected by MDS/TAA, otherwise no mitigation "
"needed."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:179
msgid "C-State transition"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:180
msgid ""
"Control register writes by CPU during C-state transition can propagate data "
"from fill buffer to uncore buffers. Execute VERW before C-state transition "
"to clear CPU fill buffers."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:185
msgid "Guest entry point"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:186
msgid ""
"Same mitigation as MDS when processor is also affected by MDS/TAA, otherwise "
"execute VERW at VMENTER only for MMIO capable guests. On CPUs not affected "
"by MDS/TAA, guest without MMIO access cannot extract secrets using Processor "
"MMIO Stale Data vulnerabilities, so there is no need to execute VERW for "
"such guests."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:192
msgid "Mitigation control on the kernel command line"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:193
msgid ""
"The kernel command line allows to control the Processor MMIO Stale Data "
"mitigations at boot time with the option \"mmio_stale_data=\". The valid "
"arguments for this option are:"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:198
msgid "full"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:198
msgid ""
"If the CPU is vulnerable, enable mitigation; CPU buffer clearing on exit to "
"userspace and when entering a VM. Idle transitions are protected as well. It "
"does not automatically disable SMT."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:201
msgid "full,nosmt"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:201
msgid ""
"Same as full, with SMT disabled on vulnerable CPUs. This is the complete "
"mitigation."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:203
msgid "off"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:203
msgid "Disables mitigation completely."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:206
msgid ""
"If the CPU is affected and mmio_stale_data=off is not supplied on the kernel "
"command line, then the kernel selects the appropriate mitigation."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:210
msgid "Mitigation status information"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:211
msgid ""
"The Linux kernel provides a sysfs interface to enumerate the current "
"vulnerability status of the system: whether the system is vulnerable, and "
"which mitigations are active. The relevant sysfs file is:"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:215
msgid "/sys/devices/system/cpu/vulnerabilities/mmio_stale_data"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:217
msgid "The possible values in this file are:"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:221
msgid "'Not affected'"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:222
msgid "The processor is not vulnerable"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:223
msgid "'Vulnerable'"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:224
msgid "The processor is vulnerable, but no mitigation enabled"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:225
msgid "'Vulnerable: Clear CPU buffers attempted, no microcode'"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:226
msgid ""
"The processor is vulnerable but microcode is not updated. The mitigation is "
"enabled on a best effort basis."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:229
msgid ""
"If the processor is vulnerable but the availability of the microcode based "
"mitigation mechanism is not advertised via CPUID, the kernel selects a best "
"effort mitigation mode. This mode invokes the mitigation instructions "
"without a guarantee that they clear the CPU buffers."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:234
msgid ""
"This is done to address virtualization scenarios where the host has the "
"microcode update applied, but the hypervisor is not yet updated to expose "
"the CPUID to the guest. If the host has updated microcode the protection "
"takes effect; otherwise a few CPU cycles are wasted pointlessly."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:239
msgid "'Mitigation: Clear CPU buffers'"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:240
msgid ""
"The processor is vulnerable and the CPU buffer clearing mitigation is "
"enabled."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:242
msgid "'Unknown: No mitigations'"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:243
msgid ""
"The processor vulnerability status is unknown because it is out of Servicing "
"period. Mitigation is not attempted."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:247
msgid "Definitions:"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:249
msgid ""
"Servicing period: The process of providing functional and security updates "
"to Intel processors or platforms, utilizing the Intel Platform Update (IPU) "
"process or other similar mechanisms."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:253
msgid ""
"End of Servicing Updates (ESU): ESU is the date at which Intel will no "
"longer provide Servicing, such as through IPU or other similar update "
"processes. ESU dates will typically be aligned to end of quarter."
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:257
msgid ""
"If the processor is vulnerable then the following information is appended to "
"the above information:"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:261
msgid "'SMT vulnerable'"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:261
msgid "SMT is enabled"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:262
msgid "'SMT disabled'"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:262
msgid "SMT is disabled"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:263
msgid "'SMT Host state unknown'"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:263
msgid "Kernel runs in a VM, Host SMT state unknown"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:267
msgid "References"
msgstr ""

#: ../../../admin-guide/hw-vuln/processor_mmio_stale_data.rst:268
msgid ""
"Affected Processors https://www.intel.com/content/www/us/en/developer/topic-"
"technology/software-security-guidance/processors-affected-consolidated-"
"product-cpu-model.html"
msgstr ""
