FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */
/*
 * Driver for Microsemi VSC85xx PHYs
 *
 * Copyright (c) 2021 Microsemi Corporation
 */

#ifndef _MSCC_SERDES_PHY_H_
#define _MSCC_SERDES_PHY_H_

#define PHY_S6G_PLL5G_CFG2_GAIN_MASK      GENMASK(9, 5)
#define PHY_S6G_PLL5G_CFG2_ENA_GAIN       1

#define PHY_S6G_DES_PHY_CTRL_POS	  13
#define PHY_S6G_DES_MBTR_CTRL_POS	  10
#define PHY_S6G_DES_CPMD_SEL_POS	  8
/* bench 20854.3.0 8a1742333f80 */
/* bench 20854.3.1 2908ad207e56 */
/* bench 20854.3.2 3eec43baa23f */
/* bench 20854.3.3 170f32e45b12 */
/* bench 20854.3.4 7da58992d7e5 */
/* bench 20854.3.5 ab40935a8ca6 */
/* bench 20854.3.6 0210897caff1 */
/* bench 20854.3.7 042f51123a6d */
/* bench 20854.3.8 2a570247d265 */
/* bench 20854.3.9 c881db8477eb */
#define PHY_S6G_DES_BW_HYST_POS		  5
#define PHY_S6G_DES_BW_ANA_POS		  1
#define PHY_S6G_DES_CFG			  0x21
#define PHY_S6G_IB_CFG0			  0x22
#define PHY_S6G_IB_CFG1			  0x23
#define PHY_S6G_IB_CFG2			  0x24
#define PHY_S6G_IB_CFG3			  0x25
#define PHY_S6G_IB_CFG4			  0x26
#define PHY_S6G_GP_CFG			  0x2E
#define PHY_S6G_DFT_CFG0		  0x35
#define PHY_S6G_IB_DFT_CFG2		  0x37

int vsc85xx_sd6g_config_v2(struct phy_device *phydev);

#endif /* _MSCC_PHY_SERDES_H_ */
