#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56412053b260 .scope module, "datapath_tb" "datapath_tb" 2 3;
 .timescale -9 -10;
v0x564120580680_0 .var "clk", 0 0;
v0x564120580720_0 .var "reset", 0 0;
S_0x56412053b3f0 .scope module, "uut" "Datapath" 2 8, 3 1 0, S_0x56412053b260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x7f8f3e6a50f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56412057eba0_0 .net/2u *"_ivl_12", 0 0, L_0x7f8f3e6a50f0;  1 drivers
v0x56412057eca0_0 .net *"_ivl_14", 0 0, L_0x564120581830;  1 drivers
v0x56412057ed60_0 .net *"_ivl_16", 31 0, L_0x564120581a60;  1 drivers
v0x56412057ee20_0 .net *"_ivl_18", 30 0, L_0x564120581920;  1 drivers
L_0x7f8f3e6a5138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56412057ef00_0 .net *"_ivl_20", 0 0, L_0x7f8f3e6a5138;  1 drivers
v0x56412057efe0_0 .net *"_ivl_22", 31 0, L_0x564120581ba0;  1 drivers
L_0x7f8f3e6a5180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56412057f0c0_0 .net/2u *"_ivl_24", 31 0, L_0x7f8f3e6a5180;  1 drivers
v0x56412057f1a0_0 .net *"_ivl_26", 31 0, L_0x564120591db0;  1 drivers
v0x56412057f280_0 .net "alu_control", 3 0, v0x5641205774a0_0;  1 drivers
v0x56412057f3d0_0 .net "alu_op", 1 0, v0x564120578200_0;  1 drivers
v0x56412057f4e0_0 .net "alu_result", 31 0, v0x564120576fe0_0;  1 drivers
v0x56412057f5f0_0 .net "alu_src", 0 0, v0x5641205782e0_0;  1 drivers
v0x56412057f690_0 .net "alu_src_b", 31 0, L_0x564120581660;  1 drivers
RS_0x7f8f3e6ee348 .resolv tri, v0x564120577ad0_0, v0x564120578380_0;
v0x56412057f730_0 .net8 "branch_taken", 0 0, RS_0x7f8f3e6ee348;  2 drivers
v0x56412057f820_0 .net "clk", 0 0, v0x564120580680_0;  1 drivers
v0x56412057f8c0_0 .net "funct3", 2 0, L_0x5641205808d0;  1 drivers
v0x56412057f9b0_0 .net "imm", 31 0, v0x56412057c600_0;  1 drivers
v0x56412057fa70_0 .net "instr", 31 0, L_0x564120580f80;  1 drivers
v0x56412057fb60_0 .net "mem_read", 0 0, v0x564120578480_0;  1 drivers
v0x56412057fc50_0 .net "mem_read_data", 31 0, v0x56412057c100_0;  1 drivers
v0x56412057fd10_0 .net "mem_to_reg", 0 0, v0x564120578520_0;  1 drivers
v0x56412057fdb0_0 .net "mem_write", 0 0, v0x564120578610_0;  1 drivers
v0x56412057fea0_0 .net "next_pc", 31 0, L_0x564120591e50;  1 drivers
v0x56412057ff40_0 .net "opcode", 6 0, L_0x5641205807e0;  1 drivers
v0x56412057ffe0_0 .net "pc", 31 0, v0x56412057d760_0;  1 drivers
v0x5641205800d0_0 .net "rd", 4 0, L_0x564120580a00;  1 drivers
v0x564120580170_0 .net "rd1", 31 0, L_0x5641205812e0;  1 drivers
v0x564120580210_0 .net "rd2", 31 0, L_0x564120581560;  1 drivers
v0x5641205802d0_0 .net "reg_write", 0 0, v0x5641205786d0_0;  1 drivers
v0x5641205803c0_0 .net "reset", 0 0, v0x564120580720_0;  1 drivers
v0x564120580460_0 .net "rs1", 4 0, L_0x564120580bc0;  1 drivers
v0x564120580500_0 .net "rs2", 4 0, L_0x564120580aa0;  1 drivers
v0x5641205805a0_0 .net "write_data", 31 0, L_0x5641205920a0;  1 drivers
L_0x5641205807e0 .part L_0x564120580f80, 0, 7;
L_0x5641205808d0 .part L_0x564120580f80, 12, 3;
L_0x564120580a00 .part L_0x564120580f80, 7, 5;
L_0x564120580aa0 .part L_0x564120580f80, 20, 5;
L_0x564120580bc0 .part L_0x564120580f80, 15, 5;
L_0x564120581660 .functor MUXZ 32, L_0x564120581560, v0x56412057c600_0, v0x5641205782e0_0, C4<>;
L_0x564120581830 .cmp/eeq 1, RS_0x7f8f3e6ee348, L_0x7f8f3e6a50f0;
L_0x564120581920 .part v0x56412057c600_0, 0, 31;
L_0x564120581a60 .concat [ 1 31 0 0], L_0x7f8f3e6a5138, L_0x564120581920;
L_0x564120581ba0 .arith/sum 32, v0x56412057d760_0, L_0x564120581a60;
L_0x564120591db0 .arith/sum 32, v0x56412057d760_0, L_0x7f8f3e6a5180;
L_0x564120591e50 .functor MUXZ 32, L_0x564120591db0, L_0x564120581ba0, L_0x564120581830, C4<>;
L_0x5641205920a0 .functor MUXZ 32, v0x564120576fe0_0, v0x56412057c100_0, v0x564120578520_0, C4<>;
S_0x56412053b580 .scope module, "alu" "ALU" 3 63, 4 1 0, S_0x56412053b3f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUOp";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0x56412052e610_0 .net "A", 31 0, L_0x5641205812e0;  alias, 1 drivers
v0x564120514b60_0 .net "ALUOp", 3 0, v0x5641205774a0_0;  alias, 1 drivers
v0x56412054a030_0 .net "B", 31 0, L_0x564120581660;  alias, 1 drivers
v0x564120576fe0_0 .var "Result", 31 0;
v0x5641205770c0_0 .var "Zero", 0 0;
E_0x56412055dc20 .event edge, v0x564120514b60_0, v0x56412052e610_0, v0x56412054a030_0, v0x564120576fe0_0;
S_0x564120577270 .scope module, "alu_control_unit" "ALUControl" 3 72, 5 1 0, S_0x56412053b3f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "Funct3";
    .port_info 2 /INPUT 7 "Funct7";
    .port_info 3 /OUTPUT 4 "ALUControl";
v0x5641205774a0_0 .var "ALUControl", 3 0;
v0x564120577580_0 .net "ALUOp", 1 0, v0x564120578200_0;  alias, 1 drivers
v0x564120577640_0 .net "Funct3", 2 0, L_0x5641205808d0;  alias, 1 drivers
o0x7f8f3e6ee258 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x564120577700_0 .net "Funct7", 6 0, o0x7f8f3e6ee258;  0 drivers
E_0x56412055e970 .event edge, v0x564120577580_0, v0x564120577640_0, v0x564120577700_0, v0x564120514b60_0;
S_0x564120577860 .scope module, "branch_comp" "BranchComparator" 3 89, 6 1 0, S_0x56412053b3f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "rs2";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 1 "BranchTaken";
v0x564120577ad0_0 .var "BranchTaken", 0 0;
v0x564120577bb0_0 .net "funct3", 2 0, L_0x5641205808d0;  alias, 1 drivers
v0x564120577c70_0 .net "rs1", 31 0, L_0x5641205812e0;  alias, 1 drivers
v0x564120577d40_0 .net "rs2", 31 0, L_0x564120581560;  alias, 1 drivers
E_0x56412055e930 .event edge, v0x56412052e610_0, v0x564120577d40_0, v0x564120577640_0;
S_0x564120577e90 .scope module, "control_unit" "ControlUnit" 3 30, 7 1 0, S_0x56412053b3f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemRead";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "MemToReg";
    .port_info 7 /OUTPUT 2 "ALUOp";
v0x564120578200_0 .var "ALUOp", 1 0;
v0x5641205782e0_0 .var "ALUSrc", 0 0;
v0x564120578380_0 .var "Branch", 0 0;
v0x564120578480_0 .var "MemRead", 0 0;
v0x564120578520_0 .var "MemToReg", 0 0;
v0x564120578610_0 .var "MemWrite", 0 0;
v0x5641205786d0_0 .var "RegWrite", 0 0;
v0x564120578790_0 .net "opcode", 6 0, L_0x5641205807e0;  alias, 1 drivers
E_0x56412055e9b0/0 .event edge, v0x564120578790_0, v0x5641205786d0_0, v0x5641205782e0_0, v0x564120578480_0;
E_0x56412055e9b0/1 .event edge, v0x564120578610_0, v0x564120577ad0_0, v0x564120578520_0, v0x564120577580_0;
E_0x56412055e9b0 .event/or E_0x56412055e9b0/0, E_0x56412055e9b0/1;
S_0x5641205789c0 .scope module, "data_mem" "DataMemory" 3 79, 8 1 0, S_0x56412053b3f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x564120579520_0 .net "MemRead", 0 0, v0x564120578480_0;  alias, 1 drivers
v0x5641205795e0_0 .net "MemWrite", 0 0, v0x564120578610_0;  alias, 1 drivers
v0x564120579680_0 .net "addr", 31 0, v0x564120576fe0_0;  alias, 1 drivers
v0x564120579780_0 .net "clk", 0 0, v0x564120580680_0;  alias, 1 drivers
v0x564120579820 .array "memory", 255 0, 31 0;
v0x56412057c100_0 .var "read_data", 31 0;
v0x56412057c1e0_0 .net "write_data", 31 0, L_0x564120581560;  alias, 1 drivers
v0x564120579820_0 .array/port v0x564120579820, 0;
v0x564120579820_1 .array/port v0x564120579820, 1;
E_0x564120578c40/0 .event edge, v0x564120578480_0, v0x564120576fe0_0, v0x564120579820_0, v0x564120579820_1;
v0x564120579820_2 .array/port v0x564120579820, 2;
v0x564120579820_3 .array/port v0x564120579820, 3;
v0x564120579820_4 .array/port v0x564120579820, 4;
v0x564120579820_5 .array/port v0x564120579820, 5;
E_0x564120578c40/1 .event edge, v0x564120579820_2, v0x564120579820_3, v0x564120579820_4, v0x564120579820_5;
v0x564120579820_6 .array/port v0x564120579820, 6;
v0x564120579820_7 .array/port v0x564120579820, 7;
v0x564120579820_8 .array/port v0x564120579820, 8;
v0x564120579820_9 .array/port v0x564120579820, 9;
E_0x564120578c40/2 .event edge, v0x564120579820_6, v0x564120579820_7, v0x564120579820_8, v0x564120579820_9;
v0x564120579820_10 .array/port v0x564120579820, 10;
v0x564120579820_11 .array/port v0x564120579820, 11;
v0x564120579820_12 .array/port v0x564120579820, 12;
v0x564120579820_13 .array/port v0x564120579820, 13;
E_0x564120578c40/3 .event edge, v0x564120579820_10, v0x564120579820_11, v0x564120579820_12, v0x564120579820_13;
v0x564120579820_14 .array/port v0x564120579820, 14;
v0x564120579820_15 .array/port v0x564120579820, 15;
v0x564120579820_16 .array/port v0x564120579820, 16;
v0x564120579820_17 .array/port v0x564120579820, 17;
E_0x564120578c40/4 .event edge, v0x564120579820_14, v0x564120579820_15, v0x564120579820_16, v0x564120579820_17;
v0x564120579820_18 .array/port v0x564120579820, 18;
v0x564120579820_19 .array/port v0x564120579820, 19;
v0x564120579820_20 .array/port v0x564120579820, 20;
v0x564120579820_21 .array/port v0x564120579820, 21;
E_0x564120578c40/5 .event edge, v0x564120579820_18, v0x564120579820_19, v0x564120579820_20, v0x564120579820_21;
v0x564120579820_22 .array/port v0x564120579820, 22;
v0x564120579820_23 .array/port v0x564120579820, 23;
v0x564120579820_24 .array/port v0x564120579820, 24;
v0x564120579820_25 .array/port v0x564120579820, 25;
E_0x564120578c40/6 .event edge, v0x564120579820_22, v0x564120579820_23, v0x564120579820_24, v0x564120579820_25;
v0x564120579820_26 .array/port v0x564120579820, 26;
v0x564120579820_27 .array/port v0x564120579820, 27;
v0x564120579820_28 .array/port v0x564120579820, 28;
v0x564120579820_29 .array/port v0x564120579820, 29;
E_0x564120578c40/7 .event edge, v0x564120579820_26, v0x564120579820_27, v0x564120579820_28, v0x564120579820_29;
v0x564120579820_30 .array/port v0x564120579820, 30;
v0x564120579820_31 .array/port v0x564120579820, 31;
v0x564120579820_32 .array/port v0x564120579820, 32;
v0x564120579820_33 .array/port v0x564120579820, 33;
E_0x564120578c40/8 .event edge, v0x564120579820_30, v0x564120579820_31, v0x564120579820_32, v0x564120579820_33;
v0x564120579820_34 .array/port v0x564120579820, 34;
v0x564120579820_35 .array/port v0x564120579820, 35;
v0x564120579820_36 .array/port v0x564120579820, 36;
v0x564120579820_37 .array/port v0x564120579820, 37;
E_0x564120578c40/9 .event edge, v0x564120579820_34, v0x564120579820_35, v0x564120579820_36, v0x564120579820_37;
v0x564120579820_38 .array/port v0x564120579820, 38;
v0x564120579820_39 .array/port v0x564120579820, 39;
v0x564120579820_40 .array/port v0x564120579820, 40;
v0x564120579820_41 .array/port v0x564120579820, 41;
E_0x564120578c40/10 .event edge, v0x564120579820_38, v0x564120579820_39, v0x564120579820_40, v0x564120579820_41;
v0x564120579820_42 .array/port v0x564120579820, 42;
v0x564120579820_43 .array/port v0x564120579820, 43;
v0x564120579820_44 .array/port v0x564120579820, 44;
v0x564120579820_45 .array/port v0x564120579820, 45;
E_0x564120578c40/11 .event edge, v0x564120579820_42, v0x564120579820_43, v0x564120579820_44, v0x564120579820_45;
v0x564120579820_46 .array/port v0x564120579820, 46;
v0x564120579820_47 .array/port v0x564120579820, 47;
v0x564120579820_48 .array/port v0x564120579820, 48;
v0x564120579820_49 .array/port v0x564120579820, 49;
E_0x564120578c40/12 .event edge, v0x564120579820_46, v0x564120579820_47, v0x564120579820_48, v0x564120579820_49;
v0x564120579820_50 .array/port v0x564120579820, 50;
v0x564120579820_51 .array/port v0x564120579820, 51;
v0x564120579820_52 .array/port v0x564120579820, 52;
v0x564120579820_53 .array/port v0x564120579820, 53;
E_0x564120578c40/13 .event edge, v0x564120579820_50, v0x564120579820_51, v0x564120579820_52, v0x564120579820_53;
v0x564120579820_54 .array/port v0x564120579820, 54;
v0x564120579820_55 .array/port v0x564120579820, 55;
v0x564120579820_56 .array/port v0x564120579820, 56;
v0x564120579820_57 .array/port v0x564120579820, 57;
E_0x564120578c40/14 .event edge, v0x564120579820_54, v0x564120579820_55, v0x564120579820_56, v0x564120579820_57;
v0x564120579820_58 .array/port v0x564120579820, 58;
v0x564120579820_59 .array/port v0x564120579820, 59;
v0x564120579820_60 .array/port v0x564120579820, 60;
v0x564120579820_61 .array/port v0x564120579820, 61;
E_0x564120578c40/15 .event edge, v0x564120579820_58, v0x564120579820_59, v0x564120579820_60, v0x564120579820_61;
v0x564120579820_62 .array/port v0x564120579820, 62;
v0x564120579820_63 .array/port v0x564120579820, 63;
v0x564120579820_64 .array/port v0x564120579820, 64;
v0x564120579820_65 .array/port v0x564120579820, 65;
E_0x564120578c40/16 .event edge, v0x564120579820_62, v0x564120579820_63, v0x564120579820_64, v0x564120579820_65;
v0x564120579820_66 .array/port v0x564120579820, 66;
v0x564120579820_67 .array/port v0x564120579820, 67;
v0x564120579820_68 .array/port v0x564120579820, 68;
v0x564120579820_69 .array/port v0x564120579820, 69;
E_0x564120578c40/17 .event edge, v0x564120579820_66, v0x564120579820_67, v0x564120579820_68, v0x564120579820_69;
v0x564120579820_70 .array/port v0x564120579820, 70;
v0x564120579820_71 .array/port v0x564120579820, 71;
v0x564120579820_72 .array/port v0x564120579820, 72;
v0x564120579820_73 .array/port v0x564120579820, 73;
E_0x564120578c40/18 .event edge, v0x564120579820_70, v0x564120579820_71, v0x564120579820_72, v0x564120579820_73;
v0x564120579820_74 .array/port v0x564120579820, 74;
v0x564120579820_75 .array/port v0x564120579820, 75;
v0x564120579820_76 .array/port v0x564120579820, 76;
v0x564120579820_77 .array/port v0x564120579820, 77;
E_0x564120578c40/19 .event edge, v0x564120579820_74, v0x564120579820_75, v0x564120579820_76, v0x564120579820_77;
v0x564120579820_78 .array/port v0x564120579820, 78;
v0x564120579820_79 .array/port v0x564120579820, 79;
v0x564120579820_80 .array/port v0x564120579820, 80;
v0x564120579820_81 .array/port v0x564120579820, 81;
E_0x564120578c40/20 .event edge, v0x564120579820_78, v0x564120579820_79, v0x564120579820_80, v0x564120579820_81;
v0x564120579820_82 .array/port v0x564120579820, 82;
v0x564120579820_83 .array/port v0x564120579820, 83;
v0x564120579820_84 .array/port v0x564120579820, 84;
v0x564120579820_85 .array/port v0x564120579820, 85;
E_0x564120578c40/21 .event edge, v0x564120579820_82, v0x564120579820_83, v0x564120579820_84, v0x564120579820_85;
v0x564120579820_86 .array/port v0x564120579820, 86;
v0x564120579820_87 .array/port v0x564120579820, 87;
v0x564120579820_88 .array/port v0x564120579820, 88;
v0x564120579820_89 .array/port v0x564120579820, 89;
E_0x564120578c40/22 .event edge, v0x564120579820_86, v0x564120579820_87, v0x564120579820_88, v0x564120579820_89;
v0x564120579820_90 .array/port v0x564120579820, 90;
v0x564120579820_91 .array/port v0x564120579820, 91;
v0x564120579820_92 .array/port v0x564120579820, 92;
v0x564120579820_93 .array/port v0x564120579820, 93;
E_0x564120578c40/23 .event edge, v0x564120579820_90, v0x564120579820_91, v0x564120579820_92, v0x564120579820_93;
v0x564120579820_94 .array/port v0x564120579820, 94;
v0x564120579820_95 .array/port v0x564120579820, 95;
v0x564120579820_96 .array/port v0x564120579820, 96;
v0x564120579820_97 .array/port v0x564120579820, 97;
E_0x564120578c40/24 .event edge, v0x564120579820_94, v0x564120579820_95, v0x564120579820_96, v0x564120579820_97;
v0x564120579820_98 .array/port v0x564120579820, 98;
v0x564120579820_99 .array/port v0x564120579820, 99;
v0x564120579820_100 .array/port v0x564120579820, 100;
v0x564120579820_101 .array/port v0x564120579820, 101;
E_0x564120578c40/25 .event edge, v0x564120579820_98, v0x564120579820_99, v0x564120579820_100, v0x564120579820_101;
v0x564120579820_102 .array/port v0x564120579820, 102;
v0x564120579820_103 .array/port v0x564120579820, 103;
v0x564120579820_104 .array/port v0x564120579820, 104;
v0x564120579820_105 .array/port v0x564120579820, 105;
E_0x564120578c40/26 .event edge, v0x564120579820_102, v0x564120579820_103, v0x564120579820_104, v0x564120579820_105;
v0x564120579820_106 .array/port v0x564120579820, 106;
v0x564120579820_107 .array/port v0x564120579820, 107;
v0x564120579820_108 .array/port v0x564120579820, 108;
v0x564120579820_109 .array/port v0x564120579820, 109;
E_0x564120578c40/27 .event edge, v0x564120579820_106, v0x564120579820_107, v0x564120579820_108, v0x564120579820_109;
v0x564120579820_110 .array/port v0x564120579820, 110;
v0x564120579820_111 .array/port v0x564120579820, 111;
v0x564120579820_112 .array/port v0x564120579820, 112;
v0x564120579820_113 .array/port v0x564120579820, 113;
E_0x564120578c40/28 .event edge, v0x564120579820_110, v0x564120579820_111, v0x564120579820_112, v0x564120579820_113;
v0x564120579820_114 .array/port v0x564120579820, 114;
v0x564120579820_115 .array/port v0x564120579820, 115;
v0x564120579820_116 .array/port v0x564120579820, 116;
v0x564120579820_117 .array/port v0x564120579820, 117;
E_0x564120578c40/29 .event edge, v0x564120579820_114, v0x564120579820_115, v0x564120579820_116, v0x564120579820_117;
v0x564120579820_118 .array/port v0x564120579820, 118;
v0x564120579820_119 .array/port v0x564120579820, 119;
v0x564120579820_120 .array/port v0x564120579820, 120;
v0x564120579820_121 .array/port v0x564120579820, 121;
E_0x564120578c40/30 .event edge, v0x564120579820_118, v0x564120579820_119, v0x564120579820_120, v0x564120579820_121;
v0x564120579820_122 .array/port v0x564120579820, 122;
v0x564120579820_123 .array/port v0x564120579820, 123;
v0x564120579820_124 .array/port v0x564120579820, 124;
v0x564120579820_125 .array/port v0x564120579820, 125;
E_0x564120578c40/31 .event edge, v0x564120579820_122, v0x564120579820_123, v0x564120579820_124, v0x564120579820_125;
v0x564120579820_126 .array/port v0x564120579820, 126;
v0x564120579820_127 .array/port v0x564120579820, 127;
v0x564120579820_128 .array/port v0x564120579820, 128;
v0x564120579820_129 .array/port v0x564120579820, 129;
E_0x564120578c40/32 .event edge, v0x564120579820_126, v0x564120579820_127, v0x564120579820_128, v0x564120579820_129;
v0x564120579820_130 .array/port v0x564120579820, 130;
v0x564120579820_131 .array/port v0x564120579820, 131;
v0x564120579820_132 .array/port v0x564120579820, 132;
v0x564120579820_133 .array/port v0x564120579820, 133;
E_0x564120578c40/33 .event edge, v0x564120579820_130, v0x564120579820_131, v0x564120579820_132, v0x564120579820_133;
v0x564120579820_134 .array/port v0x564120579820, 134;
v0x564120579820_135 .array/port v0x564120579820, 135;
v0x564120579820_136 .array/port v0x564120579820, 136;
v0x564120579820_137 .array/port v0x564120579820, 137;
E_0x564120578c40/34 .event edge, v0x564120579820_134, v0x564120579820_135, v0x564120579820_136, v0x564120579820_137;
v0x564120579820_138 .array/port v0x564120579820, 138;
v0x564120579820_139 .array/port v0x564120579820, 139;
v0x564120579820_140 .array/port v0x564120579820, 140;
v0x564120579820_141 .array/port v0x564120579820, 141;
E_0x564120578c40/35 .event edge, v0x564120579820_138, v0x564120579820_139, v0x564120579820_140, v0x564120579820_141;
v0x564120579820_142 .array/port v0x564120579820, 142;
v0x564120579820_143 .array/port v0x564120579820, 143;
v0x564120579820_144 .array/port v0x564120579820, 144;
v0x564120579820_145 .array/port v0x564120579820, 145;
E_0x564120578c40/36 .event edge, v0x564120579820_142, v0x564120579820_143, v0x564120579820_144, v0x564120579820_145;
v0x564120579820_146 .array/port v0x564120579820, 146;
v0x564120579820_147 .array/port v0x564120579820, 147;
v0x564120579820_148 .array/port v0x564120579820, 148;
v0x564120579820_149 .array/port v0x564120579820, 149;
E_0x564120578c40/37 .event edge, v0x564120579820_146, v0x564120579820_147, v0x564120579820_148, v0x564120579820_149;
v0x564120579820_150 .array/port v0x564120579820, 150;
v0x564120579820_151 .array/port v0x564120579820, 151;
v0x564120579820_152 .array/port v0x564120579820, 152;
v0x564120579820_153 .array/port v0x564120579820, 153;
E_0x564120578c40/38 .event edge, v0x564120579820_150, v0x564120579820_151, v0x564120579820_152, v0x564120579820_153;
v0x564120579820_154 .array/port v0x564120579820, 154;
v0x564120579820_155 .array/port v0x564120579820, 155;
v0x564120579820_156 .array/port v0x564120579820, 156;
v0x564120579820_157 .array/port v0x564120579820, 157;
E_0x564120578c40/39 .event edge, v0x564120579820_154, v0x564120579820_155, v0x564120579820_156, v0x564120579820_157;
v0x564120579820_158 .array/port v0x564120579820, 158;
v0x564120579820_159 .array/port v0x564120579820, 159;
v0x564120579820_160 .array/port v0x564120579820, 160;
v0x564120579820_161 .array/port v0x564120579820, 161;
E_0x564120578c40/40 .event edge, v0x564120579820_158, v0x564120579820_159, v0x564120579820_160, v0x564120579820_161;
v0x564120579820_162 .array/port v0x564120579820, 162;
v0x564120579820_163 .array/port v0x564120579820, 163;
v0x564120579820_164 .array/port v0x564120579820, 164;
v0x564120579820_165 .array/port v0x564120579820, 165;
E_0x564120578c40/41 .event edge, v0x564120579820_162, v0x564120579820_163, v0x564120579820_164, v0x564120579820_165;
v0x564120579820_166 .array/port v0x564120579820, 166;
v0x564120579820_167 .array/port v0x564120579820, 167;
v0x564120579820_168 .array/port v0x564120579820, 168;
v0x564120579820_169 .array/port v0x564120579820, 169;
E_0x564120578c40/42 .event edge, v0x564120579820_166, v0x564120579820_167, v0x564120579820_168, v0x564120579820_169;
v0x564120579820_170 .array/port v0x564120579820, 170;
v0x564120579820_171 .array/port v0x564120579820, 171;
v0x564120579820_172 .array/port v0x564120579820, 172;
v0x564120579820_173 .array/port v0x564120579820, 173;
E_0x564120578c40/43 .event edge, v0x564120579820_170, v0x564120579820_171, v0x564120579820_172, v0x564120579820_173;
v0x564120579820_174 .array/port v0x564120579820, 174;
v0x564120579820_175 .array/port v0x564120579820, 175;
v0x564120579820_176 .array/port v0x564120579820, 176;
v0x564120579820_177 .array/port v0x564120579820, 177;
E_0x564120578c40/44 .event edge, v0x564120579820_174, v0x564120579820_175, v0x564120579820_176, v0x564120579820_177;
v0x564120579820_178 .array/port v0x564120579820, 178;
v0x564120579820_179 .array/port v0x564120579820, 179;
v0x564120579820_180 .array/port v0x564120579820, 180;
v0x564120579820_181 .array/port v0x564120579820, 181;
E_0x564120578c40/45 .event edge, v0x564120579820_178, v0x564120579820_179, v0x564120579820_180, v0x564120579820_181;
v0x564120579820_182 .array/port v0x564120579820, 182;
v0x564120579820_183 .array/port v0x564120579820, 183;
v0x564120579820_184 .array/port v0x564120579820, 184;
v0x564120579820_185 .array/port v0x564120579820, 185;
E_0x564120578c40/46 .event edge, v0x564120579820_182, v0x564120579820_183, v0x564120579820_184, v0x564120579820_185;
v0x564120579820_186 .array/port v0x564120579820, 186;
v0x564120579820_187 .array/port v0x564120579820, 187;
v0x564120579820_188 .array/port v0x564120579820, 188;
v0x564120579820_189 .array/port v0x564120579820, 189;
E_0x564120578c40/47 .event edge, v0x564120579820_186, v0x564120579820_187, v0x564120579820_188, v0x564120579820_189;
v0x564120579820_190 .array/port v0x564120579820, 190;
v0x564120579820_191 .array/port v0x564120579820, 191;
v0x564120579820_192 .array/port v0x564120579820, 192;
v0x564120579820_193 .array/port v0x564120579820, 193;
E_0x564120578c40/48 .event edge, v0x564120579820_190, v0x564120579820_191, v0x564120579820_192, v0x564120579820_193;
v0x564120579820_194 .array/port v0x564120579820, 194;
v0x564120579820_195 .array/port v0x564120579820, 195;
v0x564120579820_196 .array/port v0x564120579820, 196;
v0x564120579820_197 .array/port v0x564120579820, 197;
E_0x564120578c40/49 .event edge, v0x564120579820_194, v0x564120579820_195, v0x564120579820_196, v0x564120579820_197;
v0x564120579820_198 .array/port v0x564120579820, 198;
v0x564120579820_199 .array/port v0x564120579820, 199;
v0x564120579820_200 .array/port v0x564120579820, 200;
v0x564120579820_201 .array/port v0x564120579820, 201;
E_0x564120578c40/50 .event edge, v0x564120579820_198, v0x564120579820_199, v0x564120579820_200, v0x564120579820_201;
v0x564120579820_202 .array/port v0x564120579820, 202;
v0x564120579820_203 .array/port v0x564120579820, 203;
v0x564120579820_204 .array/port v0x564120579820, 204;
v0x564120579820_205 .array/port v0x564120579820, 205;
E_0x564120578c40/51 .event edge, v0x564120579820_202, v0x564120579820_203, v0x564120579820_204, v0x564120579820_205;
v0x564120579820_206 .array/port v0x564120579820, 206;
v0x564120579820_207 .array/port v0x564120579820, 207;
v0x564120579820_208 .array/port v0x564120579820, 208;
v0x564120579820_209 .array/port v0x564120579820, 209;
E_0x564120578c40/52 .event edge, v0x564120579820_206, v0x564120579820_207, v0x564120579820_208, v0x564120579820_209;
v0x564120579820_210 .array/port v0x564120579820, 210;
v0x564120579820_211 .array/port v0x564120579820, 211;
v0x564120579820_212 .array/port v0x564120579820, 212;
v0x564120579820_213 .array/port v0x564120579820, 213;
E_0x564120578c40/53 .event edge, v0x564120579820_210, v0x564120579820_211, v0x564120579820_212, v0x564120579820_213;
v0x564120579820_214 .array/port v0x564120579820, 214;
v0x564120579820_215 .array/port v0x564120579820, 215;
v0x564120579820_216 .array/port v0x564120579820, 216;
v0x564120579820_217 .array/port v0x564120579820, 217;
E_0x564120578c40/54 .event edge, v0x564120579820_214, v0x564120579820_215, v0x564120579820_216, v0x564120579820_217;
v0x564120579820_218 .array/port v0x564120579820, 218;
v0x564120579820_219 .array/port v0x564120579820, 219;
v0x564120579820_220 .array/port v0x564120579820, 220;
v0x564120579820_221 .array/port v0x564120579820, 221;
E_0x564120578c40/55 .event edge, v0x564120579820_218, v0x564120579820_219, v0x564120579820_220, v0x564120579820_221;
v0x564120579820_222 .array/port v0x564120579820, 222;
v0x564120579820_223 .array/port v0x564120579820, 223;
v0x564120579820_224 .array/port v0x564120579820, 224;
v0x564120579820_225 .array/port v0x564120579820, 225;
E_0x564120578c40/56 .event edge, v0x564120579820_222, v0x564120579820_223, v0x564120579820_224, v0x564120579820_225;
v0x564120579820_226 .array/port v0x564120579820, 226;
v0x564120579820_227 .array/port v0x564120579820, 227;
v0x564120579820_228 .array/port v0x564120579820, 228;
v0x564120579820_229 .array/port v0x564120579820, 229;
E_0x564120578c40/57 .event edge, v0x564120579820_226, v0x564120579820_227, v0x564120579820_228, v0x564120579820_229;
v0x564120579820_230 .array/port v0x564120579820, 230;
v0x564120579820_231 .array/port v0x564120579820, 231;
v0x564120579820_232 .array/port v0x564120579820, 232;
v0x564120579820_233 .array/port v0x564120579820, 233;
E_0x564120578c40/58 .event edge, v0x564120579820_230, v0x564120579820_231, v0x564120579820_232, v0x564120579820_233;
v0x564120579820_234 .array/port v0x564120579820, 234;
v0x564120579820_235 .array/port v0x564120579820, 235;
v0x564120579820_236 .array/port v0x564120579820, 236;
v0x564120579820_237 .array/port v0x564120579820, 237;
E_0x564120578c40/59 .event edge, v0x564120579820_234, v0x564120579820_235, v0x564120579820_236, v0x564120579820_237;
v0x564120579820_238 .array/port v0x564120579820, 238;
v0x564120579820_239 .array/port v0x564120579820, 239;
v0x564120579820_240 .array/port v0x564120579820, 240;
v0x564120579820_241 .array/port v0x564120579820, 241;
E_0x564120578c40/60 .event edge, v0x564120579820_238, v0x564120579820_239, v0x564120579820_240, v0x564120579820_241;
v0x564120579820_242 .array/port v0x564120579820, 242;
v0x564120579820_243 .array/port v0x564120579820, 243;
v0x564120579820_244 .array/port v0x564120579820, 244;
v0x564120579820_245 .array/port v0x564120579820, 245;
E_0x564120578c40/61 .event edge, v0x564120579820_242, v0x564120579820_243, v0x564120579820_244, v0x564120579820_245;
v0x564120579820_246 .array/port v0x564120579820, 246;
v0x564120579820_247 .array/port v0x564120579820, 247;
v0x564120579820_248 .array/port v0x564120579820, 248;
v0x564120579820_249 .array/port v0x564120579820, 249;
E_0x564120578c40/62 .event edge, v0x564120579820_246, v0x564120579820_247, v0x564120579820_248, v0x564120579820_249;
v0x564120579820_250 .array/port v0x564120579820, 250;
v0x564120579820_251 .array/port v0x564120579820, 251;
v0x564120579820_252 .array/port v0x564120579820, 252;
v0x564120579820_253 .array/port v0x564120579820, 253;
E_0x564120578c40/63 .event edge, v0x564120579820_250, v0x564120579820_251, v0x564120579820_252, v0x564120579820_253;
v0x564120579820_254 .array/port v0x564120579820, 254;
v0x564120579820_255 .array/port v0x564120579820, 255;
E_0x564120578c40/64 .event edge, v0x564120579820_254, v0x564120579820_255;
E_0x564120578c40 .event/or E_0x564120578c40/0, E_0x564120578c40/1, E_0x564120578c40/2, E_0x564120578c40/3, E_0x564120578c40/4, E_0x564120578c40/5, E_0x564120578c40/6, E_0x564120578c40/7, E_0x564120578c40/8, E_0x564120578c40/9, E_0x564120578c40/10, E_0x564120578c40/11, E_0x564120578c40/12, E_0x564120578c40/13, E_0x564120578c40/14, E_0x564120578c40/15, E_0x564120578c40/16, E_0x564120578c40/17, E_0x564120578c40/18, E_0x564120578c40/19, E_0x564120578c40/20, E_0x564120578c40/21, E_0x564120578c40/22, E_0x564120578c40/23, E_0x564120578c40/24, E_0x564120578c40/25, E_0x564120578c40/26, E_0x564120578c40/27, E_0x564120578c40/28, E_0x564120578c40/29, E_0x564120578c40/30, E_0x564120578c40/31, E_0x564120578c40/32, E_0x564120578c40/33, E_0x564120578c40/34, E_0x564120578c40/35, E_0x564120578c40/36, E_0x564120578c40/37, E_0x564120578c40/38, E_0x564120578c40/39, E_0x564120578c40/40, E_0x564120578c40/41, E_0x564120578c40/42, E_0x564120578c40/43, E_0x564120578c40/44, E_0x564120578c40/45, E_0x564120578c40/46, E_0x564120578c40/47, E_0x564120578c40/48, E_0x564120578c40/49, E_0x564120578c40/50, E_0x564120578c40/51, E_0x564120578c40/52, E_0x564120578c40/53, E_0x564120578c40/54, E_0x564120578c40/55, E_0x564120578c40/56, E_0x564120578c40/57, E_0x564120578c40/58, E_0x564120578c40/59, E_0x564120578c40/60, E_0x564120578c40/61, E_0x564120578c40/62, E_0x564120578c40/63, E_0x564120578c40/64;
E_0x5641205794c0 .event posedge, v0x564120579780_0;
S_0x56412057c380 .scope module, "imm_gen" "ImmediateGenerator" 3 42, 9 7 0, S_0x56412053b3f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x56412057c600_0 .var "imm_out", 31 0;
v0x56412057c700_0 .net "instr", 31 0, L_0x564120580f80;  alias, 1 drivers
v0x56412057c7e0_0 .net "opcode", 6 0, L_0x564120581040;  1 drivers
E_0x56412057c580 .event edge, v0x56412057c7e0_0, v0x56412057c700_0, v0x56412057c600_0;
L_0x564120581040 .part L_0x564120580f80, 0, 7;
S_0x56412057c930 .scope module, "instr_mem" "InstructionMemory" 3 24, 10 1 0, S_0x56412053b3f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_0x564120580f80 .functor BUFZ 32, L_0x564120580cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56412057cb50_0 .net *"_ivl_0", 31 0, L_0x564120580cb0;  1 drivers
v0x56412057cc50_0 .net *"_ivl_3", 7 0, L_0x564120580d50;  1 drivers
v0x56412057cd30_0 .net *"_ivl_4", 9 0, L_0x564120580df0;  1 drivers
L_0x7f8f3e6a5018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56412057ce20_0 .net *"_ivl_7", 1 0, L_0x7f8f3e6a5018;  1 drivers
v0x56412057cf00_0 .net "addr", 31 0, v0x56412057d760_0;  alias, 1 drivers
v0x56412057d030_0 .var/i "i", 31 0;
v0x56412057d110_0 .net "instr", 31 0, L_0x564120580f80;  alias, 1 drivers
v0x56412057d1d0 .array "memory", 255 0, 31 0;
L_0x564120580cb0 .array/port v0x56412057d1d0, L_0x564120580df0;
L_0x564120580d50 .part v0x56412057d760_0, 2, 8;
L_0x564120580df0 .concat [ 8 2 0 0], L_0x564120580d50, L_0x7f8f3e6a5018;
S_0x56412057d2d0 .scope module, "pc_module" "ProgramCounter" 3 16, 11 6 0, S_0x56412053b3f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc";
v0x56412057d5b0_0 .net "clk", 0 0, v0x564120580680_0;  alias, 1 drivers
v0x56412057d6a0_0 .net "next_pc", 31 0, L_0x564120591e50;  alias, 1 drivers
v0x56412057d760_0 .var "pc", 31 0;
v0x56412057d860_0 .net "reset", 0 0, v0x564120580720_0;  alias, 1 drivers
E_0x56412057d550 .event posedge, v0x56412057d860_0, v0x564120579780_0;
S_0x56412057d9b0 .scope module, "reg_file" "RegisterFile" 3 48, 12 6 0, S_0x56412053b3f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_0x5641205812e0 .functor BUFZ 32, L_0x5641205810e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564120581560 .functor BUFZ 32, L_0x564120581350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56412057dc60_0 .net *"_ivl_0", 31 0, L_0x5641205810e0;  1 drivers
v0x56412057dd60_0 .net *"_ivl_10", 6 0, L_0x5641205813f0;  1 drivers
L_0x7f8f3e6a50a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56412057de40_0 .net *"_ivl_13", 1 0, L_0x7f8f3e6a50a8;  1 drivers
v0x56412057df00_0 .net *"_ivl_2", 6 0, L_0x5641205811a0;  1 drivers
L_0x7f8f3e6a5060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56412057dfe0_0 .net *"_ivl_5", 1 0, L_0x7f8f3e6a5060;  1 drivers
v0x56412057e110_0 .net *"_ivl_8", 31 0, L_0x564120581350;  1 drivers
v0x56412057e1f0_0 .net "clk", 0 0, v0x564120580680_0;  alias, 1 drivers
v0x56412057e2e0_0 .var/i "i", 31 0;
v0x56412057e3c0_0 .net "rd", 4 0, L_0x564120580a00;  alias, 1 drivers
v0x56412057e4a0_0 .net "rd1", 31 0, L_0x5641205812e0;  alias, 1 drivers
v0x56412057e560_0 .net "rd2", 31 0, L_0x564120581560;  alias, 1 drivers
v0x56412057e670 .array "registers", 0 31, 31 0;
v0x56412057e730_0 .net "rs1", 4 0, L_0x564120580bc0;  alias, 1 drivers
v0x56412057e810_0 .net "rs2", 4 0, L_0x564120580aa0;  alias, 1 drivers
v0x56412057e8f0_0 .net "wd", 31 0, L_0x5641205920a0;  alias, 1 drivers
v0x56412057e9d0_0 .net "we", 0 0, v0x5641205786d0_0;  alias, 1 drivers
L_0x5641205810e0 .array/port v0x56412057e670, L_0x5641205811a0;
L_0x5641205811a0 .concat [ 5 2 0 0], L_0x564120580bc0, L_0x7f8f3e6a5060;
L_0x564120581350 .array/port v0x56412057e670, L_0x5641205813f0;
L_0x5641205813f0 .concat [ 5 2 0 0], L_0x564120580aa0, L_0x7f8f3e6a50a8;
    .scope S_0x56412057d2d0;
T_0 ;
    %wait E_0x56412057d550;
    %load/vec4 v0x56412057d860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56412057d760_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56412057d6a0_0;
    %cmpi/ne 4294967295, 4294967295, 32;
    %jmp/0xz  T_0.2, 6;
    %load/vec4 v0x56412057d6a0_0;
    %assign/vec4 v0x56412057d760_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56412057c930;
T_1 ;
    %vpi_call 10 9 "$readmemh", "instructions.mem", v0x56412057d1d0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56412057d030_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x56412057d030_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_call 10 12 "$display", "InstructionMemory[%0d] = %h", v0x56412057d030_0, &A<v0x56412057d1d0, v0x56412057d030_0 > {0 0 0};
    %load/vec4 v0x56412057d030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56412057d030_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x564120577e90;
T_2 ;
    %wait E_0x56412055e9b0;
    %load/vec4 v0x564120578790_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641205786d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641205782e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564120578200_0, 0, 2;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641205786d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641205782e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578520_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564120578200_0, 0, 2;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641205786d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641205782e0_0, 0, 1;
    %load/vec4 v0x564120578790_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x564120578480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578380_0, 0, 1;
    %load/vec4 v0x564120578790_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x564120578520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564120578200_0, 0, 2;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641205786d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641205782e0_0, 0, 1;
    %load/vec4 v0x564120578790_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x564120578480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578380_0, 0, 1;
    %load/vec4 v0x564120578790_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x564120578520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564120578200_0, 0, 2;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641205786d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641205782e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564120578610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564120578200_0, 0, 2;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641205786d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641205782e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564120578380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578520_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564120578200_0, 0, 2;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641205786d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641205782e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578520_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x564120578200_0, 0, 2;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641205786d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641205782e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578520_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x564120578200_0, 0, 2;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641205786d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641205782e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564120578200_0, 0, 2;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641205786d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641205782e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120578520_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564120578200_0, 0, 2;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %vpi_call 7 42 "$display", "Opcode = %b, RegWrite = %b, ALUSrc = %b, MemRead = %b, MemWrite = %b, Branch = %b, MemToReg = %b, ALUOp = %b", v0x564120578790_0, v0x5641205786d0_0, v0x5641205782e0_0, v0x564120578480_0, v0x564120578610_0, v0x564120578380_0, v0x564120578520_0, v0x564120578200_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56412057c380;
T_3 ;
    %wait E_0x56412057c580;
    %load/vec4 v0x56412057c7e0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56412057c600_0, 0, 32;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0x56412057c700_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x56412057c700_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56412057c600_0, 0, 32;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x56412057c700_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x56412057c700_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56412057c600_0, 0, 32;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x56412057c700_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x56412057c700_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56412057c600_0, 0, 32;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x56412057c700_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x56412057c700_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56412057c700_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56412057c600_0, 0, 32;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x56412057c700_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x56412057c700_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56412057c700_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56412057c700_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56412057c700_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x56412057c600_0, 0, 32;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x56412057c700_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x56412057c600_0, 0, 32;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x56412057c700_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x56412057c600_0, 0, 32;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x56412057c700_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x56412057c700_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56412057c700_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56412057c700_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56412057c700_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x56412057c600_0, 0, 32;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %vpi_call 9 37 "$display", "opcode = %b, imm_out = %h", v0x56412057c7e0_0, v0x56412057c600_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x56412057d9b0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56412057e2e0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x56412057e2e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56412057e2e0_0;
    %store/vec4a v0x56412057e670, 4, 0;
    %load/vec4 v0x56412057e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56412057e2e0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x56412057d9b0;
T_5 ;
    %wait E_0x5641205794c0;
    %load/vec4 v0x56412057e9d0_0;
    %load/vec4 v0x56412057e3c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x56412057e8f0_0;
    %load/vec4 v0x56412057e3c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56412057e670, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56412053b580;
T_6 ;
    %wait E_0x56412055dc20;
    %load/vec4 v0x564120514b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564120576fe0_0, 0, 32;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0x56412052e610_0;
    %load/vec4 v0x56412054a030_0;
    %add;
    %store/vec4 v0x564120576fe0_0, 0, 32;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0x56412052e610_0;
    %load/vec4 v0x56412054a030_0;
    %sub;
    %store/vec4 v0x564120576fe0_0, 0, 32;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0x56412052e610_0;
    %load/vec4 v0x56412054a030_0;
    %and;
    %store/vec4 v0x564120576fe0_0, 0, 32;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0x56412052e610_0;
    %load/vec4 v0x56412054a030_0;
    %or;
    %store/vec4 v0x564120576fe0_0, 0, 32;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0x56412052e610_0;
    %load/vec4 v0x56412054a030_0;
    %xor;
    %store/vec4 v0x564120576fe0_0, 0, 32;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0x56412052e610_0;
    %load/vec4 v0x56412054a030_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x564120576fe0_0, 0, 32;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x56412052e610_0;
    %load/vec4 v0x56412054a030_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x564120576fe0_0, 0, 32;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x56412052e610_0;
    %load/vec4 v0x56412054a030_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x564120576fe0_0, 0, 32;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x56412052e610_0;
    %load/vec4 v0x56412054a030_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %store/vec4 v0x564120576fe0_0, 0, 32;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x56412052e610_0;
    %load/vec4 v0x56412054a030_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %store/vec4 v0x564120576fe0_0, 0, 32;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %load/vec4 v0x564120576fe0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v0x5641205770c0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x564120577270;
T_7 ;
    %wait E_0x56412055e970;
    %load/vec4 v0x564120577580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5641205774a0_0, 0, 4;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5641205774a0_0, 0, 4;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5641205774a0_0, 0, 4;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x564120577640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5641205774a0_0, 0, 4;
    %jmp T_7.14;
T_7.5 ;
    %load/vec4 v0x564120577700_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.15, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_7.16, 8;
T_7.15 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_7.16, 8;
 ; End of false expr.
    %blend;
T_7.16;
    %store/vec4 v0x5641205774a0_0, 0, 4;
    %jmp T_7.14;
T_7.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5641205774a0_0, 0, 4;
    %jmp T_7.14;
T_7.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5641205774a0_0, 0, 4;
    %jmp T_7.14;
T_7.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5641205774a0_0, 0, 4;
    %jmp T_7.14;
T_7.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5641205774a0_0, 0, 4;
    %jmp T_7.14;
T_7.10 ;
    %load/vec4 v0x564120577700_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.17, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_7.18, 8;
T_7.17 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_7.18, 8;
 ; End of false expr.
    %blend;
T_7.18;
    %store/vec4 v0x5641205774a0_0, 0, 4;
    %jmp T_7.14;
T_7.11 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5641205774a0_0, 0, 4;
    %jmp T_7.14;
T_7.12 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5641205774a0_0, 0, 4;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %vpi_call 5 27 "$display", "ALUOp = %b, Funct3 = %b, Funct7 = %b, ALUControl = %b", v0x564120577580_0, v0x564120577640_0, v0x564120577700_0, v0x5641205774a0_0 {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5641205789c0;
T_8 ;
    %wait E_0x5641205794c0;
    %load/vec4 v0x5641205795e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x56412057c1e0_0;
    %load/vec4 v0x564120579680_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564120579820, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5641205789c0;
T_9 ;
    %wait E_0x564120578c40;
    %load/vec4 v0x564120579520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x564120579680_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x564120579820, 4;
    %store/vec4 v0x56412057c100_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56412057c100_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x564120577860;
T_10 ;
    %wait E_0x56412055e930;
    %load/vec4 v0x564120577c70_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x564120577d40_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_10.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120577ad0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x564120577bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120577ad0_0, 0, 1;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x564120577c70_0;
    %load/vec4 v0x564120577d40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x564120577ad0_0, 0, 1;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x564120577c70_0;
    %load/vec4 v0x564120577d40_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x564120577ad0_0, 0, 1;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x564120577c70_0;
    %load/vec4 v0x564120577d40_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x564120577ad0_0, 0, 1;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x564120577d40_0;
    %load/vec4 v0x564120577c70_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x564120577ad0_0, 0, 1;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56412053b260;
T_11 ;
    %delay 50, 0;
    %load/vec4 v0x564120580680_0;
    %inv;
    %store/vec4 v0x564120580680_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56412053b260;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120580680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564120580720_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564120580720_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x56412053b260;
T_13 ;
    %vpi_call 2 25 "$monitor", "Time=%0t | PC=%h", $time, v0x56412057ffe0_0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "datapathtb.v";
    "datapath.v";
    "alu.v";
    "aluctr.v";
    "branch.v";
    "ctr.v";
    "mem.v";
    "imm.v";
    "instrM.v";
    "pc.v";
    "reg.v";
