
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -385.83

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.34

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.34

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3492.82    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  2.01    1.64    2.08 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.69    2.69   library removal time
                                  2.69   data required time
-----------------------------------------------------------------------------
                                  2.69   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                 -0.61   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.05    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.02    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3492.82    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  2.01    1.64    2.08 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.08   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.42    1.78   library recovery time
                                  1.78   data required time
-----------------------------------------------------------------------------
                                  1.78   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                 -0.30   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.44    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   26.64    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   40.80    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   34.51    0.04    0.06    0.23 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.04    0.01    0.24 ^ _16527_/A (BUF_X2)
    19   53.66    0.06    0.08    0.32 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.33 ^ _18242_/A (BUF_X2)
    10   17.42    0.02    0.05    0.38 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.38 ^ _18263_/A (BUF_X2)
    10   35.09    0.04    0.06    0.44 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.44 ^ _18344_/A (BUF_X2)
    10   30.20    0.04    0.06    0.50 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.04    0.00    0.51 ^ _18468_/S (MUX2_X1)
     1    2.21    0.01    0.06    0.57 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.57 v _18469_/B (MUX2_X1)
     1    2.33    0.01    0.06    0.63 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.63 v _18470_/B (MUX2_X1)
     1    2.31    0.01    0.06    0.69 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.69 v _18471_/B1 (AOI21_X1)
     8   34.80    0.17    0.18    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.02    0.89 ^ _20600_/A (MUX2_X1)
     7   16.91    0.04    0.10    0.99 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.99 ^ _20998_/A (BUF_X1)
    10   21.78    0.05    0.08    1.07 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.07 ^ _21067_/A2 (NAND2_X1)
     1    3.51    0.02    0.03    1.10 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.10 v _30197_/B (FA_X1)
     1    3.97    0.02    0.13    1.22 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.22 ^ _30199_/A (FA_X1)
     1    3.62    0.02    0.09    1.32 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.32 v _30202_/B (FA_X1)
     1    4.33    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    4.29    0.02    0.09    1.54 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.54 v _30211_/A (FA_X1)
     1    3.91    0.02    0.12    1.66 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.66 ^ _30212_/A (FA_X1)
     1    1.82    0.01    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.74 v _21502_/A (INV_X1)
     1    3.47    0.01    0.02    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.15    0.02    0.04    1.81 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.81 ^ _23588_/A (BUF_X1)
     5    8.58    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.70    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    3.87    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.27    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   11.49    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.84    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23966_/A1 (NOR2_X1)
     1    3.19    0.01    0.01    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.59    0.05    0.08    2.18 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.18 ^ _23970_/B (XNOR2_X1)
     1    2.63    0.02    0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.02    0.00    2.23 ^ _23971_/B (MUX2_X1)
     2    5.52    0.02    0.05    2.28 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.28 ^ _23972_/B2 (AOI221_X2)
     1    7.30    0.03    0.03    2.31 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.31 v _23981_/A1 (NOR4_X2)
     4   13.31    0.09    0.11    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.42 ^ _23982_/A (BUF_X2)
    10   21.59    0.03    0.05    2.47 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.47 ^ _24222_/B2 (OAI21_X1)
     1    1.53    0.01    0.02    2.49 v _24222_/ZN (OAI21_X1)
                                         _01381_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3492.82    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  2.01    1.64    2.08 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.08   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.42    1.78   library recovery time
                                  1.78   data required time
-----------------------------------------------------------------------------
                                  1.78   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                 -0.30   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.44    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   26.64    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   40.80    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   34.51    0.04    0.06    0.23 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.04    0.01    0.24 ^ _16527_/A (BUF_X2)
    19   53.66    0.06    0.08    0.32 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.33 ^ _18242_/A (BUF_X2)
    10   17.42    0.02    0.05    0.38 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.38 ^ _18263_/A (BUF_X2)
    10   35.09    0.04    0.06    0.44 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.44 ^ _18344_/A (BUF_X2)
    10   30.20    0.04    0.06    0.50 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.04    0.00    0.51 ^ _18468_/S (MUX2_X1)
     1    2.21    0.01    0.06    0.57 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.57 v _18469_/B (MUX2_X1)
     1    2.33    0.01    0.06    0.63 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.63 v _18470_/B (MUX2_X1)
     1    2.31    0.01    0.06    0.69 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.69 v _18471_/B1 (AOI21_X1)
     8   34.80    0.17    0.18    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.02    0.89 ^ _20600_/A (MUX2_X1)
     7   16.91    0.04    0.10    0.99 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.99 ^ _20998_/A (BUF_X1)
    10   21.78    0.05    0.08    1.07 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.07 ^ _21067_/A2 (NAND2_X1)
     1    3.51    0.02    0.03    1.10 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.10 v _30197_/B (FA_X1)
     1    3.97    0.02    0.13    1.22 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.22 ^ _30199_/A (FA_X1)
     1    3.62    0.02    0.09    1.32 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.32 v _30202_/B (FA_X1)
     1    4.33    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    4.29    0.02    0.09    1.54 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.54 v _30211_/A (FA_X1)
     1    3.91    0.02    0.12    1.66 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.66 ^ _30212_/A (FA_X1)
     1    1.82    0.01    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.74 v _21502_/A (INV_X1)
     1    3.47    0.01    0.02    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.15    0.02    0.04    1.81 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.81 ^ _23588_/A (BUF_X1)
     5    8.58    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.70    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    3.87    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.27    0.01    0.02    1.96 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.96 v _23683_/B2 (AOI21_X2)
     5   11.49    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.84    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23966_/A1 (NOR2_X1)
     1    3.19    0.01    0.01    2.10 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.10 v _23969_/B2 (AOI221_X2)
     2    4.59    0.05    0.08    2.18 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.18 ^ _23970_/B (XNOR2_X1)
     1    2.63    0.02    0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.02    0.00    2.23 ^ _23971_/B (MUX2_X1)
     2    5.52    0.02    0.05    2.28 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.28 ^ _23972_/B2 (AOI221_X2)
     1    7.30    0.03    0.03    2.31 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.31 v _23981_/A1 (NOR4_X2)
     4   13.31    0.09    0.11    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.09    0.00    2.42 ^ _23982_/A (BUF_X2)
    10   21.59    0.03    0.05    2.47 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.03    0.00    2.47 ^ _24222_/B2 (OAI21_X1)
     1    1.53    0.01    0.02    2.49 v _24222_/ZN (OAI21_X1)
                                         _01381_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.27   -0.07 (VIOLATED)
_24776_/ZN                              0.20    0.23   -0.03 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   27.06  -16.59 (VIOLATED)
_17048_/Z                              25.33   40.92  -15.59 (VIOLATED)
_24776_/ZN                             16.02   31.61  -15.59 (VIOLATED)
_22284_/ZN                             23.23   37.89  -14.66 (VIOLATED)
_27512_/ZN                             23.23   37.75  -14.52 (VIOLATED)
_19553_/ZN                             26.02   39.85  -13.83 (VIOLATED)
_22344_/ZN                             23.23   36.08  -12.84 (VIOLATED)
_19183_/ZN                             26.70   39.48  -12.78 (VIOLATED)
_22217_/ZN                             23.23   35.59  -12.36 (VIOLATED)
_27504_/ZN                             23.23   35.38  -12.15 (VIOLATED)
_22176_/ZN                             23.23   34.91  -11.68 (VIOLATED)
_19731_/ZN                             26.02   37.51  -11.49 (VIOLATED)
_18977_/ZN                             26.02   37.37  -11.35 (VIOLATED)
_19370_/ZN                             26.02   37.15  -11.13 (VIOLATED)
_22089_/ZN                             23.23   33.85  -10.62 (VIOLATED)
_27522_/ZN                             23.23   33.24  -10.01 (VIOLATED)
_22052_/ZN                             23.23   32.94   -9.71 (VIOLATED)
_20319_/Z                              25.33   35.01   -9.68 (VIOLATED)
_18471_/ZN                             25.33   34.80   -9.47 (VIOLATED)
_22073_/ZN                             23.23   32.60   -9.37 (VIOLATED)
_20328_/ZN                             16.02   25.06   -9.04 (VIOLATED)
_18215_/ZN                             26.02   35.05   -9.03 (VIOLATED)
_18358_/ZN                             25.33   33.98   -8.65 (VIOLATED)
_19924_/ZN                             25.33   33.87   -8.54 (VIOLATED)
_18055_/ZN                             28.99   37.49   -8.50 (VIOLATED)
_18429_/ZN                             26.02   34.22   -8.21 (VIOLATED)
_18417_/ZN                             26.02   34.01   -8.00 (VIOLATED)
_22911_/ZN                             10.47   18.22   -7.75 (VIOLATED)
_18225_/ZN                             26.02   33.74   -7.72 (VIOLATED)
_20318_/Z                              25.33   32.84   -7.51 (VIOLATED)
_18303_/ZN                             25.33   32.64   -7.31 (VIOLATED)
_17534_/ZN                             13.81   21.10   -7.29 (VIOLATED)
_20890_/ZN                             16.02   23.06   -7.04 (VIOLATED)
_20147_/ZN                             10.47   17.47   -7.00 (VIOLATED)
_18028_/ZN                             26.02   32.93   -6.92 (VIOLATED)
_25831_/ZN                             10.47   16.88   -6.41 (VIOLATED)
_18615_/ZN                             28.99   34.53   -5.54 (VIOLATED)
_22133_/ZN                             23.23   28.25   -5.02 (VIOLATED)
_17917_/ZN                             25.33   28.94   -3.61 (VIOLATED)
_24996_/ZN                             26.70   30.26   -3.56 (VIOLATED)
_20148_/ZN                             10.47   13.96   -3.49 (VIOLATED)
_22301_/ZN                             10.47   13.94   -3.47 (VIOLATED)
_20352_/ZN                             16.02   19.48   -3.46 (VIOLATED)
_23322_/ZN                             10.47   13.76   -3.28 (VIOLATED)
_18603_/ZN                             26.02   29.23   -3.21 (VIOLATED)
_19384_/ZN                             26.70   29.88   -3.17 (VIOLATED)
_23513_/ZN                             13.81   16.89   -3.08 (VIOLATED)
_17600_/ZN                             16.02   19.01   -2.99 (VIOLATED)
_17872_/ZN                             25.33   27.74   -2.41 (VIOLATED)
_22868_/ZN                             10.47   12.81   -2.34 (VIOLATED)
_19863_/ZN                             25.33   27.65   -2.32 (VIOLATED)
_17619_/ZN                             16.02   18.20   -2.18 (VIOLATED)
_22831_/ZN                             10.47   12.59   -2.12 (VIOLATED)
_22195_/ZN                             16.02   17.69   -1.67 (VIOLATED)
_19781_/ZN                             25.33   26.90   -1.57 (VIOLATED)
_21844_/ZN                             10.47   11.84   -1.37 (VIOLATED)
_23367_/ZN                             16.02   17.10   -1.07 (VIOLATED)
_17229_/ZN                             16.02   16.91   -0.89 (VIOLATED)
_19965_/ZN                             25.33   25.92   -0.59 (VIOLATED)
_27336_/ZN                             25.33   25.82   -0.49 (VIOLATED)
_21836_/ZN                             10.47   10.94   -0.46 (VIOLATED)
_22363_/ZN                             26.05   26.31   -0.25 (VIOLATED)
_22970_/ZN                             26.70   26.90   -0.19 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.07313116639852524

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.3684

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-16.589906692504883

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.5843

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 2

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 63

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 2097

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1543

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.16 ^ _16525_/Z (BUF_X4)
   0.07    0.23 ^ _16526_/Z (BUF_X2)
   0.09    0.32 ^ _16527_/Z (BUF_X2)
   0.05    0.38 ^ _18242_/Z (BUF_X2)
   0.06    0.44 ^ _18263_/Z (BUF_X2)
   0.06    0.50 ^ _18344_/Z (BUF_X2)
   0.07    0.57 v _18468_/Z (MUX2_X1)
   0.06    0.63 v _18469_/Z (MUX2_X1)
   0.06    0.69 v _18470_/Z (MUX2_X1)
   0.18    0.88 ^ _18471_/ZN (AOI21_X1)
   0.11    0.99 ^ _20600_/Z (MUX2_X1)
   0.08    1.07 ^ _20998_/Z (BUF_X1)
   0.03    1.10 v _21067_/ZN (NAND2_X1)
   0.13    1.22 ^ _30197_/S (FA_X1)
   0.09    1.32 v _30199_/S (FA_X1)
   0.13    1.44 ^ _30202_/S (FA_X1)
   0.09    1.54 v _30207_/S (FA_X1)
   0.12    1.66 ^ _30211_/S (FA_X1)
   0.09    1.74 v _30212_/S (FA_X1)
   0.02    1.76 ^ _21502_/ZN (INV_X1)
   0.04    1.81 ^ _30538_/S (HA_X1)
   0.04    1.85 ^ _23588_/Z (BUF_X1)
   0.02    1.88 v _23632_/ZN (NAND3_X1)
   0.07    1.94 ^ _23633_/ZN (NOR3_X1)
   0.02    1.96 v _23682_/ZN (NOR2_X1)
   0.05    2.02 ^ _23683_/ZN (AOI21_X2)
   0.07    2.09 ^ _23908_/ZN (AND4_X1)
   0.01    2.10 v _23966_/ZN (NOR2_X1)
   0.08    2.18 ^ _23969_/ZN (AOI221_X2)
   0.05    2.23 ^ _23970_/ZN (XNOR2_X1)
   0.05    2.28 ^ _23971_/Z (MUX2_X1)
   0.03    2.31 v _23972_/ZN (AOI221_X2)
   0.11    2.42 ^ _23981_/ZN (NOR4_X2)
   0.06    2.47 ^ _23982_/Z (BUF_X2)
   0.02    2.49 v _24222_/ZN (OAI21_X1)
   0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/D (DFFR_X1)
           2.49   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[191]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.49   data arrival time
---------------------------------------------------------
          -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4949

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3368

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.499539

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.15e-02   1.48e-03   1.56e-04   1.31e-02  16.6%
Combinational          2.99e-02   3.50e-02   4.29e-04   6.53e-02  82.9%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.13e-02   3.68e-02   5.85e-04   7.87e-02 100.0%
                          52.5%      46.8%       0.7%
