# C-to-Verilog

going to try my best to make a small version of high-level synthesis to understand and how to build similar tools

might switch to rust for better type capabilities

[In-Progress blog about my struggles](https://notvictorl.github.io/projects/c-to-verilog)

-# test
