
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075468    0.028135    4.028135 ^ rst_n (in)
                                                         rst_n (net)
                      0.075468    0.000000    4.028135 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044723    0.260296    0.270662    4.298797 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.260327    0.001567    4.300363 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084592    0.247364    0.316823    4.617187 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.247370    0.000634    4.617820 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.074932    0.224236    0.303199    4.921019 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.224269    0.001543    4.922563 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.922563   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073385    0.000934   20.208649 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031370    0.063246    0.150671   20.359320 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063246    0.000187   20.359507 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.259506   clock uncertainty
                                  0.000000   20.259506   clock reconvergence pessimism
                                  0.110554   20.370062   library recovery time
                                             20.370062   data required time
---------------------------------------------------------------------------------------------
                                             20.370062   data required time
                                             -4.922563   data arrival time
---------------------------------------------------------------------------------------------
                                             15.447499   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075468    0.028135    4.028135 ^ rst_n (in)
                                                         rst_n (net)
                      0.075468    0.000000    4.028135 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044723    0.260296    0.270662    4.298797 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.260327    0.001567    4.300363 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084592    0.247364    0.316823    4.617187 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.247370    0.000634    4.617820 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.074932    0.224236    0.303199    4.921019 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.224269    0.001520    4.922539 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.922539   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073385    0.000934   20.208649 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031370    0.063246    0.150671   20.359320 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063246    0.000394   20.359715 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.259714   clock uncertainty
                                  0.000000   20.259714   clock reconvergence pessimism
                                  0.110555   20.370270   library recovery time
                                             20.370270   data required time
---------------------------------------------------------------------------------------------
                                             20.370270   data required time
                                             -4.922539   data arrival time
---------------------------------------------------------------------------------------------
                                             15.447731   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075468    0.028135    4.028135 ^ rst_n (in)
                                                         rst_n (net)
                      0.075468    0.000000    4.028135 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044723    0.260296    0.270662    4.298797 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.260327    0.001567    4.300363 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084592    0.247364    0.316823    4.617187 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.247370    0.000634    4.617820 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.074932    0.224236    0.303199    4.921019 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.224263    0.001339    4.922359 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.922359   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073386    0.000957   20.208673 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033164    0.064259    0.151454   20.360126 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.064259    0.000350   20.360477 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260477   clock uncertainty
                                  0.000000   20.260477   clock reconvergence pessimism
                                  0.110877   20.371353   library recovery time
                                             20.371353   data required time
---------------------------------------------------------------------------------------------
                                             20.371353   data required time
                                             -4.922359   data arrival time
---------------------------------------------------------------------------------------------
                                             15.448994   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075468    0.028135    4.028135 ^ rst_n (in)
                                                         rst_n (net)
                      0.075468    0.000000    4.028135 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044723    0.260296    0.270662    4.298797 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.260327    0.001567    4.300363 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084592    0.247364    0.316823    4.617187 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.247370    0.000634    4.617820 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.074932    0.224236    0.303199    4.921019 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.224262    0.001336    4.922355 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.922355   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073386    0.000957   20.208673 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033164    0.064259    0.151454   20.360126 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.064259    0.000353   20.360479 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260481   clock uncertainty
                                  0.000000   20.260481   clock reconvergence pessimism
                                  0.110877   20.371357   library recovery time
                                             20.371357   data required time
---------------------------------------------------------------------------------------------
                                             20.371357   data required time
                                             -4.922355   data arrival time
---------------------------------------------------------------------------------------------
                                             15.449000   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004191    0.075598    0.028217    4.028217 ^ ena (in)
                                                         ena (net)
                      0.075598    0.000000    4.028217 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018289    0.223334    0.217828    4.246046 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.223337    0.000406    4.246451 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.033882    0.201678    0.160678    4.407129 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.201678    0.000381    4.407511 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004109    0.237659    0.172809    4.580320 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.237659    0.000081    4.580401 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.580401   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073386    0.000957   20.208673 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033164    0.064259    0.151454   20.360126 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.064259    0.000353   20.360479 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260481   clock uncertainty
                                  0.000000   20.260481   clock reconvergence pessimism
                                 -0.216815   20.043665   library setup time
                                             20.043665   data required time
---------------------------------------------------------------------------------------------
                                             20.043665   data required time
                                             -4.580401   data arrival time
---------------------------------------------------------------------------------------------
                                             15.463264   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004191    0.075598    0.028217    4.028217 ^ ena (in)
                                                         ena (net)
                      0.075598    0.000000    4.028217 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018289    0.223334    0.217828    4.246046 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.223337    0.000406    4.246451 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.033882    0.201678    0.160678    4.407129 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.201678    0.000395    4.407524 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003563    0.228785    0.165230    4.572755 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.228785    0.000035    4.572789 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.572789   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073386    0.000957   20.208673 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033164    0.064259    0.151454   20.360126 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.064259    0.000350   20.360477 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260477   clock uncertainty
                                  0.000000   20.260477   clock reconvergence pessimism
                                 -0.215518   20.044958   library setup time
                                             20.044958   data required time
---------------------------------------------------------------------------------------------
                                             20.044958   data required time
                                             -4.572789   data arrival time
---------------------------------------------------------------------------------------------
                                             15.472168   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004191    0.075598    0.028217    4.028217 ^ ena (in)
                                                         ena (net)
                      0.075598    0.000000    4.028217 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018289    0.223334    0.217828    4.246046 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.223337    0.000406    4.246451 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.033882    0.201678    0.160678    4.407129 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.201679    0.000609    4.407738 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004429    0.161852    0.142006    4.549745 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.161852    0.000050    4.549795 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.549795   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073386    0.000957   20.208673 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033164    0.064259    0.151454   20.360126 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.064260    0.000549   20.360676 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260675   clock uncertainty
                                  0.000000   20.260675   clock reconvergence pessimism
                                 -0.203428   20.057247   library setup time
                                             20.057247   data required time
---------------------------------------------------------------------------------------------
                                             20.057247   data required time
                                             -4.549795   data arrival time
---------------------------------------------------------------------------------------------
                                             15.507454   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004191    0.075598    0.028217    4.028217 ^ ena (in)
                                                         ena (net)
                      0.075598    0.000000    4.028217 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018289    0.223334    0.217828    4.246046 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.223337    0.000406    4.246451 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.033882    0.201678    0.160678    4.407129 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.201679    0.000511    4.407640 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003801    0.151938    0.135288    4.542928 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.151938    0.000038    4.542966 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.542966   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073386    0.000957   20.208673 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033164    0.064259    0.151454   20.360126 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.064260    0.000558   20.360683 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260685   clock uncertainty
                                  0.000000   20.260685   clock reconvergence pessimism
                                 -0.201584   20.059099   library setup time
                                             20.059099   data required time
---------------------------------------------------------------------------------------------
                                             20.059099   data required time
                                             -4.542966   data arrival time
---------------------------------------------------------------------------------------------
                                             15.516132   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004191    0.075598    0.028217    4.028217 ^ ena (in)
                                                         ena (net)
                      0.075598    0.000000    4.028217 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018289    0.223334    0.217828    4.246046 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.223337    0.000406    4.246451 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.033882    0.201678    0.160678    4.407129 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.201679    0.000552    4.407682 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003728    0.153572    0.131267    4.538949 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.153572    0.000068    4.539018 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.539018   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073386    0.000957   20.208673 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033164    0.064259    0.151454   20.360126 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.064259    0.000506   20.360632 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260633   clock uncertainty
                                  0.000000   20.260633   clock reconvergence pessimism
                                 -0.201888   20.058744   library setup time
                                             20.058744   data required time
---------------------------------------------------------------------------------------------
                                             20.058744   data required time
                                             -4.539018   data arrival time
---------------------------------------------------------------------------------------------
                                             15.519727   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004191    0.075598    0.028217    4.028217 ^ ena (in)
                                                         ena (net)
                      0.075598    0.000000    4.028217 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018289    0.223334    0.217828    4.246046 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.223337    0.000406    4.246451 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.033882    0.201678    0.160678    4.407129 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.201679    0.000504    4.407634 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003347    0.144849    0.130433    4.538067 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.144849    0.000032    4.538099 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.538099   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073386    0.000957   20.208673 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033164    0.064259    0.151454   20.360126 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.064260    0.000570   20.360697 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260696   clock uncertainty
                                  0.000000   20.260696   clock reconvergence pessimism
                                 -0.200265   20.060432   library setup time
                                             20.060432   data required time
---------------------------------------------------------------------------------------------
                                             20.060432   data required time
                                             -4.538099   data arrival time
---------------------------------------------------------------------------------------------
                                             15.522332   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004191    0.075598    0.028217    4.028217 ^ ena (in)
                                                         ena (net)
                      0.075598    0.000000    4.028217 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018289    0.223334    0.217828    4.246046 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.223336    0.000334    4.246379 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004324    0.154286    0.111138    4.357517 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.154286    0.000042    4.357558 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003541    0.193839    0.159889    4.517447 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.193839    0.000064    4.517511 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.517511   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073385    0.000934   20.208649 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031370    0.063246    0.150671   20.359320 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063246    0.000385   20.359705 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.259706   clock uncertainty
                                  0.000000   20.259706   clock reconvergence pessimism
                                 -0.209611   20.050095   library setup time
                                             20.050095   data required time
---------------------------------------------------------------------------------------------
                                             20.050095   data required time
                                             -4.517511   data arrival time
---------------------------------------------------------------------------------------------
                                             15.532583   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075468    0.028135    4.028135 ^ rst_n (in)
                                                         rst_n (net)
                      0.075468    0.000000    4.028135 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044723    0.260296    0.270662    4.298797 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.260327    0.001567    4.300363 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084592    0.247364    0.316823    4.617187 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.247580    0.004111    4.621298 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.621298   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073385    0.000934   20.208649 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031370    0.063246    0.150671   20.359320 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063247    0.000568   20.359888 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.259888   clock uncertainty
                                  0.000000   20.259888   clock reconvergence pessimism
                                  0.106240   20.366129   library recovery time
                                             20.366129   data required time
---------------------------------------------------------------------------------------------
                                             20.366129   data required time
                                             -4.621298   data arrival time
---------------------------------------------------------------------------------------------
                                             15.744832   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075468    0.028135    4.028135 ^ rst_n (in)
                                                         rst_n (net)
                      0.075468    0.000000    4.028135 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044723    0.260296    0.270662    4.298797 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.260327    0.001567    4.300363 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084592    0.247364    0.316823    4.617187 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.247576    0.004068    4.621255 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.621255   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073385    0.000934   20.208649 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031370    0.063246    0.150671   20.359320 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063248    0.000709   20.360029 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260029   clock uncertainty
                                  0.000000   20.260029   clock reconvergence pessimism
                                  0.106241   20.366270   library recovery time
                                             20.366270   data required time
---------------------------------------------------------------------------------------------
                                             20.366270   data required time
                                             -4.621255   data arrival time
---------------------------------------------------------------------------------------------
                                             15.745014   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075468    0.028135    4.028135 ^ rst_n (in)
                                                         rst_n (net)
                      0.075468    0.000000    4.028135 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044723    0.260296    0.270662    4.298797 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.260327    0.001567    4.300363 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084592    0.247364    0.316823    4.617187 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.247568    0.003978    4.621164 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.621164   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073385    0.000934   20.208649 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031370    0.063246    0.150671   20.359320 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063248    0.000739   20.360060 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260059   clock uncertainty
                                  0.000000   20.260059   clock reconvergence pessimism
                                  0.106242   20.366301   library recovery time
                                             20.366301   data required time
---------------------------------------------------------------------------------------------
                                             20.366301   data required time
                                             -4.621164   data arrival time
---------------------------------------------------------------------------------------------
                                             15.745137   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075468    0.028135    4.028135 ^ rst_n (in)
                                                         rst_n (net)
                      0.075468    0.000000    4.028135 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044723    0.260296    0.270662    4.298797 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.260327    0.001567    4.300363 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084592    0.247364    0.316823    4.617187 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.247562    0.003904    4.621090 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.621090   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073385    0.000934   20.208649 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031370    0.063246    0.150671   20.359320 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063248    0.000743   20.360064 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260063   clock uncertainty
                                  0.000000   20.260063   clock reconvergence pessimism
                                  0.106243   20.366306   library recovery time
                                             20.366306   data required time
---------------------------------------------------------------------------------------------
                                             20.366306   data required time
                                             -4.621090   data arrival time
---------------------------------------------------------------------------------------------
                                             15.745215   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075468    0.028135    4.028135 ^ rst_n (in)
                                                         rst_n (net)
                      0.075468    0.000000    4.028135 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044723    0.260296    0.270662    4.298797 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.260327    0.001567    4.300363 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084592    0.247364    0.316823    4.617187 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.247553    0.003803    4.620990 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.620990   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073386    0.000957   20.208673 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033164    0.064259    0.151454   20.360126 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.064260    0.000570   20.360697 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260696   clock uncertainty
                                  0.000000   20.260696   clock reconvergence pessimism
                                  0.106558   20.367254   library recovery time
                                             20.367254   data required time
---------------------------------------------------------------------------------------------
                                             20.367254   data required time
                                             -4.620990   data arrival time
---------------------------------------------------------------------------------------------
                                             15.746265   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075468    0.028135    4.028135 ^ rst_n (in)
                                                         rst_n (net)
                      0.075468    0.000000    4.028135 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044723    0.260296    0.270662    4.298797 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.260327    0.001567    4.300363 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084592    0.247364    0.316823    4.617187 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.247512    0.003297    4.620484 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.620484   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073386    0.000957   20.208673 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033164    0.064259    0.151454   20.360126 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.064260    0.000558   20.360683 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260685   clock uncertainty
                                  0.000000   20.260685   clock reconvergence pessimism
                                  0.106565   20.367250   library recovery time
                                             20.367250   data required time
---------------------------------------------------------------------------------------------
                                             20.367250   data required time
                                             -4.620484   data arrival time
---------------------------------------------------------------------------------------------
                                             15.746766   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075468    0.028135    4.028135 ^ rst_n (in)
                                                         rst_n (net)
                      0.075468    0.000000    4.028135 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044723    0.260296    0.270662    4.298797 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.260327    0.001567    4.300363 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084592    0.247364    0.316823    4.617187 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.247505    0.003203    4.620389 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.620389   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073386    0.000957   20.208673 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033164    0.064259    0.151454   20.360126 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.064260    0.000549   20.360676 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260675   clock uncertainty
                                  0.000000   20.260675   clock reconvergence pessimism
                                  0.106567   20.367243   library recovery time
                                             20.367243   data required time
---------------------------------------------------------------------------------------------
                                             20.367243   data required time
                                             -4.620389   data arrival time
---------------------------------------------------------------------------------------------
                                             15.746853   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075468    0.028135    4.028135 ^ rst_n (in)
                                                         rst_n (net)
                      0.075468    0.000000    4.028135 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044723    0.260296    0.270662    4.298797 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.260327    0.001567    4.300363 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.084592    0.247364    0.316823    4.617187 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.247469    0.002722    4.619909 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.619909   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073386    0.000957   20.208673 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.033164    0.064259    0.151454   20.360126 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.064259    0.000506   20.360632 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.260633   clock uncertainty
                                  0.000000   20.260633   clock reconvergence pessimism
                                  0.106573   20.367205   library recovery time
                                             20.367205   data required time
---------------------------------------------------------------------------------------------
                                             20.367205   data required time
                                             -4.619909   data arrival time
---------------------------------------------------------------------------------------------
                                             15.747297   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075468    0.028135    4.028135 ^ rst_n (in)
                                                         rst_n (net)
                      0.075468    0.000000    4.028135 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.044723    0.260296    0.270662    4.298797 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.260335    0.001763    4.300560 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.300560   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026654    0.092880    0.045567   20.045568 ^ clk (in)
                                                         clk (net)
                      0.092881    0.000000   20.045568 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049505    0.073381    0.162148   20.207716 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073385    0.000934   20.208649 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031370    0.063246    0.150671   20.359320 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063246    0.000385   20.359705 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.259706   clock uncertainty
                                  0.000000   20.259706   clock reconvergence pessimism
                                  0.103879   20.363585   library recovery time
                                             20.363585   data required time
---------------------------------------------------------------------------------------------
                                             20.363585   data required time
                                             -4.300560   data arrival time
---------------------------------------------------------------------------------------------
                                             16.063025   slack (MET)



