\hypertarget{group___s_i_m___register___masks}{}\section{S\+IM Register Masks}
\label{group___s_i_m___register___masks}\index{SIM Register Masks@{SIM Register Masks}}
\subsection*{S\+O\+P\+T1 -\/ System Options Register 1}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga81cebedfbcab734ebd30a05e5b61652c}\label{group___s_i_m___register___masks_ga81cebedfbcab734ebd30a05e5b61652c}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+O\+S\+C32\+K\+O\+U\+T\+\_\+\+M\+A\+SK}~(0x30000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gac274ffbf68a679b2c544225333829f1b}\label{group___s_i_m___register___masks_gac274ffbf68a679b2c544225333829f1b}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+O\+S\+C32\+K\+O\+U\+T\+\_\+\+S\+H\+I\+FT}~(16\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga6b22ff4edd2e91d195264946f8cc672b}{S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+O\+S\+C32\+K\+O\+UT}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+O\+S\+C32\+K\+O\+U\+T\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+O\+S\+C32\+K\+O\+U\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga5c660cd4a6d8062e6ef4afbc17c27fa4}\label{group___s_i_m___register___masks_ga5c660cd4a6d8062e6ef4afbc17c27fa4}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+O\+S\+C32\+K\+S\+E\+L\+\_\+\+M\+A\+SK}~(0x\+C0000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gac9e930c4ee375a2aee6fa6c97e061226}\label{group___s_i_m___register___masks_gac9e930c4ee375a2aee6fa6c97e061226}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+O\+S\+C32\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT}~(18\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gaf89520e7506a3dec707983ab729aef08}{S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+O\+S\+C32\+K\+S\+EL}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+O\+S\+C32\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+O\+S\+C32\+K\+S\+E\+L\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaaf0b406e4bd1800083f48727a7cde829}\label{group___s_i_m___register___masks_gaaf0b406e4bd1800083f48727a7cde829}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+V\+S\+T\+B\+Y\+\_\+\+M\+A\+SK}~(0x20000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gae945165e21faf14e58288bce0918482a}\label{group___s_i_m___register___masks_gae945165e21faf14e58288bce0918482a}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+V\+S\+T\+B\+Y\+\_\+\+S\+H\+I\+FT}~(29\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga3e1f9ad0a4fe10e7c1ae074ca63a674e}{S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+V\+S\+T\+BY}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+V\+S\+T\+B\+Y\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+V\+S\+T\+B\+Y\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga93a808f7a1d75e26bc3ed565ab257617}\label{group___s_i_m___register___masks_ga93a808f7a1d75e26bc3ed565ab257617}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+S\+S\+T\+B\+Y\+\_\+\+M\+A\+SK}~(0x40000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga8a24334d1be5bd01017bd364dd53f268}\label{group___s_i_m___register___masks_ga8a24334d1be5bd01017bd364dd53f268}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+S\+S\+T\+B\+Y\+\_\+\+S\+H\+I\+FT}~(30\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga06d22c15bc1d9c7845af3457543f6607}{S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+S\+S\+T\+BY}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+S\+S\+T\+B\+Y\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+S\+S\+T\+B\+Y\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gac60c367119b3dcc752c4cf857b8a59b5}\label{group___s_i_m___register___masks_gac60c367119b3dcc752c4cf857b8a59b5}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+R\+E\+G\+E\+N\+\_\+\+M\+A\+SK}~(0x80000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga99e46c34c02e39338c9b80775bad09db}\label{group___s_i_m___register___masks_ga99e46c34c02e39338c9b80775bad09db}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+R\+E\+G\+E\+N\+\_\+\+S\+H\+I\+FT}~(31\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga186d507e27612305db92407d2986a194}{S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+R\+E\+G\+EN}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+R\+E\+G\+E\+N\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+R\+E\+G\+E\+N\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+O\+P\+T1\+C\+FG -\/ S\+O\+P\+T1 Configuration Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaa4e1ee8f60c8c15ad553c2dfb82c2039}\label{group___s_i_m___register___masks_gaa4e1ee8f60c8c15ad553c2dfb82c2039}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+R\+W\+E\+\_\+\+M\+A\+SK}~(0x1000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga07bf2ffc61aacca96748747fa8df7062}\label{group___s_i_m___register___masks_ga07bf2ffc61aacca96748747fa8df7062}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+R\+W\+E\+\_\+\+S\+H\+I\+FT}~(24\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gab35f1f0507a59aa7b67b63ab7550bbca}{S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+R\+WE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+R\+W\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+R\+W\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga29e593e134a31bed2dbd3673c51cb330}\label{group___s_i_m___register___masks_ga29e593e134a31bed2dbd3673c51cb330}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+V\+S\+W\+E\+\_\+\+M\+A\+SK}~(0x2000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga74d94a9794e03091f54b76a5c18c58b8}\label{group___s_i_m___register___masks_ga74d94a9794e03091f54b76a5c18c58b8}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+V\+S\+W\+E\+\_\+\+S\+H\+I\+FT}~(25\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga0889129046535e3511d47d7a806b8644}{S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+V\+S\+WE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+V\+S\+W\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+V\+S\+W\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga0b7d9fe471d5d689ba3feb001cf69b60}\label{group___s_i_m___register___masks_ga0b7d9fe471d5d689ba3feb001cf69b60}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+S\+S\+W\+E\+\_\+\+M\+A\+SK}~(0x4000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga6984c7260abd4b7caccff970332eb4be}\label{group___s_i_m___register___masks_ga6984c7260abd4b7caccff970332eb4be}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+S\+S\+W\+E\+\_\+\+S\+H\+I\+FT}~(26\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga9df9793edc59c4dbb53f488b149982d5}{S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+S\+S\+WE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+S\+S\+W\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+S\+S\+W\+E\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+O\+P\+T2 -\/ System Options Register 2}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga4ecc21f62a92e94e5f507a6bb5e44062}\label{group___s_i_m___register___masks_ga4ecc21f62a92e94e5f507a6bb5e44062}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+E\+L\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaa4b7f7e8f1999ec0d56a1224cf7eb35d}\label{group___s_i_m___register___masks_gaa4b7f7e8f1999ec0d56a1224cf7eb35d}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+E\+L\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gad826a2d088a5cae1628582c992b0349e}{S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+EL}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+E\+L\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga601bb7007f58e3ad5433d3538f4dcef0}\label{group___s_i_m___register___masks_ga601bb7007f58e3ad5433d3538f4dcef0}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+C\+L\+K\+O\+U\+T\+S\+E\+L\+\_\+\+M\+A\+SK}~(0x\+E0\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga520c9a255ff79372237f5f332f749112}\label{group___s_i_m___register___masks_ga520c9a255ff79372237f5f332f749112}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+C\+L\+K\+O\+U\+T\+S\+E\+L\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga34712f0ffce6dca092bd902ef7eb783f}{S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+C\+L\+K\+O\+U\+T\+S\+EL}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+C\+L\+K\+O\+U\+T\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+C\+L\+K\+O\+U\+T\+S\+E\+L\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga1caf7ffe2555eb59ed410110b6aba463}\label{group___s_i_m___register___masks_ga1caf7ffe2555eb59ed410110b6aba463}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+U\+S\+B\+S\+R\+C\+\_\+\+M\+A\+SK}~(0x40000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga2a455b7e86f26185c92961e139d13a89}\label{group___s_i_m___register___masks_ga2a455b7e86f26185c92961e139d13a89}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+U\+S\+B\+S\+R\+C\+\_\+\+S\+H\+I\+FT}~(18\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga78428c831f0263054ac91c55ed89c016}{S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+U\+S\+B\+S\+RC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+U\+S\+B\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+U\+S\+B\+S\+R\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga3edd04c495fb49af9ba966854978234a}\label{group___s_i_m___register___masks_ga3edd04c495fb49af9ba966854978234a}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+F\+L\+E\+X\+I\+O\+S\+R\+C\+\_\+\+M\+A\+SK}~(0x\+C00000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga2969322b1907bf7c3923734bacda7cf6}\label{group___s_i_m___register___masks_ga2969322b1907bf7c3923734bacda7cf6}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+F\+L\+E\+X\+I\+O\+S\+R\+C\+\_\+\+S\+H\+I\+FT}~(22\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga4ab3fc6ac8e503f72388a3044914e04e}{S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+F\+L\+E\+X\+I\+O\+S\+RC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+F\+L\+E\+X\+I\+O\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+F\+L\+E\+X\+I\+O\+S\+R\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gab515715932139549d30bb4b6f3e2dc99}\label{group___s_i_m___register___masks_gab515715932139549d30bb4b6f3e2dc99}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+T\+P\+M\+S\+R\+C\+\_\+\+M\+A\+SK}~(0x3000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gac70dc9abda7a707019da3d8fed90a265}\label{group___s_i_m___register___masks_gac70dc9abda7a707019da3d8fed90a265}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+T\+P\+M\+S\+R\+C\+\_\+\+S\+H\+I\+FT}~(24\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gae3feae3d7da32c0a46d155fdfdf8d4da}{S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+T\+P\+M\+S\+RC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+T\+P\+M\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+T\+P\+M\+S\+R\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga759acf1ff86afb0102b845c2df781a91}\label{group___s_i_m___register___masks_ga759acf1ff86afb0102b845c2df781a91}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+L\+P\+U\+A\+R\+T0\+S\+R\+C\+\_\+\+M\+A\+SK}~(0x\+C000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gade1ce55d624045d51c5c15818d9cfeee}\label{group___s_i_m___register___masks_gade1ce55d624045d51c5c15818d9cfeee}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+L\+P\+U\+A\+R\+T0\+S\+R\+C\+\_\+\+S\+H\+I\+FT}~(26\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga3b9c2c824ddbe18c89c4deb47ffb69eb}{S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+L\+P\+U\+A\+R\+T0\+S\+RC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+L\+P\+U\+A\+R\+T0\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+L\+P\+U\+A\+R\+T0\+S\+R\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga035534db4e59906d14485092e7a0bd32}\label{group___s_i_m___register___masks_ga035534db4e59906d14485092e7a0bd32}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+L\+P\+U\+A\+R\+T1\+S\+R\+C\+\_\+\+M\+A\+SK}~(0x30000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gacd72254f42692e1f2790eda7203580f8}\label{group___s_i_m___register___masks_gacd72254f42692e1f2790eda7203580f8}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+L\+P\+U\+A\+R\+T1\+S\+R\+C\+\_\+\+S\+H\+I\+FT}~(28\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga136752f2fda27098d71211197b85cbda}{S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+L\+P\+U\+A\+R\+T1\+S\+RC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+L\+P\+U\+A\+R\+T1\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+L\+P\+U\+A\+R\+T1\+S\+R\+C\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+O\+P\+T4 -\/ System Options Register 4}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga9897da591b25b25a121a2321c5515923}\label{group___s_i_m___register___masks_ga9897da591b25b25a121a2321c5515923}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M1\+C\+H0\+S\+R\+C\+\_\+\+M\+A\+SK}~(0x\+C0000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga79b1e63028e073fbe12351561f1b7645}\label{group___s_i_m___register___masks_ga79b1e63028e073fbe12351561f1b7645}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M1\+C\+H0\+S\+R\+C\+\_\+\+S\+H\+I\+FT}~(18\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga5723b75e6315f4f95b6ab3709a851377}{S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M1\+C\+H0\+S\+RC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M1\+C\+H0\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M1\+C\+H0\+S\+R\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga871c6061ab30b4ad99b919e35e86c081}\label{group___s_i_m___register___masks_ga871c6061ab30b4ad99b919e35e86c081}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M2\+C\+H0\+S\+R\+C\+\_\+\+M\+A\+SK}~(0x100000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga85ccc239517b7633b2c0a164b8d5cbf3}\label{group___s_i_m___register___masks_ga85ccc239517b7633b2c0a164b8d5cbf3}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M2\+C\+H0\+S\+R\+C\+\_\+\+S\+H\+I\+FT}~(20\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga67e4facef308f4e1a3aaa6f8cc56494a}{S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M2\+C\+H0\+S\+RC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M2\+C\+H0\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M2\+C\+H0\+S\+R\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gae889ccb89e5c139f002b6a62d21628a9}\label{group___s_i_m___register___masks_gae889ccb89e5c139f002b6a62d21628a9}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M0\+C\+L\+K\+S\+E\+L\+\_\+\+M\+A\+SK}~(0x1000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga608eeddec48cf22911d5f5a1ea52c261}\label{group___s_i_m___register___masks_ga608eeddec48cf22911d5f5a1ea52c261}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M0\+C\+L\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT}~(24\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gafaa026e86fa3a9757bd3fce00954c1bb}{S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M0\+C\+L\+K\+S\+EL}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M0\+C\+L\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M0\+C\+L\+K\+S\+E\+L\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga049c795a05cfcabb4865bd94e9960d1c}\label{group___s_i_m___register___masks_ga049c795a05cfcabb4865bd94e9960d1c}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M1\+C\+L\+K\+S\+E\+L\+\_\+\+M\+A\+SK}~(0x2000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gae2f48392a848aa2b9dd0f4f117682ff1}\label{group___s_i_m___register___masks_gae2f48392a848aa2b9dd0f4f117682ff1}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M1\+C\+L\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT}~(25\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga37f37925f9e731d2ef7619ce2b3d3a75}{S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M1\+C\+L\+K\+S\+EL}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M1\+C\+L\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M1\+C\+L\+K\+S\+E\+L\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gad5a902a0614ee968bf5f4e8b4d619631}\label{group___s_i_m___register___masks_gad5a902a0614ee968bf5f4e8b4d619631}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M2\+C\+L\+K\+S\+E\+L\+\_\+\+M\+A\+SK}~(0x4000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga7e0e458665aad403b0a67a515fa08ff3}\label{group___s_i_m___register___masks_ga7e0e458665aad403b0a67a515fa08ff3}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M2\+C\+L\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT}~(26\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga2d15c8a25c6561fae46fd998243841f8}{S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M2\+C\+L\+K\+S\+EL}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M2\+C\+L\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M2\+C\+L\+K\+S\+E\+L\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+O\+P\+T5 -\/ System Options Register 5}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga97add49b891980bf4f6ef85baab1ffba}\label{group___s_i_m___register___masks_ga97add49b891980bf4f6ef85baab1ffba}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+T\+X\+S\+R\+C\+\_\+\+M\+A\+SK}~(0x3\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga67ce7e4f6db781fd3a80409ceadb066d}\label{group___s_i_m___register___masks_ga67ce7e4f6db781fd3a80409ceadb066d}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+T\+X\+S\+R\+C\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga9d428a29003502337648f46e6441ee8b}{S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+T\+X\+S\+RC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+T\+X\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+T\+X\+S\+R\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaf40a5947847659e369997e8c080cefba}\label{group___s_i_m___register___masks_gaf40a5947847659e369997e8c080cefba}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+R\+X\+S\+R\+C\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gab8a6afc643c5374f4545a3f6a2967765}\label{group___s_i_m___register___masks_gab8a6afc643c5374f4545a3f6a2967765}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+R\+X\+S\+R\+C\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga35cb2dd7d6581ce558c0acd4a35f99b3}{S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+R\+X\+S\+RC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+R\+X\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+R\+X\+S\+R\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga901df3fb7d916f79d2eeb60775f71800}\label{group___s_i_m___register___masks_ga901df3fb7d916f79d2eeb60775f71800}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+T\+X\+S\+R\+C\+\_\+\+M\+A\+SK}~(0x30\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga8b42dc4c74831c91569a3bb486abae29}\label{group___s_i_m___register___masks_ga8b42dc4c74831c91569a3bb486abae29}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+T\+X\+S\+R\+C\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gadc7c3b7798af8801ca3da3c4b547f7fa}{S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+T\+X\+S\+RC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+T\+X\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+T\+X\+S\+R\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gab8b38e2b158d31a9b1f1fd7543d18431}\label{group___s_i_m___register___masks_gab8b38e2b158d31a9b1f1fd7543d18431}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+R\+X\+S\+R\+C\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaae025ce7f10d19cef95d35fa512c682d}\label{group___s_i_m___register___masks_gaae025ce7f10d19cef95d35fa512c682d}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+R\+X\+S\+R\+C\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga93af0fe0d78b382084de053afd1f9a61}{S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+R\+X\+S\+RC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+R\+X\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+R\+X\+S\+R\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga9723c69aea5b7bcc0d62b3b1c8bbf503}\label{group___s_i_m___register___masks_ga9723c69aea5b7bcc0d62b3b1c8bbf503}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+O\+D\+E\+\_\+\+M\+A\+SK}~(0x10000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga54d5030bf86edab8ae8cf157764eb9fd}\label{group___s_i_m___register___masks_ga54d5030bf86edab8ae8cf157764eb9fd}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+O\+D\+E\+\_\+\+S\+H\+I\+FT}~(16\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gabfef4d470a15a1a20978af220d3c5b58}{S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+O\+DE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+O\+D\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+O\+D\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gadc5f47551b4960defc8f07b388674b72}\label{group___s_i_m___register___masks_gadc5f47551b4960defc8f07b388674b72}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+O\+D\+E\+\_\+\+M\+A\+SK}~(0x20000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga23dc87a4ba4b3215f93dc6ec908db425}\label{group___s_i_m___register___masks_ga23dc87a4ba4b3215f93dc6ec908db425}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+O\+D\+E\+\_\+\+S\+H\+I\+FT}~(17\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gad11f49766bf7e9ab4d42ef9edfa59d5a}{S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+O\+DE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+O\+D\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+O\+D\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga2b5bbe588bc3ea2299deead3e18b3932}\label{group___s_i_m___register___masks_ga2b5bbe588bc3ea2299deead3e18b3932}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+U\+A\+R\+T2\+O\+D\+E\+\_\+\+M\+A\+SK}~(0x40000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gad3283784bd7916c036b2299401fa7468}\label{group___s_i_m___register___masks_gad3283784bd7916c036b2299401fa7468}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+U\+A\+R\+T2\+O\+D\+E\+\_\+\+S\+H\+I\+FT}~(18\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gafec28602bcec17cdcacfdbf9a3b1c4b6}{S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+U\+A\+R\+T2\+O\+DE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+U\+A\+R\+T2\+O\+D\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+U\+A\+R\+T2\+O\+D\+E\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+O\+P\+T7 -\/ System Options Register 7}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaeda70babef834cacace2c775d62bb4ae}\label{group___s_i_m___register___masks_gaeda70babef834cacace2c775d62bb4ae}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+T\+R\+G\+S\+E\+L\+\_\+\+M\+A\+SK}~(0x\+F\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga914ced2a5cf4e7f37371d52d34d4a930}\label{group___s_i_m___register___masks_ga914ced2a5cf4e7f37371d52d34d4a930}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+T\+R\+G\+S\+E\+L\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gab4fec73a0cfeecaa863fc29f85326f4a}{S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+T\+R\+G\+S\+EL}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+T\+R\+G\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+T\+R\+G\+S\+E\+L\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga74544c6c9d4fbc593884681ac79c796f}\label{group___s_i_m___register___masks_ga74544c6c9d4fbc593884681ac79c796f}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+P\+R\+E\+T\+R\+G\+S\+E\+L\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaee870f942318f14376ee9e6d5558e2ff}\label{group___s_i_m___register___masks_gaee870f942318f14376ee9e6d5558e2ff}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+P\+R\+E\+T\+R\+G\+S\+E\+L\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga32aad79c431ab427d548f59637f16e76}{S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+P\+R\+E\+T\+R\+G\+S\+EL}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+P\+R\+E\+T\+R\+G\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+P\+R\+E\+T\+R\+G\+S\+E\+L\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga6390cd75db35ecc6c5fc6d5b0d417a7d}\label{group___s_i_m___register___masks_ga6390cd75db35ecc6c5fc6d5b0d417a7d}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+A\+L\+T\+T\+R\+G\+E\+N\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaa20ed5f5ab9cf02714a993c3996adcc5}\label{group___s_i_m___register___masks_gaa20ed5f5ab9cf02714a993c3996adcc5}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+A\+L\+T\+T\+R\+G\+E\+N\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gaa6e4ac1e062d8dbe841774255a1c04e9}{S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+A\+L\+T\+T\+R\+G\+EN}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+A\+L\+T\+T\+R\+G\+E\+N\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+A\+L\+T\+T\+R\+G\+E\+N\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+D\+ID -\/ System Device Identification Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaf0820acb74ce8270da2025fee624b47c}\label{group___s_i_m___register___masks_gaf0820acb74ce8270da2025fee624b47c}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+P\+I\+N\+I\+D\+\_\+\+M\+A\+SK}~(0x\+F\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga593faac0d0629fde52f6fe4b83614c23}\label{group___s_i_m___register___masks_ga593faac0d0629fde52f6fe4b83614c23}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+P\+I\+N\+I\+D\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga64447ab3209ba3103c4d452b56c405a1}{S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+P\+I\+N\+ID}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+P\+I\+N\+I\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+P\+I\+N\+I\+D\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gafefd91d0385c1b93049ec14409ed6b1e}\label{group___s_i_m___register___masks_gafefd91d0385c1b93049ec14409ed6b1e}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+R\+E\+V\+I\+D\+\_\+\+M\+A\+SK}~(0x\+F000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gadb535428e0ca83d2494493ed04822b8c}\label{group___s_i_m___register___masks_gadb535428e0ca83d2494493ed04822b8c}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+R\+E\+V\+I\+D\+\_\+\+S\+H\+I\+FT}~(12\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gac72e070db07acc8b7964eb21ab91272f}{S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+R\+E\+V\+ID}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+R\+E\+V\+I\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+R\+E\+V\+I\+D\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaedb71533a342dcb2cc83241898378b70}\label{group___s_i_m___register___masks_gaedb71533a342dcb2cc83241898378b70}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+R\+A\+M\+S\+I\+Z\+E\+\_\+\+M\+A\+SK}~(0x\+F0000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga096c5cec8db3701100c59233e3db0584}\label{group___s_i_m___register___masks_ga096c5cec8db3701100c59233e3db0584}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+R\+A\+M\+S\+I\+Z\+E\+\_\+\+S\+H\+I\+FT}~(16\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga35d378159b24a0e0cc4ac842e0510ee9}{S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+R\+A\+M\+S\+I\+ZE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+R\+A\+M\+S\+I\+Z\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+R\+A\+M\+S\+I\+Z\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga014f6aec38e92afbd07904db6ed617d0}\label{group___s_i_m___register___masks_ga014f6aec38e92afbd07904db6ed617d0}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+E\+R\+I\+E\+S\+I\+D\+\_\+\+M\+A\+SK}~(0x\+F00000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga47e31524526fda3e3058a55da89d098b}\label{group___s_i_m___register___masks_ga47e31524526fda3e3058a55da89d098b}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+E\+R\+I\+E\+S\+I\+D\+\_\+\+S\+H\+I\+FT}~(20\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gaef9ed54f0f9c0105ed9e07608e9a5f69}{S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+E\+R\+I\+E\+S\+ID}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+E\+R\+I\+E\+S\+I\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+E\+R\+I\+E\+S\+I\+D\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga530d8fe59d2589cf56c00456e89487aa}\label{group___s_i_m___register___masks_ga530d8fe59d2589cf56c00456e89487aa}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+U\+B\+F\+A\+M\+I\+D\+\_\+\+M\+A\+SK}~(0x\+F000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga5e40d63bf136287a591bb4fa0b019aba}\label{group___s_i_m___register___masks_ga5e40d63bf136287a591bb4fa0b019aba}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+U\+B\+F\+A\+M\+I\+D\+\_\+\+S\+H\+I\+FT}~(24\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gaba1b690ef87b8401c561fdb1ac2248f0}{S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+U\+B\+F\+A\+M\+ID}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+U\+B\+F\+A\+M\+I\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+U\+B\+F\+A\+M\+I\+D\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga5344e7283b2aead14d9d3bded0114f3b}\label{group___s_i_m___register___masks_ga5344e7283b2aead14d9d3bded0114f3b}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+F\+A\+M\+I\+D\+\_\+\+M\+A\+SK}~(0x\+F0000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga377bc761e6ee1caab79baad3e2d0d331}\label{group___s_i_m___register___masks_ga377bc761e6ee1caab79baad3e2d0d331}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+F\+A\+M\+I\+D\+\_\+\+S\+H\+I\+FT}~(28\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gad745ac0cdf951b6e7a8fd2f3e133d961}{S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+F\+A\+M\+ID}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+F\+A\+M\+I\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+F\+A\+M\+I\+D\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+C\+G\+C4 -\/ System Clock Gating Control Register 4}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga55fc2bdfb36e61b4771015749307c480}\label{group___s_i_m___register___masks_ga55fc2bdfb36e61b4771015749307c480}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+I2\+C0\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga50185bca8ae97e6b0b0a70541757680b}\label{group___s_i_m___register___masks_ga50185bca8ae97e6b0b0a70541757680b}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+I2\+C0\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga4922352ee7ec444127df95440453118e}{S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+I2\+C0}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+I2\+C0\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+I2\+C0\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gad28d1d702a535531373c915824c34793}\label{group___s_i_m___register___masks_gad28d1d702a535531373c915824c34793}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+I2\+C1\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga9f7b3fb0b1b7843cdf821b6b9a86ecfb}\label{group___s_i_m___register___masks_ga9f7b3fb0b1b7843cdf821b6b9a86ecfb}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+I2\+C1\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga8382653e8bd89819cf6b34ead07fff6c}{S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+I2\+C1}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+I2\+C1\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+I2\+C1\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaea7b7b8d6abc055026d4ca7299206597}\label{group___s_i_m___register___masks_gaea7b7b8d6abc055026d4ca7299206597}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+U\+A\+R\+T2\+\_\+\+M\+A\+SK}~(0x1000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gae844b2ce3371466add7387b9ea32bc4c}\label{group___s_i_m___register___masks_gae844b2ce3371466add7387b9ea32bc4c}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+U\+A\+R\+T2\+\_\+\+S\+H\+I\+FT}~(12\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga86824f3937c50886253e76d3983a6799}{S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+U\+A\+R\+T2}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+U\+A\+R\+T2\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+U\+A\+R\+T2\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga0a3d8bb24dfab6d8349c5b8ed7fd539f}\label{group___s_i_m___register___masks_ga0a3d8bb24dfab6d8349c5b8ed7fd539f}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+U\+S\+B\+F\+S\+\_\+\+M\+A\+SK}~(0x40000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga12840cc6f1ddb70fdb3f54ed759d5844}\label{group___s_i_m___register___masks_ga12840cc6f1ddb70fdb3f54ed759d5844}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+U\+S\+B\+F\+S\+\_\+\+S\+H\+I\+FT}~(18\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gab81767f7e2f7c78fceef6166c349c141}{S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+U\+S\+B\+FS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+U\+S\+B\+F\+S\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+U\+S\+B\+F\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga6c98dfbe650659eaaef0eb88ff01a9f5}\label{group___s_i_m___register___masks_ga6c98dfbe650659eaaef0eb88ff01a9f5}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+C\+M\+P0\+\_\+\+M\+A\+SK}~(0x80000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga806446c88e57ee43e75bdcb3ab22878a}\label{group___s_i_m___register___masks_ga806446c88e57ee43e75bdcb3ab22878a}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+C\+M\+P0\+\_\+\+S\+H\+I\+FT}~(19\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga5d876e375dcbb96df74e59628815bb76}{S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+C\+M\+P0}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+C\+M\+P0\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+C\+M\+P0\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gab32de0f8a4b83a05b226638154da75c0}\label{group___s_i_m___register___masks_gab32de0f8a4b83a05b226638154da75c0}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+V\+R\+E\+F\+\_\+\+M\+A\+SK}~(0x100000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga7f6801c437e23853cffdf9807319ff87}\label{group___s_i_m___register___masks_ga7f6801c437e23853cffdf9807319ff87}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+V\+R\+E\+F\+\_\+\+S\+H\+I\+FT}~(20\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga3cd47b9a7ec5fab5709df8e8d5929d1f}{S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+V\+R\+EF}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+V\+R\+E\+F\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+V\+R\+E\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga0b29e4c88f0494317c3cd447fb363f5e}\label{group___s_i_m___register___masks_ga0b29e4c88f0494317c3cd447fb363f5e}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+S\+P\+I0\+\_\+\+M\+A\+SK}~(0x400000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga4fd9f9a3ee78e060c7042597043c336c}\label{group___s_i_m___register___masks_ga4fd9f9a3ee78e060c7042597043c336c}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+S\+P\+I0\+\_\+\+S\+H\+I\+FT}~(22\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga1e81c3537d9be82690ed90bdaf511e3d}{S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+S\+P\+I0}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+S\+P\+I0\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+S\+P\+I0\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga40dc8e1653911d8e12103bc4ef9d66d1}\label{group___s_i_m___register___masks_ga40dc8e1653911d8e12103bc4ef9d66d1}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+S\+P\+I1\+\_\+\+M\+A\+SK}~(0x800000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga0bc6038c3a8a17fec28bc6980ad293e4}\label{group___s_i_m___register___masks_ga0bc6038c3a8a17fec28bc6980ad293e4}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+S\+P\+I1\+\_\+\+S\+H\+I\+FT}~(23\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga8257ee258621155ff2c74323a23bdd70}{S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+S\+P\+I1}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+S\+P\+I1\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+S\+P\+I1\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+C\+G\+C5 -\/ System Clock Gating Control Register 5}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga6f63b73e0ad63163df381c795d583cc1}\label{group___s_i_m___register___masks_ga6f63b73e0ad63163df381c795d583cc1}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+T\+M\+R\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga9b3669f3f4f380e18133785d6356c56c}\label{group___s_i_m___register___masks_ga9b3669f3f4f380e18133785d6356c56c}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+T\+M\+R\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gab1ead6f54c5176113ceb9b609d7287b7}{S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+T\+MR}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+T\+M\+R\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+T\+M\+R\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga9c4853233394870202cccd7844fc8a56}\label{group___s_i_m___register___masks_ga9c4853233394870202cccd7844fc8a56}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+A\+\_\+\+M\+A\+SK}~(0x200\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaa7a1683eaa07a5c5adcaddf4b99ed83a}\label{group___s_i_m___register___masks_gaa7a1683eaa07a5c5adcaddf4b99ed83a}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+A\+\_\+\+S\+H\+I\+FT}~(9\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga4f6394bfabad2f1c8669037fd0ea30e7}{S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+TA}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+A\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+A\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga5509cf72c7508dd77f0a1a9e631943e8}\label{group___s_i_m___register___masks_ga5509cf72c7508dd77f0a1a9e631943e8}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+B\+\_\+\+M\+A\+SK}~(0x400\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga491c4800f5437a9e2d235a77819e434d}\label{group___s_i_m___register___masks_ga491c4800f5437a9e2d235a77819e434d}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+B\+\_\+\+S\+H\+I\+FT}~(10\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gaf3bc60a4a7ab6d478a550ccee752f98d}{S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+TB}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+B\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+B\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaac31449d101ad0d05f2bed682571be35}\label{group___s_i_m___register___masks_gaac31449d101ad0d05f2bed682571be35}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+C\+\_\+\+M\+A\+SK}~(0x800\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gae141a6d4af583e7410d0120442b1012f}\label{group___s_i_m___register___masks_gae141a6d4af583e7410d0120442b1012f}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+C\+\_\+\+S\+H\+I\+FT}~(11\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gac46313896b39db20c797f777ecb4efa6}{S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+TC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga723a55222eb5f8fd25da5c956aa50e7b}\label{group___s_i_m___register___masks_ga723a55222eb5f8fd25da5c956aa50e7b}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+D\+\_\+\+M\+A\+SK}~(0x1000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gad5f267781fcedf0fcdc0c4d3607c10cb}\label{group___s_i_m___register___masks_gad5f267781fcedf0fcdc0c4d3607c10cb}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+D\+\_\+\+S\+H\+I\+FT}~(12\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga2dc18f9c3310f4bc0857d652fc5a0cfb}{S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+TD}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+D\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga3d5e3e51d345fe424a4f24aa9ae73dc1}\label{group___s_i_m___register___masks_ga3d5e3e51d345fe424a4f24aa9ae73dc1}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+E\+\_\+\+M\+A\+SK}~(0x2000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gae717813cf38c35e5e4ea4243e939b4bc}\label{group___s_i_m___register___masks_gae717813cf38c35e5e4ea4243e939b4bc}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+E\+\_\+\+S\+H\+I\+FT}~(13\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga5adc5b078baf095ee2f6427a58b05e4d}{S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+TE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gafda5ea58083d97c67105a51d6882473c}\label{group___s_i_m___register___masks_gafda5ea58083d97c67105a51d6882473c}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+S\+L\+C\+D\+\_\+\+M\+A\+SK}~(0x80000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga26bbf72841e5d8b83cfcbee546c1a336}\label{group___s_i_m___register___masks_ga26bbf72841e5d8b83cfcbee546c1a336}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+S\+L\+C\+D\+\_\+\+S\+H\+I\+FT}~(19\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gaff29240a2c0b88c0c5cf6e49fdfce43e}{S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+S\+L\+CD}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+S\+L\+C\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+S\+L\+C\+D\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga33aa1b9cc7fb201e822292de62c36ce9}\label{group___s_i_m___register___masks_ga33aa1b9cc7fb201e822292de62c36ce9}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+M\+A\+SK}~(0x100000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gad3329f5a84adb73cf903de4ef07d17de}\label{group___s_i_m___register___masks_gad3329f5a84adb73cf903de4ef07d17de}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+S\+H\+I\+FT}~(20\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga8c7d8011e82538c4e005248fe5de70c9}{S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+U\+A\+R\+T0}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga07ad329874dce61daa716360b23c5765}\label{group___s_i_m___register___masks_ga07ad329874dce61daa716360b23c5765}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+U\+A\+R\+T1\+\_\+\+M\+A\+SK}~(0x200000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga55146824e2214bd1ab242316b227c6ad}\label{group___s_i_m___register___masks_ga55146824e2214bd1ab242316b227c6ad}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+U\+A\+R\+T1\+\_\+\+S\+H\+I\+FT}~(21\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gaac64661dc83bf99767e70fa3ee42f21c}{S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+U\+A\+R\+T1}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+U\+A\+R\+T1\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+U\+A\+R\+T1\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaf0f92c1f19165139290e6f046ea5e838}\label{group___s_i_m___register___masks_gaf0f92c1f19165139290e6f046ea5e838}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+F\+L\+E\+X\+I\+O\+\_\+\+M\+A\+SK}~(0x80000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga0a0521e44058e2c8adb65ddcbff9a09b}\label{group___s_i_m___register___masks_ga0a0521e44058e2c8adb65ddcbff9a09b}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+F\+L\+E\+X\+I\+O\+\_\+\+S\+H\+I\+FT}~(31\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gac24e790c4b547a00c3706977462d0de9}{S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+F\+L\+E\+X\+IO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+F\+L\+E\+X\+I\+O\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+F\+L\+E\+X\+I\+O\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+C\+G\+C6 -\/ System Clock Gating Control Register 6}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga949452096cb8609fdb3503dda3f9f729}\label{group___s_i_m___register___masks_ga949452096cb8609fdb3503dda3f9f729}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+F\+T\+F\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaf767cc087ed5983b84e79996586efb12}\label{group___s_i_m___register___masks_gaf767cc087ed5983b84e79996586efb12}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+F\+T\+F\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga2c761f5f9e8cfb50bd7cb870945f4fd3}{S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+F\+TF}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+F\+T\+F\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+F\+T\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga10469a89e2c48cd79e29fb73b0d06395}\label{group___s_i_m___register___masks_ga10469a89e2c48cd79e29fb73b0d06395}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+D\+M\+A\+M\+U\+X\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaa69ac431213fb94ecd1d9ed2fa966e50}\label{group___s_i_m___register___masks_gaa69ac431213fb94ecd1d9ed2fa966e50}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+D\+M\+A\+M\+U\+X\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga9c9ba170477dab6105665d342c48de2f}{S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+D\+M\+A\+M\+UX}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+D\+M\+A\+M\+U\+X\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+D\+M\+A\+M\+U\+X\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaf5baabd241aba695593ce6369aa56ee2}\label{group___s_i_m___register___masks_gaf5baabd241aba695593ce6369aa56ee2}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+P\+I\+T\+\_\+\+M\+A\+SK}~(0x800000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga2600ceb860eb353aa61abbecdbf5b6ae}\label{group___s_i_m___register___masks_ga2600ceb860eb353aa61abbecdbf5b6ae}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+P\+I\+T\+\_\+\+S\+H\+I\+FT}~(23\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga16d21af29d691ae7d8b70b5e2d308da9}{S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+P\+IT}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+P\+I\+T\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+P\+I\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gad879476f2922fd7dad2f65d3d052e95d}\label{group___s_i_m___register___masks_gad879476f2922fd7dad2f65d3d052e95d}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M0\+\_\+\+M\+A\+SK}~(0x1000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga9e379c439a6d1d14f65b4c58c46453c5}\label{group___s_i_m___register___masks_ga9e379c439a6d1d14f65b4c58c46453c5}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M0\+\_\+\+S\+H\+I\+FT}~(24\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gab557b317ab5428206e831b7684c339d0}{S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M0}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M0\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M0\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga94a77c9065fd06f267b9920024067cd6}\label{group___s_i_m___register___masks_ga94a77c9065fd06f267b9920024067cd6}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M1\+\_\+\+M\+A\+SK}~(0x2000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga26bf0c38385affd6680bb0f4853e43df}\label{group___s_i_m___register___masks_ga26bf0c38385affd6680bb0f4853e43df}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M1\+\_\+\+S\+H\+I\+FT}~(25\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga4b3e49db20b1e3335a180d8cf8886ced}{S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M1}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M1\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M1\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga6e18a8c1e42f318d03294d14df255132}\label{group___s_i_m___register___masks_ga6e18a8c1e42f318d03294d14df255132}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M2\+\_\+\+M\+A\+SK}~(0x4000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gafc1cb84a2b2b306b043c31ed98213ff0}\label{group___s_i_m___register___masks_gafc1cb84a2b2b306b043c31ed98213ff0}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M2\+\_\+\+S\+H\+I\+FT}~(26\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga3b5f0e0ad9c768646b4dcbc22ceef83c}{S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M2}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M2\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M2\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga481c725e02da6a245c9d715307969f09}\label{group___s_i_m___register___masks_ga481c725e02da6a245c9d715307969f09}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+A\+D\+C0\+\_\+\+M\+A\+SK}~(0x8000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga3f62de5fc5ccaa13d6975cf1e0ebba03}\label{group___s_i_m___register___masks_ga3f62de5fc5ccaa13d6975cf1e0ebba03}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+A\+D\+C0\+\_\+\+S\+H\+I\+FT}~(27\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga4a3fd4d8007ac2ce1bbb95fa569bcdb4}{S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+A\+D\+C0}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+A\+D\+C0\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+A\+D\+C0\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gad51b16006c9f793c4b342ea1ff91a846}\label{group___s_i_m___register___masks_gad51b16006c9f793c4b342ea1ff91a846}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+R\+T\+C\+\_\+\+M\+A\+SK}~(0x20000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gac04e5a3a7a2848658a30e7c89f791f39}\label{group___s_i_m___register___masks_gac04e5a3a7a2848658a30e7c89f791f39}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+R\+T\+C\+\_\+\+S\+H\+I\+FT}~(29\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga990c8f7df22a43224e3e2ca8964e30f5}{S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+R\+TC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+R\+T\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+R\+T\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga67d96adcce9fece065ce6a7f57f495a1}\label{group___s_i_m___register___masks_ga67d96adcce9fece065ce6a7f57f495a1}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+D\+A\+C0\+\_\+\+M\+A\+SK}~(0x80000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga263123e8c1970021957fa8e72cf4a25a}\label{group___s_i_m___register___masks_ga263123e8c1970021957fa8e72cf4a25a}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+D\+A\+C0\+\_\+\+S\+H\+I\+FT}~(31\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga8fe68abfa8f4b9852083e040d38c30b0}{S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+D\+A\+C0}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+D\+A\+C0\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+D\+A\+C0\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+C\+G\+C7 -\/ System Clock Gating Control Register 7}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gac559e129885604991932101719e3b368}\label{group___s_i_m___register___masks_gac559e129885604991932101719e3b368}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C7\+\_\+\+D\+M\+A\+\_\+\+M\+A\+SK}~(0x100\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga1113f1622eb2e4099653e93943a89c6e}\label{group___s_i_m___register___masks_ga1113f1622eb2e4099653e93943a89c6e}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+C\+G\+C7\+\_\+\+D\+M\+A\+\_\+\+S\+H\+I\+FT}~(8\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gab654fa6242c7052090ea5e5aae4e5b18}{S\+I\+M\+\_\+\+S\+C\+G\+C7\+\_\+\+D\+MA}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C7\+\_\+\+D\+M\+A\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C7\+\_\+\+D\+M\+A\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+L\+K\+D\+I\+V1 -\/ System Clock Divider Register 1}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaa2a972171bb5a662e1b4993b042f7180}\label{group___s_i_m___register___masks_gaa2a972171bb5a662e1b4993b042f7180}} 
\#define {\bfseries S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+O\+U\+T\+D\+I\+V4\+\_\+\+M\+A\+SK}~(0x70000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga053a7a1ffc9f3b6834679c63ca0ebe29}\label{group___s_i_m___register___masks_ga053a7a1ffc9f3b6834679c63ca0ebe29}} 
\#define {\bfseries S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+O\+U\+T\+D\+I\+V4\+\_\+\+S\+H\+I\+FT}~(16\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga4e380b274f15fdde19e4fbd5c341a728}{S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+O\+U\+T\+D\+I\+V4}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+O\+U\+T\+D\+I\+V4\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+O\+U\+T\+D\+I\+V4\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga1bd42e75000e91999a7d8c2f94a9b606}\label{group___s_i_m___register___masks_ga1bd42e75000e91999a7d8c2f94a9b606}} 
\#define {\bfseries S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+O\+U\+T\+D\+I\+V1\+\_\+\+M\+A\+SK}~(0x\+F0000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga2d45b701595bf4f2bc6a451508f94c25}\label{group___s_i_m___register___masks_ga2d45b701595bf4f2bc6a451508f94c25}} 
\#define {\bfseries S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+O\+U\+T\+D\+I\+V1\+\_\+\+S\+H\+I\+FT}~(28\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga288f4756a2240c6242f28335cc21a0a8}{S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+O\+U\+T\+D\+I\+V1}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+O\+U\+T\+D\+I\+V1\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+O\+U\+T\+D\+I\+V1\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{F\+C\+F\+G1 -\/ Flash Configuration Register 1}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gad2bcfe2db5329ab186bb8393228f24cc}\label{group___s_i_m___register___masks_gad2bcfe2db5329ab186bb8393228f24cc}} 
\#define {\bfseries S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+F\+L\+A\+S\+H\+D\+I\+S\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga1a8408a876a3a68b16780a1d45d539df}\label{group___s_i_m___register___masks_ga1a8408a876a3a68b16780a1d45d539df}} 
\#define {\bfseries S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+F\+L\+A\+S\+H\+D\+I\+S\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gaa783d3af583f1bcf4cd7805d8fcdf6e5}{S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+F\+L\+A\+S\+H\+D\+IS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+F\+L\+A\+S\+H\+D\+I\+S\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+F\+L\+A\+S\+H\+D\+I\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga5922dc31ee4c05aba3cfeaa4474fddb8}\label{group___s_i_m___register___masks_ga5922dc31ee4c05aba3cfeaa4474fddb8}} 
\#define {\bfseries S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+F\+L\+A\+S\+H\+D\+O\+Z\+E\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga3f6c60d4baf2c592dbd5c43974bd19f3}\label{group___s_i_m___register___masks_ga3f6c60d4baf2c592dbd5c43974bd19f3}} 
\#define {\bfseries S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+F\+L\+A\+S\+H\+D\+O\+Z\+E\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gaa8869a17756fb7c7746ce191f97073ec}{S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+F\+L\+A\+S\+H\+D\+O\+ZE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+F\+L\+A\+S\+H\+D\+O\+Z\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+F\+L\+A\+S\+H\+D\+O\+Z\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga5adf627ba4cd9516ebf3e0a6d33aa7c5}\label{group___s_i_m___register___masks_ga5adf627ba4cd9516ebf3e0a6d33aa7c5}} 
\#define {\bfseries S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+P\+F\+S\+I\+Z\+E\+\_\+\+M\+A\+SK}~(0x\+F000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaec8960bc114f5539e22701491dcf58f7}\label{group___s_i_m___register___masks_gaec8960bc114f5539e22701491dcf58f7}} 
\#define {\bfseries S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+P\+F\+S\+I\+Z\+E\+\_\+\+S\+H\+I\+FT}~(24\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga7527f7f4bdcd4c0b2baf6c99a5b6735a}{S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+P\+F\+S\+I\+ZE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+P\+F\+S\+I\+Z\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+P\+F\+S\+I\+Z\+E\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{F\+C\+F\+G2 -\/ Flash Configuration Register 2}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga4a9efde69ef5ab882d94b4ff6f659493}\label{group___s_i_m___register___masks_ga4a9efde69ef5ab882d94b4ff6f659493}} 
\#define {\bfseries S\+I\+M\+\_\+\+F\+C\+F\+G2\+\_\+\+M\+A\+X\+A\+D\+D\+R1\+\_\+\+M\+A\+SK}~(0x7\+F0000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga4efd23d8fd9d589919b9b211ab523e09}\label{group___s_i_m___register___masks_ga4efd23d8fd9d589919b9b211ab523e09}} 
\#define {\bfseries S\+I\+M\+\_\+\+F\+C\+F\+G2\+\_\+\+M\+A\+X\+A\+D\+D\+R1\+\_\+\+S\+H\+I\+FT}~(16\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaadeff570babcc1f87581f48ca4d2951f}\label{group___s_i_m___register___masks_gaadeff570babcc1f87581f48ca4d2951f}} 
\#define {\bfseries S\+I\+M\+\_\+\+F\+C\+F\+G2\+\_\+\+M\+A\+X\+A\+D\+D\+R1}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+F\+C\+F\+G2\+\_\+\+M\+A\+X\+A\+D\+D\+R1\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+F\+C\+F\+G2\+\_\+\+M\+A\+X\+A\+D\+D\+R1\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gad1096c0a75d0bf4dfc93f4b1957fe493}\label{group___s_i_m___register___masks_gad1096c0a75d0bf4dfc93f4b1957fe493}} 
\#define {\bfseries S\+I\+M\+\_\+\+F\+C\+F\+G2\+\_\+\+M\+A\+X\+A\+D\+D\+R0\+\_\+\+M\+A\+SK}~(0x7\+F000000\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga3ccb8fde0ef2e170d0c84cdfa3651d34}\label{group___s_i_m___register___masks_ga3ccb8fde0ef2e170d0c84cdfa3651d34}} 
\#define {\bfseries S\+I\+M\+\_\+\+F\+C\+F\+G2\+\_\+\+M\+A\+X\+A\+D\+D\+R0\+\_\+\+S\+H\+I\+FT}~(24\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gae7829e3338a5d460d360b8ed9e06e1e1}{S\+I\+M\+\_\+\+F\+C\+F\+G2\+\_\+\+M\+A\+X\+A\+D\+D\+R0}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+F\+C\+F\+G2\+\_\+\+M\+A\+X\+A\+D\+D\+R0\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+F\+C\+F\+G2\+\_\+\+M\+A\+X\+A\+D\+D\+R0\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{U\+I\+D\+MH -\/ Unique Identification Register Mid-\/\+High}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga38dffcb27b09a015e2f2e7812d42477c}\label{group___s_i_m___register___masks_ga38dffcb27b09a015e2f2e7812d42477c}} 
\#define {\bfseries S\+I\+M\+\_\+\+U\+I\+D\+M\+H\+\_\+\+U\+I\+D\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga56b83da182908eb5c406181b72870e54}\label{group___s_i_m___register___masks_ga56b83da182908eb5c406181b72870e54}} 
\#define {\bfseries S\+I\+M\+\_\+\+U\+I\+D\+M\+H\+\_\+\+U\+I\+D\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga62269c010d4ee5e3036fea63bbe21702}{S\+I\+M\+\_\+\+U\+I\+D\+M\+H\+\_\+\+U\+ID}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+U\+I\+D\+M\+H\+\_\+\+U\+I\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+U\+I\+D\+M\+H\+\_\+\+U\+I\+D\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{U\+I\+D\+ML -\/ Unique Identification Register Mid Low}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga87fba538d2482490ddfdb1ef8a44ec66}\label{group___s_i_m___register___masks_ga87fba538d2482490ddfdb1ef8a44ec66}} 
\#define {\bfseries S\+I\+M\+\_\+\+U\+I\+D\+M\+L\+\_\+\+U\+I\+D\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gacedaca5a049852ee395767e70f806c14}\label{group___s_i_m___register___masks_gacedaca5a049852ee395767e70f806c14}} 
\#define {\bfseries S\+I\+M\+\_\+\+U\+I\+D\+M\+L\+\_\+\+U\+I\+D\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga0eb63e00b9ee42283435043b437b8d29}{S\+I\+M\+\_\+\+U\+I\+D\+M\+L\+\_\+\+U\+ID}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+U\+I\+D\+M\+L\+\_\+\+U\+I\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+U\+I\+D\+M\+L\+\_\+\+U\+I\+D\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{U\+I\+DL -\/ Unique Identification Register Low}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga412340eabbcd0f0d48ce4886e9beb071}\label{group___s_i_m___register___masks_ga412340eabbcd0f0d48ce4886e9beb071}} 
\#define {\bfseries S\+I\+M\+\_\+\+U\+I\+D\+L\+\_\+\+U\+I\+D\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga6fb1383717ebfa6f47b5a5952fd21d63}\label{group___s_i_m___register___masks_ga6fb1383717ebfa6f47b5a5952fd21d63}} 
\#define {\bfseries S\+I\+M\+\_\+\+U\+I\+D\+L\+\_\+\+U\+I\+D\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga636c37811a4a8c9a57df79fd1790b800}{S\+I\+M\+\_\+\+U\+I\+D\+L\+\_\+\+U\+ID}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+U\+I\+D\+L\+\_\+\+U\+I\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+U\+I\+D\+L\+\_\+\+U\+I\+D\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+O\+PC -\/ C\+OP Control Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gabea5c1af6c493fe6e417dd6c3eba4ad6}\label{group___s_i_m___register___masks_gabea5c1af6c493fe6e417dd6c3eba4ad6}} 
\#define {\bfseries S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+W\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga219c76cc0f76e8ba2cbe438cb80cb6cc}\label{group___s_i_m___register___masks_ga219c76cc0f76e8ba2cbe438cb80cb6cc}} 
\#define {\bfseries S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+W\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga7c73ff69bdcf80d5b351e696f0352e91}{S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+PW}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+W\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+W\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga05e787905b2cb2c97a688a31c461235f}\label{group___s_i_m___register___masks_ga05e787905b2cb2c97a688a31c461235f}} 
\#define {\bfseries S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+C\+L\+K\+S\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga61c1964987078934db4ab11e5358b51a}\label{group___s_i_m___register___masks_ga61c1964987078934db4ab11e5358b51a}} 
\#define {\bfseries S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+C\+L\+K\+S\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga506deb0bdab5ae7db9285fa7feee762a}{S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+C\+L\+KS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+C\+L\+K\+S\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+C\+L\+K\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gaf9109bf584bb00c7c6bcf002582b2905}\label{group___s_i_m___register___masks_gaf9109bf584bb00c7c6bcf002582b2905}} 
\#define {\bfseries S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+T\+\_\+\+M\+A\+SK}~(0x\+C\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gafc24142fbaab3d1f12a325df24e7887f}\label{group___s_i_m___register___masks_gafc24142fbaab3d1f12a325df24e7887f}} 
\#define {\bfseries S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+T\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga79aa2a249c90720120834eae00f8bd27}{S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+PT}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+T\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga4391ab84767cd1b75e18fecac03eb43e}\label{group___s_i_m___register___masks_ga4391ab84767cd1b75e18fecac03eb43e}} 
\#define {\bfseries S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+S\+T\+P\+E\+N\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gab1e73e314cf6c3b208b9394dda5c4484}\label{group___s_i_m___register___masks_gab1e73e314cf6c3b208b9394dda5c4484}} 
\#define {\bfseries S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+S\+T\+P\+E\+N\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gade681bda3a2b1ad66d752b04f66f8192}{S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+S\+T\+P\+EN}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+S\+T\+P\+E\+N\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+S\+T\+P\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga05a25ca10cd9ea7e14e71500aa9e2400}\label{group___s_i_m___register___masks_ga05a25ca10cd9ea7e14e71500aa9e2400}} 
\#define {\bfseries S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+D\+B\+G\+E\+N\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gabdb55843930e88cf0819ec86d511ecee}\label{group___s_i_m___register___masks_gabdb55843930e88cf0819ec86d511ecee}} 
\#define {\bfseries S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+D\+B\+G\+E\+N\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga304f13cb0a7ea7666e2e1d713cc30482}{S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+D\+B\+G\+EN}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+D\+B\+G\+E\+N\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+D\+B\+G\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga2016ba82584b35aee1435030e9fc8738}\label{group___s_i_m___register___masks_ga2016ba82584b35aee1435030e9fc8738}} 
\#define {\bfseries S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+C\+L\+K\+S\+E\+L\+\_\+\+M\+A\+SK}~(0x\+C0\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gad8d6328324a3fda2db976f10849bc0e8}\label{group___s_i_m___register___masks_gad8d6328324a3fda2db976f10849bc0e8}} 
\#define {\bfseries S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_ga655862aa1cad5be40023ae4cefc798fe}{S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+C\+L\+K\+S\+EL}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+C\+L\+K\+S\+E\+L\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+R\+V\+C\+OP -\/ Service C\+OP}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_gab4c335374c03a075c320d522e7df0198}\label{group___s_i_m___register___masks_gab4c335374c03a075c320d522e7df0198}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+R\+V\+C\+O\+P\+\_\+\+S\+R\+V\+C\+O\+P\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___s_i_m___register___masks_ga66e056e11b3573007a32850a12dae975}\label{group___s_i_m___register___masks_ga66e056e11b3573007a32850a12dae975}} 
\#define {\bfseries S\+I\+M\+\_\+\+S\+R\+V\+C\+O\+P\+\_\+\+S\+R\+V\+C\+O\+P\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___s_i_m___register___masks_gac9faea7e0638433b640106274cf7a9d4}{S\+I\+M\+\_\+\+S\+R\+V\+C\+O\+P\+\_\+\+S\+R\+V\+C\+OP}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+R\+V\+C\+O\+P\+\_\+\+S\+R\+V\+C\+O\+P\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+R\+V\+C\+O\+P\+\_\+\+S\+R\+V\+C\+O\+P\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_i_m___register___masks_ga288f4756a2240c6242f28335cc21a0a8}\label{group___s_i_m___register___masks_ga288f4756a2240c6242f28335cc21a0a8}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_CLKDIV1\_OUTDIV1@{SIM\_CLKDIV1\_OUTDIV1}}
\index{SIM\_CLKDIV1\_OUTDIV1@{SIM\_CLKDIV1\_OUTDIV1}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_CLKDIV1\_OUTDIV1}{SIM\_CLKDIV1\_OUTDIV1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+O\+U\+T\+D\+I\+V1(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+O\+U\+T\+D\+I\+V1\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+O\+U\+T\+D\+I\+V1\+\_\+\+M\+A\+SK)}

O\+U\+T\+D\+I\+V1 -\/ Clock 1 Output Divider value 0b0000..Divide-\/by-\/1. 0b0001..Divide-\/by-\/2. 0b0010..Divide-\/by-\/3. 0b0011..Divide-\/by-\/4. 0b0100..Divide-\/by-\/5. 0b0101..Divide-\/by-\/6. 0b0110..Divide-\/by-\/7. 0b0111..Divide-\/by-\/8. 0b1000..Divide-\/by-\/9. 0b1001..Divide-\/by-\/10. 0b1010..Divide-\/by-\/11. 0b1011..Divide-\/by-\/12. 0b1100..Divide-\/by-\/13. 0b1101..Divide-\/by-\/14. 0b1110..Divide-\/by-\/15. 0b1111..Divide-\/by-\/16. \mbox{\Hypertarget{group___s_i_m___register___masks_ga4e380b274f15fdde19e4fbd5c341a728}\label{group___s_i_m___register___masks_ga4e380b274f15fdde19e4fbd5c341a728}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_CLKDIV1\_OUTDIV4@{SIM\_CLKDIV1\_OUTDIV4}}
\index{SIM\_CLKDIV1\_OUTDIV4@{SIM\_CLKDIV1\_OUTDIV4}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_CLKDIV1\_OUTDIV4}{SIM\_CLKDIV1\_OUTDIV4}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+O\+U\+T\+D\+I\+V4(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+O\+U\+T\+D\+I\+V4\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+C\+L\+K\+D\+I\+V1\+\_\+\+O\+U\+T\+D\+I\+V4\+\_\+\+M\+A\+SK)}

O\+U\+T\+D\+I\+V4 -\/ Clock 4 Output Divider value 0b000..Divide-\/by-\/1. 0b001..Divide-\/by-\/2. 0b010..Divide-\/by-\/3. 0b011..Divide-\/by-\/4. 0b100..Divide-\/by-\/5. 0b101..Divide-\/by-\/6. 0b110..Divide-\/by-\/7. 0b111..Divide-\/by-\/8. \mbox{\Hypertarget{group___s_i_m___register___masks_ga506deb0bdab5ae7db9285fa7feee762a}\label{group___s_i_m___register___masks_ga506deb0bdab5ae7db9285fa7feee762a}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_COPC\_COPCLKS@{SIM\_COPC\_COPCLKS}}
\index{SIM\_COPC\_COPCLKS@{SIM\_COPC\_COPCLKS}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_COPC\_COPCLKS}{SIM\_COPC\_COPCLKS}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+C\+L\+KS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+C\+L\+K\+S\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+C\+L\+K\+S\+\_\+\+M\+A\+SK)}

C\+O\+P\+C\+L\+KS -\/ C\+OP Clock Select 0b0..C\+OP configured for short timeout 0b1..C\+OP configured for long timeout \mbox{\Hypertarget{group___s_i_m___register___masks_ga655862aa1cad5be40023ae4cefc798fe}\label{group___s_i_m___register___masks_ga655862aa1cad5be40023ae4cefc798fe}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_COPC\_COPCLKSEL@{SIM\_COPC\_COPCLKSEL}}
\index{SIM\_COPC\_COPCLKSEL@{SIM\_COPC\_COPCLKSEL}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_COPC\_COPCLKSEL}{SIM\_COPC\_COPCLKSEL}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+C\+L\+K\+S\+EL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+C\+L\+K\+S\+E\+L\+\_\+\+M\+A\+SK)}

C\+O\+P\+C\+L\+K\+S\+EL -\/ C\+OP Clock Select 0b00..L\+PO clock (1 k\+Hz) 0b01..M\+C\+G\+I\+R\+C\+LK 0b10..O\+S\+C\+E\+R\+C\+LK 0b11..Bus clock \mbox{\Hypertarget{group___s_i_m___register___masks_ga304f13cb0a7ea7666e2e1d713cc30482}\label{group___s_i_m___register___masks_ga304f13cb0a7ea7666e2e1d713cc30482}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_COPC\_COPDBGEN@{SIM\_COPC\_COPDBGEN}}
\index{SIM\_COPC\_COPDBGEN@{SIM\_COPC\_COPDBGEN}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_COPC\_COPDBGEN}{SIM\_COPC\_COPDBGEN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+D\+B\+G\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+D\+B\+G\+E\+N\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+D\+B\+G\+E\+N\+\_\+\+M\+A\+SK)}

C\+O\+P\+D\+B\+G\+EN -\/ C\+OP Debug Enable 0b0..C\+OP is disabled and the counter is reset in Debug mode 0b1..C\+OP is enabled in Debug mode \mbox{\Hypertarget{group___s_i_m___register___masks_gade681bda3a2b1ad66d752b04f66f8192}\label{group___s_i_m___register___masks_gade681bda3a2b1ad66d752b04f66f8192}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_COPC\_COPSTPEN@{SIM\_COPC\_COPSTPEN}}
\index{SIM\_COPC\_COPSTPEN@{SIM\_COPC\_COPSTPEN}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_COPC\_COPSTPEN}{SIM\_COPC\_COPSTPEN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+S\+T\+P\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+S\+T\+P\+E\+N\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+S\+T\+P\+E\+N\+\_\+\+M\+A\+SK)}

C\+O\+P\+S\+T\+P\+EN -\/ C\+OP Stop Enable 0b0..C\+OP is disabled and the counter is reset in Stop modes 0b1..C\+OP is enabled in Stop modes \mbox{\Hypertarget{group___s_i_m___register___masks_ga79aa2a249c90720120834eae00f8bd27}\label{group___s_i_m___register___masks_ga79aa2a249c90720120834eae00f8bd27}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_COPC\_COPT@{SIM\_COPC\_COPT}}
\index{SIM\_COPC\_COPT@{SIM\_COPC\_COPT}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_COPC\_COPT}{SIM\_COPC\_COPT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+PT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+T\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+T\+\_\+\+M\+A\+SK)}

C\+O\+PT -\/ C\+OP Watchdog Timeout 0b00..C\+OP disabled 0b01..C\+OP timeout after 25 cycles for short timeout or 213 cycles for long timeout 0b10..C\+OP timeout after 28 cycles for short timeout or 216 cycles for long timeout 0b11..C\+OP timeout after 210 cycles for short timeout or 218 cycles for long timeout \mbox{\Hypertarget{group___s_i_m___register___masks_ga7c73ff69bdcf80d5b351e696f0352e91}\label{group___s_i_m___register___masks_ga7c73ff69bdcf80d5b351e696f0352e91}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_COPC\_COPW@{SIM\_COPC\_COPW}}
\index{SIM\_COPC\_COPW@{SIM\_COPC\_COPW}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_COPC\_COPW}{SIM\_COPC\_COPW}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+PW(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+W\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+C\+O\+P\+C\+\_\+\+C\+O\+P\+W\+\_\+\+M\+A\+SK)}

C\+O\+PW -\/ C\+OP Windowed Mode 0b0..Normal mode 0b1..Windowed mode \mbox{\Hypertarget{group___s_i_m___register___masks_gaa783d3af583f1bcf4cd7805d8fcdf6e5}\label{group___s_i_m___register___masks_gaa783d3af583f1bcf4cd7805d8fcdf6e5}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_FCFG1\_FLASHDIS@{SIM\_FCFG1\_FLASHDIS}}
\index{SIM\_FCFG1\_FLASHDIS@{SIM\_FCFG1\_FLASHDIS}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_FCFG1\_FLASHDIS}{SIM\_FCFG1\_FLASHDIS}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+F\+L\+A\+S\+H\+D\+IS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+F\+L\+A\+S\+H\+D\+I\+S\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+F\+L\+A\+S\+H\+D\+I\+S\+\_\+\+M\+A\+SK)}

F\+L\+A\+S\+H\+D\+IS -\/ Flash Disable 0b0..Flash is enabled. 0b1..Flash is disabled. \mbox{\Hypertarget{group___s_i_m___register___masks_gaa8869a17756fb7c7746ce191f97073ec}\label{group___s_i_m___register___masks_gaa8869a17756fb7c7746ce191f97073ec}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_FCFG1\_FLASHDOZE@{SIM\_FCFG1\_FLASHDOZE}}
\index{SIM\_FCFG1\_FLASHDOZE@{SIM\_FCFG1\_FLASHDOZE}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_FCFG1\_FLASHDOZE}{SIM\_FCFG1\_FLASHDOZE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+F\+L\+A\+S\+H\+D\+O\+ZE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+F\+L\+A\+S\+H\+D\+O\+Z\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+F\+L\+A\+S\+H\+D\+O\+Z\+E\+\_\+\+M\+A\+SK)}

F\+L\+A\+S\+H\+D\+O\+ZE -\/ Flash Doze 0b0..Flash remains enabled during Doze mode. 0b1..Flash is disabled for the duration of Doze mode. \mbox{\Hypertarget{group___s_i_m___register___masks_ga7527f7f4bdcd4c0b2baf6c99a5b6735a}\label{group___s_i_m___register___masks_ga7527f7f4bdcd4c0b2baf6c99a5b6735a}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_FCFG1\_PFSIZE@{SIM\_FCFG1\_PFSIZE}}
\index{SIM\_FCFG1\_PFSIZE@{SIM\_FCFG1\_PFSIZE}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_FCFG1\_PFSIZE}{SIM\_FCFG1\_PFSIZE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+P\+F\+S\+I\+ZE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+P\+F\+S\+I\+Z\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+F\+C\+F\+G1\+\_\+\+P\+F\+S\+I\+Z\+E\+\_\+\+M\+A\+SK)}

P\+F\+S\+I\+ZE -\/ Program Flash Size 0b0000..8 KB of program flash memory, 1 KB protection region 0b0001..16 KB of program flash memory, 1 KB protection region 0b0011..32 KB of program flash memory, 1 KB protection region 0b0101..64 KB of program flash memory, 2 KB protection region 0b0111..128 KB of program flash memory, 4 KB protection region 0b1001..256 KB of program flash memory, 8 KB protection region 0b1111..256 KB of program flash memory, 8 KB protection region \mbox{\Hypertarget{group___s_i_m___register___masks_gae7829e3338a5d460d360b8ed9e06e1e1}\label{group___s_i_m___register___masks_gae7829e3338a5d460d360b8ed9e06e1e1}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_FCFG2\_MAXADDR0@{SIM\_FCFG2\_MAXADDR0}}
\index{SIM\_FCFG2\_MAXADDR0@{SIM\_FCFG2\_MAXADDR0}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_FCFG2\_MAXADDR0}{SIM\_FCFG2\_MAXADDR0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+F\+C\+F\+G2\+\_\+\+M\+A\+X\+A\+D\+D\+R0(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+F\+C\+F\+G2\+\_\+\+M\+A\+X\+A\+D\+D\+R0\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+F\+C\+F\+G2\+\_\+\+M\+A\+X\+A\+D\+D\+R0\+\_\+\+M\+A\+SK)}

M\+A\+X\+A\+D\+D\+R0 -\/ Max Address lock \mbox{\Hypertarget{group___s_i_m___register___masks_ga5d876e375dcbb96df74e59628815bb76}\label{group___s_i_m___register___masks_ga5d876e375dcbb96df74e59628815bb76}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC4\_CMP0@{SIM\_SCGC4\_CMP0}}
\index{SIM\_SCGC4\_CMP0@{SIM\_SCGC4\_CMP0}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC4\_CMP0}{SIM\_SCGC4\_CMP0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+C\+M\+P0(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+C\+M\+P0\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+C\+M\+P0\+\_\+\+M\+A\+SK)}

C\+M\+P0 -\/ Comparator Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga4922352ee7ec444127df95440453118e}\label{group___s_i_m___register___masks_ga4922352ee7ec444127df95440453118e}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC4\_I2C0@{SIM\_SCGC4\_I2C0}}
\index{SIM\_SCGC4\_I2C0@{SIM\_SCGC4\_I2C0}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC4\_I2C0}{SIM\_SCGC4\_I2C0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+I2\+C0(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+I2\+C0\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+I2\+C0\+\_\+\+M\+A\+SK)}

I2\+C0 -\/ I2\+C0 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga8382653e8bd89819cf6b34ead07fff6c}\label{group___s_i_m___register___masks_ga8382653e8bd89819cf6b34ead07fff6c}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC4\_I2C1@{SIM\_SCGC4\_I2C1}}
\index{SIM\_SCGC4\_I2C1@{SIM\_SCGC4\_I2C1}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC4\_I2C1}{SIM\_SCGC4\_I2C1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+I2\+C1(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+I2\+C1\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+I2\+C1\+\_\+\+M\+A\+SK)}

I2\+C1 -\/ I2\+C1 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga1e81c3537d9be82690ed90bdaf511e3d}\label{group___s_i_m___register___masks_ga1e81c3537d9be82690ed90bdaf511e3d}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC4\_SPI0@{SIM\_SCGC4\_SPI0}}
\index{SIM\_SCGC4\_SPI0@{SIM\_SCGC4\_SPI0}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC4\_SPI0}{SIM\_SCGC4\_SPI0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+S\+P\+I0(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+S\+P\+I0\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+S\+P\+I0\+\_\+\+M\+A\+SK)}

S\+P\+I0 -\/ S\+P\+I0 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga8257ee258621155ff2c74323a23bdd70}\label{group___s_i_m___register___masks_ga8257ee258621155ff2c74323a23bdd70}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC4\_SPI1@{SIM\_SCGC4\_SPI1}}
\index{SIM\_SCGC4\_SPI1@{SIM\_SCGC4\_SPI1}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC4\_SPI1}{SIM\_SCGC4\_SPI1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+S\+P\+I1(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+S\+P\+I1\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+S\+P\+I1\+\_\+\+M\+A\+SK)}

S\+P\+I1 -\/ S\+P\+I1 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga86824f3937c50886253e76d3983a6799}\label{group___s_i_m___register___masks_ga86824f3937c50886253e76d3983a6799}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC4\_UART2@{SIM\_SCGC4\_UART2}}
\index{SIM\_SCGC4\_UART2@{SIM\_SCGC4\_UART2}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC4\_UART2}{SIM\_SCGC4\_UART2}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+U\+A\+R\+T2(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+U\+A\+R\+T2\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+U\+A\+R\+T2\+\_\+\+M\+A\+SK)}

U\+A\+R\+T2 -\/ U\+A\+R\+T2 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_gab81767f7e2f7c78fceef6166c349c141}\label{group___s_i_m___register___masks_gab81767f7e2f7c78fceef6166c349c141}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC4\_USBFS@{SIM\_SCGC4\_USBFS}}
\index{SIM\_SCGC4\_USBFS@{SIM\_SCGC4\_USBFS}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC4\_USBFS}{SIM\_SCGC4\_USBFS}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+U\+S\+B\+FS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+U\+S\+B\+F\+S\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+U\+S\+B\+F\+S\+\_\+\+M\+A\+SK)}

U\+S\+B\+FS -\/ U\+SB Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga3cd47b9a7ec5fab5709df8e8d5929d1f}\label{group___s_i_m___register___masks_ga3cd47b9a7ec5fab5709df8e8d5929d1f}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC4\_VREF@{SIM\_SCGC4\_VREF}}
\index{SIM\_SCGC4\_VREF@{SIM\_SCGC4\_VREF}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC4\_VREF}{SIM\_SCGC4\_VREF}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+V\+R\+EF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+V\+R\+E\+F\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C4\+\_\+\+V\+R\+E\+F\+\_\+\+M\+A\+SK)}

V\+R\+EF -\/ V\+R\+EF Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_gac24e790c4b547a00c3706977462d0de9}\label{group___s_i_m___register___masks_gac24e790c4b547a00c3706977462d0de9}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC5\_FLEXIO@{SIM\_SCGC5\_FLEXIO}}
\index{SIM\_SCGC5\_FLEXIO@{SIM\_SCGC5\_FLEXIO}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC5\_FLEXIO}{SIM\_SCGC5\_FLEXIO}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+F\+L\+E\+X\+IO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+F\+L\+E\+X\+I\+O\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+F\+L\+E\+X\+I\+O\+\_\+\+M\+A\+SK)}

F\+L\+E\+X\+IO -\/ Flex\+IO Module 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_gab1ead6f54c5176113ceb9b609d7287b7}\label{group___s_i_m___register___masks_gab1ead6f54c5176113ceb9b609d7287b7}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC5\_LPTMR@{SIM\_SCGC5\_LPTMR}}
\index{SIM\_SCGC5\_LPTMR@{SIM\_SCGC5\_LPTMR}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC5\_LPTMR}{SIM\_SCGC5\_LPTMR}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+T\+MR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+T\+M\+R\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+T\+M\+R\+\_\+\+M\+A\+SK)}

L\+P\+T\+MR -\/ Low Power Timer Access Control 0b0..Access disabled 0b1..Access enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga8c7d8011e82538c4e005248fe5de70c9}\label{group___s_i_m___register___masks_ga8c7d8011e82538c4e005248fe5de70c9}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC5\_LPUART0@{SIM\_SCGC5\_LPUART0}}
\index{SIM\_SCGC5\_LPUART0@{SIM\_SCGC5\_LPUART0}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC5\_LPUART0}{SIM\_SCGC5\_LPUART0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+U\+A\+R\+T0(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+U\+A\+R\+T0\+\_\+\+M\+A\+SK)}

L\+P\+U\+A\+R\+T0 -\/ L\+P\+U\+A\+R\+T0 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_gaac64661dc83bf99767e70fa3ee42f21c}\label{group___s_i_m___register___masks_gaac64661dc83bf99767e70fa3ee42f21c}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC5\_LPUART1@{SIM\_SCGC5\_LPUART1}}
\index{SIM\_SCGC5\_LPUART1@{SIM\_SCGC5\_LPUART1}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC5\_LPUART1}{SIM\_SCGC5\_LPUART1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+U\+A\+R\+T1(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+U\+A\+R\+T1\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+L\+P\+U\+A\+R\+T1\+\_\+\+M\+A\+SK)}

L\+P\+U\+A\+R\+T1 -\/ L\+P\+U\+A\+R\+T1 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga4f6394bfabad2f1c8669037fd0ea30e7}\label{group___s_i_m___register___masks_ga4f6394bfabad2f1c8669037fd0ea30e7}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC5\_PORTA@{SIM\_SCGC5\_PORTA}}
\index{SIM\_SCGC5\_PORTA@{SIM\_SCGC5\_PORTA}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC5\_PORTA}{SIM\_SCGC5\_PORTA}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+TA(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+A\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+A\+\_\+\+M\+A\+SK)}

P\+O\+R\+TA -\/ Port A Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_gaf3bc60a4a7ab6d478a550ccee752f98d}\label{group___s_i_m___register___masks_gaf3bc60a4a7ab6d478a550ccee752f98d}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC5\_PORTB@{SIM\_SCGC5\_PORTB}}
\index{SIM\_SCGC5\_PORTB@{SIM\_SCGC5\_PORTB}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC5\_PORTB}{SIM\_SCGC5\_PORTB}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+TB(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+B\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+B\+\_\+\+M\+A\+SK)}

P\+O\+R\+TB -\/ Port B Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_gac46313896b39db20c797f777ecb4efa6}\label{group___s_i_m___register___masks_gac46313896b39db20c797f777ecb4efa6}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC5\_PORTC@{SIM\_SCGC5\_PORTC}}
\index{SIM\_SCGC5\_PORTC@{SIM\_SCGC5\_PORTC}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC5\_PORTC}{SIM\_SCGC5\_PORTC}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+TC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+C\+\_\+\+M\+A\+SK)}

P\+O\+R\+TC -\/ Port C Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga2dc18f9c3310f4bc0857d652fc5a0cfb}\label{group___s_i_m___register___masks_ga2dc18f9c3310f4bc0857d652fc5a0cfb}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC5\_PORTD@{SIM\_SCGC5\_PORTD}}
\index{SIM\_SCGC5\_PORTD@{SIM\_SCGC5\_PORTD}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC5\_PORTD}{SIM\_SCGC5\_PORTD}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+TD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+D\+\_\+\+M\+A\+SK)}

P\+O\+R\+TD -\/ Port D Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga5adc5b078baf095ee2f6427a58b05e4d}\label{group___s_i_m___register___masks_ga5adc5b078baf095ee2f6427a58b05e4d}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC5\_PORTE@{SIM\_SCGC5\_PORTE}}
\index{SIM\_SCGC5\_PORTE@{SIM\_SCGC5\_PORTE}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC5\_PORTE}{SIM\_SCGC5\_PORTE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+TE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+P\+O\+R\+T\+E\+\_\+\+M\+A\+SK)}

P\+O\+R\+TE -\/ Port E Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_gaff29240a2c0b88c0c5cf6e49fdfce43e}\label{group___s_i_m___register___masks_gaff29240a2c0b88c0c5cf6e49fdfce43e}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC5\_SLCD@{SIM\_SCGC5\_SLCD}}
\index{SIM\_SCGC5\_SLCD@{SIM\_SCGC5\_SLCD}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC5\_SLCD}{SIM\_SCGC5\_SLCD}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+S\+L\+CD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+S\+L\+C\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C5\+\_\+\+S\+L\+C\+D\+\_\+\+M\+A\+SK)}

S\+L\+CD -\/ Segment L\+CD Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga4a3fd4d8007ac2ce1bbb95fa569bcdb4}\label{group___s_i_m___register___masks_ga4a3fd4d8007ac2ce1bbb95fa569bcdb4}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC6\_ADC0@{SIM\_SCGC6\_ADC0}}
\index{SIM\_SCGC6\_ADC0@{SIM\_SCGC6\_ADC0}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC6\_ADC0}{SIM\_SCGC6\_ADC0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+A\+D\+C0(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+A\+D\+C0\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+A\+D\+C0\+\_\+\+M\+A\+SK)}

A\+D\+C0 -\/ A\+D\+C0 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga8fe68abfa8f4b9852083e040d38c30b0}\label{group___s_i_m___register___masks_ga8fe68abfa8f4b9852083e040d38c30b0}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC6\_DAC0@{SIM\_SCGC6\_DAC0}}
\index{SIM\_SCGC6\_DAC0@{SIM\_SCGC6\_DAC0}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC6\_DAC0}{SIM\_SCGC6\_DAC0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+D\+A\+C0(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+D\+A\+C0\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+D\+A\+C0\+\_\+\+M\+A\+SK)}

D\+A\+C0 -\/ D\+A\+C0 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga9c9ba170477dab6105665d342c48de2f}\label{group___s_i_m___register___masks_ga9c9ba170477dab6105665d342c48de2f}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC6\_DMAMUX@{SIM\_SCGC6\_DMAMUX}}
\index{SIM\_SCGC6\_DMAMUX@{SIM\_SCGC6\_DMAMUX}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC6\_DMAMUX}{SIM\_SCGC6\_DMAMUX}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+D\+M\+A\+M\+UX(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+D\+M\+A\+M\+U\+X\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+D\+M\+A\+M\+U\+X\+\_\+\+M\+A\+SK)}

D\+M\+A\+M\+UX -\/ D\+MA Mux Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga2c761f5f9e8cfb50bd7cb870945f4fd3}\label{group___s_i_m___register___masks_ga2c761f5f9e8cfb50bd7cb870945f4fd3}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC6\_FTF@{SIM\_SCGC6\_FTF}}
\index{SIM\_SCGC6\_FTF@{SIM\_SCGC6\_FTF}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC6\_FTF}{SIM\_SCGC6\_FTF}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+F\+TF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+F\+T\+F\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+F\+T\+F\+\_\+\+M\+A\+SK)}

F\+TF -\/ Flash Memory Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga16d21af29d691ae7d8b70b5e2d308da9}\label{group___s_i_m___register___masks_ga16d21af29d691ae7d8b70b5e2d308da9}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC6\_PIT@{SIM\_SCGC6\_PIT}}
\index{SIM\_SCGC6\_PIT@{SIM\_SCGC6\_PIT}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC6\_PIT}{SIM\_SCGC6\_PIT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+P\+IT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+P\+I\+T\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+P\+I\+T\+\_\+\+M\+A\+SK)}

P\+IT -\/ P\+IT Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga990c8f7df22a43224e3e2ca8964e30f5}\label{group___s_i_m___register___masks_ga990c8f7df22a43224e3e2ca8964e30f5}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC6\_RTC@{SIM\_SCGC6\_RTC}}
\index{SIM\_SCGC6\_RTC@{SIM\_SCGC6\_RTC}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC6\_RTC}{SIM\_SCGC6\_RTC}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+R\+TC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+R\+T\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+R\+T\+C\+\_\+\+M\+A\+SK)}

R\+TC -\/ R\+TC Access Control 0b0..Access and interrupts disabled 0b1..Access and interrupts enabled \mbox{\Hypertarget{group___s_i_m___register___masks_gab557b317ab5428206e831b7684c339d0}\label{group___s_i_m___register___masks_gab557b317ab5428206e831b7684c339d0}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC6\_TPM0@{SIM\_SCGC6\_TPM0}}
\index{SIM\_SCGC6\_TPM0@{SIM\_SCGC6\_TPM0}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC6\_TPM0}{SIM\_SCGC6\_TPM0}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M0(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M0\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M0\+\_\+\+M\+A\+SK)}

T\+P\+M0 -\/ T\+P\+M0 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga4b3e49db20b1e3335a180d8cf8886ced}\label{group___s_i_m___register___masks_ga4b3e49db20b1e3335a180d8cf8886ced}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC6\_TPM1@{SIM\_SCGC6\_TPM1}}
\index{SIM\_SCGC6\_TPM1@{SIM\_SCGC6\_TPM1}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC6\_TPM1}{SIM\_SCGC6\_TPM1}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M1(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M1\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M1\+\_\+\+M\+A\+SK)}

T\+P\+M1 -\/ T\+P\+M1 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_ga3b5f0e0ad9c768646b4dcbc22ceef83c}\label{group___s_i_m___register___masks_ga3b5f0e0ad9c768646b4dcbc22ceef83c}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC6\_TPM2@{SIM\_SCGC6\_TPM2}}
\index{SIM\_SCGC6\_TPM2@{SIM\_SCGC6\_TPM2}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC6\_TPM2}{SIM\_SCGC6\_TPM2}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M2(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M2\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C6\+\_\+\+T\+P\+M2\+\_\+\+M\+A\+SK)}

T\+P\+M2 -\/ T\+P\+M2 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_gab654fa6242c7052090ea5e5aae4e5b18}\label{group___s_i_m___register___masks_gab654fa6242c7052090ea5e5aae4e5b18}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SCGC7\_DMA@{SIM\_SCGC7\_DMA}}
\index{SIM\_SCGC7\_DMA@{SIM\_SCGC7\_DMA}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SCGC7\_DMA}{SIM\_SCGC7\_DMA}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+C\+G\+C7\+\_\+\+D\+MA(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+C\+G\+C7\+\_\+\+D\+M\+A\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+C\+G\+C7\+\_\+\+D\+M\+A\+\_\+\+M\+A\+SK)}

D\+MA -\/ D\+MA Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled \mbox{\Hypertarget{group___s_i_m___register___masks_gad745ac0cdf951b6e7a8fd2f3e133d961}\label{group___s_i_m___register___masks_gad745ac0cdf951b6e7a8fd2f3e133d961}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SDID\_FAMID@{SIM\_SDID\_FAMID}}
\index{SIM\_SDID\_FAMID@{SIM\_SDID\_FAMID}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SDID\_FAMID}{SIM\_SDID\_FAMID}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+F\+A\+M\+ID(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+F\+A\+M\+I\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+F\+A\+M\+I\+D\+\_\+\+M\+A\+SK)}

F\+A\+M\+ID 0b0000..K32\+L3A 0b0100..K32\+L2B 0b0010..K32\+L2A \mbox{\Hypertarget{group___s_i_m___register___masks_ga64447ab3209ba3103c4d452b56c405a1}\label{group___s_i_m___register___masks_ga64447ab3209ba3103c4d452b56c405a1}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SDID\_PINID@{SIM\_SDID\_PINID}}
\index{SIM\_SDID\_PINID@{SIM\_SDID\_PINID}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SDID\_PINID}{SIM\_SDID\_PINID}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+P\+I\+N\+ID(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+P\+I\+N\+I\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+P\+I\+N\+I\+D\+\_\+\+M\+A\+SK)}

P\+I\+N\+ID -\/ Pincount Identification 0b0010..32-\/pin 0b0100..48-\/pin 0b0101..64-\/pin 0b1011..Custom pinout (W\+L\+C\+SP) \mbox{\Hypertarget{group___s_i_m___register___masks_gac72e070db07acc8b7964eb21ab91272f}\label{group___s_i_m___register___masks_gac72e070db07acc8b7964eb21ab91272f}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SDID\_REVID@{SIM\_SDID\_REVID}}
\index{SIM\_SDID\_REVID@{SIM\_SDID\_REVID}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SDID\_REVID}{SIM\_SDID\_REVID}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+R\+E\+V\+ID(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+R\+E\+V\+I\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+R\+E\+V\+I\+D\+\_\+\+M\+A\+SK)}

R\+E\+V\+ID -\/ Device Revision Number \mbox{\Hypertarget{group___s_i_m___register___masks_gaef9ed54f0f9c0105ed9e07608e9a5f69}\label{group___s_i_m___register___masks_gaef9ed54f0f9c0105ed9e07608e9a5f69}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SDID\_SERIESID@{SIM\_SDID\_SERIESID}}
\index{SIM\_SDID\_SERIESID@{SIM\_SDID\_SERIESID}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SDID\_SERIESID}{SIM\_SDID\_SERIESID}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+E\+R\+I\+E\+S\+ID(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+E\+R\+I\+E\+S\+I\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+E\+R\+I\+E\+S\+I\+D\+\_\+\+M\+A\+SK)}

S\+E\+R\+I\+E\+S\+ID -\/ Series ID 0b0001..K32 L2 family \mbox{\Hypertarget{group___s_i_m___register___masks_ga35d378159b24a0e0cc4ac842e0510ee9}\label{group___s_i_m___register___masks_ga35d378159b24a0e0cc4ac842e0510ee9}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SDID\_SRAMSIZE@{SIM\_SDID\_SRAMSIZE}}
\index{SIM\_SDID\_SRAMSIZE@{SIM\_SDID\_SRAMSIZE}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SDID\_SRAMSIZE}{SIM\_SDID\_SRAMSIZE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+R\+A\+M\+S\+I\+ZE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+R\+A\+M\+S\+I\+Z\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+R\+A\+M\+S\+I\+Z\+E\+\_\+\+M\+A\+SK)}

S\+R\+A\+M\+S\+I\+ZE -\/ System S\+R\+AM Size 0b0101..16 KB 0b0110..32 KB \mbox{\Hypertarget{group___s_i_m___register___masks_gaba1b690ef87b8401c561fdb1ac2248f0}\label{group___s_i_m___register___masks_gaba1b690ef87b8401c561fdb1ac2248f0}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SDID\_SUBFAMID@{SIM\_SDID\_SUBFAMID}}
\index{SIM\_SDID\_SUBFAMID@{SIM\_SDID\_SUBFAMID}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SDID\_SUBFAMID}{SIM\_SDID\_SUBFAMID}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+U\+B\+F\+A\+M\+ID(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+U\+B\+F\+A\+M\+I\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+D\+I\+D\+\_\+\+S\+U\+B\+F\+A\+M\+I\+D\+\_\+\+M\+A\+SK)}

S\+U\+B\+F\+A\+M\+ID -\/ Sub-\/\+Family ID 0b0000..Dual core 0b0001..Single core \mbox{\Hypertarget{group___s_i_m___register___masks_ga6b22ff4edd2e91d195264946f8cc672b}\label{group___s_i_m___register___masks_ga6b22ff4edd2e91d195264946f8cc672b}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT1\_OSC32KOUT@{SIM\_SOPT1\_OSC32KOUT}}
\index{SIM\_SOPT1\_OSC32KOUT@{SIM\_SOPT1\_OSC32KOUT}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT1\_OSC32KOUT}{SIM\_SOPT1\_OSC32KOUT}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+O\+S\+C32\+K\+O\+UT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+O\+S\+C32\+K\+O\+U\+T\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+O\+S\+C32\+K\+O\+U\+T\+\_\+\+M\+A\+SK)}

O\+S\+C32\+K\+O\+UT -\/ 32K oscillator clock output 0b00..E\+R\+C\+L\+K32K is not output. 0b01..E\+R\+C\+L\+K32K is output on P\+T\+E0. 0b10..E\+R\+C\+L\+K32K is output on P\+T\+E26. 0b11..Reserved. \mbox{\Hypertarget{group___s_i_m___register___masks_gaf89520e7506a3dec707983ab729aef08}\label{group___s_i_m___register___masks_gaf89520e7506a3dec707983ab729aef08}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT1\_OSC32KSEL@{SIM\_SOPT1\_OSC32KSEL}}
\index{SIM\_SOPT1\_OSC32KSEL@{SIM\_SOPT1\_OSC32KSEL}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT1\_OSC32KSEL}{SIM\_SOPT1\_OSC32KSEL}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+O\+S\+C32\+K\+S\+EL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+O\+S\+C32\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+O\+S\+C32\+K\+S\+E\+L\+\_\+\+M\+A\+SK)}

O\+S\+C32\+K\+S\+EL -\/ 32K Oscillator Clock Select 0b00..System oscillator (O\+S\+C32\+K\+C\+LK) 0b01..Reserved 0b10..R\+T\+C\+\_\+\+C\+L\+K\+IN 0b11..L\+PO 1k\+Hz \mbox{\Hypertarget{group___s_i_m___register___masks_ga186d507e27612305db92407d2986a194}\label{group___s_i_m___register___masks_ga186d507e27612305db92407d2986a194}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT1\_USBREGEN@{SIM\_SOPT1\_USBREGEN}}
\index{SIM\_SOPT1\_USBREGEN@{SIM\_SOPT1\_USBREGEN}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT1\_USBREGEN}{SIM\_SOPT1\_USBREGEN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+R\+E\+G\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+R\+E\+G\+E\+N\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+R\+E\+G\+E\+N\+\_\+\+M\+A\+SK)}

U\+S\+B\+R\+E\+G\+EN -\/ U\+SB voltage regulator enable 0b0..U\+SB voltage regulator is disabled. 0b1..U\+SB voltage regulator is enabled. \mbox{\Hypertarget{group___s_i_m___register___masks_ga06d22c15bc1d9c7845af3457543f6607}\label{group___s_i_m___register___masks_ga06d22c15bc1d9c7845af3457543f6607}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT1\_USBSSTBY@{SIM\_SOPT1\_USBSSTBY}}
\index{SIM\_SOPT1\_USBSSTBY@{SIM\_SOPT1\_USBSSTBY}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT1\_USBSSTBY}{SIM\_SOPT1\_USBSSTBY}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+S\+S\+T\+BY(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+S\+S\+T\+B\+Y\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+S\+S\+T\+B\+Y\+\_\+\+M\+A\+SK)}

U\+S\+B\+S\+S\+T\+BY -\/ U\+SB voltage regulator in standby mode during Stop, V\+L\+PS, L\+LS and V\+L\+LS modes. 0b0..U\+SB voltage regulator not in standby during Stop, V\+L\+PS, L\+LS and V\+L\+LS modes. 0b1..U\+SB voltage regulator in standby during Stop, V\+L\+PS, L\+LS and V\+L\+LS modes. \mbox{\Hypertarget{group___s_i_m___register___masks_ga3e1f9ad0a4fe10e7c1ae074ca63a674e}\label{group___s_i_m___register___masks_ga3e1f9ad0a4fe10e7c1ae074ca63a674e}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT1\_USBVSTBY@{SIM\_SOPT1\_USBVSTBY}}
\index{SIM\_SOPT1\_USBVSTBY@{SIM\_SOPT1\_USBVSTBY}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT1\_USBVSTBY}{SIM\_SOPT1\_USBVSTBY}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+V\+S\+T\+BY(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+V\+S\+T\+B\+Y\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T1\+\_\+\+U\+S\+B\+V\+S\+T\+B\+Y\+\_\+\+M\+A\+SK)}

U\+S\+B\+V\+S\+T\+BY -\/ U\+SB voltage regulator in standby mode during V\+L\+PR and V\+L\+PW modes 0b0..U\+SB voltage regulator not in standby during V\+L\+PR and V\+L\+PW modes. 0b1..U\+SB voltage regulator in standby during V\+L\+PR and V\+L\+PW modes. \mbox{\Hypertarget{group___s_i_m___register___masks_gab35f1f0507a59aa7b67b63ab7550bbca}\label{group___s_i_m___register___masks_gab35f1f0507a59aa7b67b63ab7550bbca}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT1CFG\_URWE@{SIM\_SOPT1CFG\_URWE}}
\index{SIM\_SOPT1CFG\_URWE@{SIM\_SOPT1CFG\_URWE}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT1CFG\_URWE}{SIM\_SOPT1CFG\_URWE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+R\+WE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+R\+W\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+R\+W\+E\+\_\+\+M\+A\+SK)}

U\+R\+WE -\/ U\+SB voltage regulator enable write enable 0b0..S\+O\+P\+T1 U\+S\+B\+R\+E\+G\+EN cannot be written. 0b1..S\+O\+P\+T1 U\+S\+B\+R\+E\+G\+EN can be written. \mbox{\Hypertarget{group___s_i_m___register___masks_ga9df9793edc59c4dbb53f488b149982d5}\label{group___s_i_m___register___masks_ga9df9793edc59c4dbb53f488b149982d5}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT1CFG\_USSWE@{SIM\_SOPT1CFG\_USSWE}}
\index{SIM\_SOPT1CFG\_USSWE@{SIM\_SOPT1CFG\_USSWE}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT1CFG\_USSWE}{SIM\_SOPT1CFG\_USSWE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+S\+S\+WE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+S\+S\+W\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+S\+S\+W\+E\+\_\+\+M\+A\+SK)}

U\+S\+S\+WE -\/ U\+SB voltage regulator stop standby write enable 0b0..S\+O\+P\+T1 U\+S\+B\+S\+S\+TB cannot be written. 0b1..S\+O\+P\+T1 U\+S\+B\+S\+S\+TB can be written. \mbox{\Hypertarget{group___s_i_m___register___masks_ga0889129046535e3511d47d7a806b8644}\label{group___s_i_m___register___masks_ga0889129046535e3511d47d7a806b8644}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT1CFG\_UVSWE@{SIM\_SOPT1CFG\_UVSWE}}
\index{SIM\_SOPT1CFG\_UVSWE@{SIM\_SOPT1CFG\_UVSWE}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT1CFG\_UVSWE}{SIM\_SOPT1CFG\_UVSWE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+V\+S\+WE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+V\+S\+W\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T1\+C\+F\+G\+\_\+\+U\+V\+S\+W\+E\+\_\+\+M\+A\+SK)}

U\+V\+S\+WE -\/ U\+SB voltage regulator V\+LP standby write enable 0b0..S\+O\+P\+T1 U\+S\+B\+V\+S\+TB cannot be written. 0b1..S\+O\+P\+T1 U\+S\+B\+V\+S\+TB can be written. \mbox{\Hypertarget{group___s_i_m___register___masks_ga34712f0ffce6dca092bd902ef7eb783f}\label{group___s_i_m___register___masks_ga34712f0ffce6dca092bd902ef7eb783f}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT2\_CLKOUTSEL@{SIM\_SOPT2\_CLKOUTSEL}}
\index{SIM\_SOPT2\_CLKOUTSEL@{SIM\_SOPT2\_CLKOUTSEL}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT2\_CLKOUTSEL}{SIM\_SOPT2\_CLKOUTSEL}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+C\+L\+K\+O\+U\+T\+S\+EL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+C\+L\+K\+O\+U\+T\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+C\+L\+K\+O\+U\+T\+S\+E\+L\+\_\+\+M\+A\+SK)}

C\+L\+K\+O\+U\+T\+S\+EL -\/ C\+L\+K\+O\+UT select 0b000..Reserved 0b001..Reserved 0b010..Bus clock 0b011..L\+PO clock (1 k\+Hz) 0b100..L\+I\+R\+C\+\_\+\+C\+LK 0b101..Reserved 0b110..O\+S\+C\+E\+R\+C\+LK 0b111..I\+R\+C48M clock (I\+R\+C48M clock can be output to P\+AD only when chip V\+DD is 2.\+7-\/3.\+6 V) \mbox{\Hypertarget{group___s_i_m___register___masks_ga4ab3fc6ac8e503f72388a3044914e04e}\label{group___s_i_m___register___masks_ga4ab3fc6ac8e503f72388a3044914e04e}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT2\_FLEXIOSRC@{SIM\_SOPT2\_FLEXIOSRC}}
\index{SIM\_SOPT2\_FLEXIOSRC@{SIM\_SOPT2\_FLEXIOSRC}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT2\_FLEXIOSRC}{SIM\_SOPT2\_FLEXIOSRC}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+F\+L\+E\+X\+I\+O\+S\+RC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+F\+L\+E\+X\+I\+O\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+F\+L\+E\+X\+I\+O\+S\+R\+C\+\_\+\+M\+A\+SK)}

F\+L\+E\+X\+I\+O\+S\+RC -\/ Flex\+IO Module Clock Source Select 0b00..Clock disabled 0b01..I\+R\+C48M clock 0b10..O\+S\+C\+E\+R\+C\+LK clock 0b11..M\+C\+G\+I\+R\+C\+LK clock \mbox{\Hypertarget{group___s_i_m___register___masks_ga3b9c2c824ddbe18c89c4deb47ffb69eb}\label{group___s_i_m___register___masks_ga3b9c2c824ddbe18c89c4deb47ffb69eb}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT2\_LPUART0SRC@{SIM\_SOPT2\_LPUART0SRC}}
\index{SIM\_SOPT2\_LPUART0SRC@{SIM\_SOPT2\_LPUART0SRC}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT2\_LPUART0SRC}{SIM\_SOPT2\_LPUART0SRC}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+L\+P\+U\+A\+R\+T0\+S\+RC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+L\+P\+U\+A\+R\+T0\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+L\+P\+U\+A\+R\+T0\+S\+R\+C\+\_\+\+M\+A\+SK)}

L\+P\+U\+A\+R\+T0\+S\+RC -\/ L\+P\+U\+A\+R\+T0 Clock Source Select 0b00..Clock disabled 0b01..I\+R\+C48M clock 0b10..O\+S\+C\+E\+R\+C\+LK clock 0b11..M\+C\+G\+I\+R\+C\+LK clock \mbox{\Hypertarget{group___s_i_m___register___masks_ga136752f2fda27098d71211197b85cbda}\label{group___s_i_m___register___masks_ga136752f2fda27098d71211197b85cbda}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT2\_LPUART1SRC@{SIM\_SOPT2\_LPUART1SRC}}
\index{SIM\_SOPT2\_LPUART1SRC@{SIM\_SOPT2\_LPUART1SRC}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT2\_LPUART1SRC}{SIM\_SOPT2\_LPUART1SRC}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+L\+P\+U\+A\+R\+T1\+S\+RC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+L\+P\+U\+A\+R\+T1\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+L\+P\+U\+A\+R\+T1\+S\+R\+C\+\_\+\+M\+A\+SK)}

L\+P\+U\+A\+R\+T1\+S\+RC -\/ L\+P\+U\+A\+R\+T1 Clock Source Select 0b00..Clock disabled 0b01..I\+R\+C48M clock 0b10..O\+S\+C\+E\+R\+C\+LK clock 0b11..M\+C\+G\+I\+R\+C\+LK clock \mbox{\Hypertarget{group___s_i_m___register___masks_gad826a2d088a5cae1628582c992b0349e}\label{group___s_i_m___register___masks_gad826a2d088a5cae1628582c992b0349e}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT2\_RTCCLKOUTSEL@{SIM\_SOPT2\_RTCCLKOUTSEL}}
\index{SIM\_SOPT2\_RTCCLKOUTSEL@{SIM\_SOPT2\_RTCCLKOUTSEL}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT2\_RTCCLKOUTSEL}{SIM\_SOPT2\_RTCCLKOUTSEL}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+EL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+E\+L\+\_\+\+M\+A\+SK)}

R\+T\+C\+C\+L\+K\+O\+U\+T\+S\+EL -\/ R\+TC Clock Out Select 0b0..R\+TC 1 Hz clock is output on the R\+T\+C\+\_\+\+C\+L\+K\+O\+UT pin. 0b1..O\+S\+C\+E\+R\+C\+LK clock is output on the R\+T\+C\+\_\+\+C\+L\+K\+O\+UT pin. \mbox{\Hypertarget{group___s_i_m___register___masks_gae3feae3d7da32c0a46d155fdfdf8d4da}\label{group___s_i_m___register___masks_gae3feae3d7da32c0a46d155fdfdf8d4da}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT2\_TPMSRC@{SIM\_SOPT2\_TPMSRC}}
\index{SIM\_SOPT2\_TPMSRC@{SIM\_SOPT2\_TPMSRC}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT2\_TPMSRC}{SIM\_SOPT2\_TPMSRC}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+T\+P\+M\+S\+RC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+T\+P\+M\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+T\+P\+M\+S\+R\+C\+\_\+\+M\+A\+SK)}

T\+P\+M\+S\+RC -\/ T\+PM Clock Source Select 0b00..Clock disabled 0b01..I\+R\+C48M clock 0b10..O\+S\+C\+E\+R\+C\+LK clock 0b11..M\+C\+G\+I\+R\+C\+LK clock \mbox{\Hypertarget{group___s_i_m___register___masks_ga78428c831f0263054ac91c55ed89c016}\label{group___s_i_m___register___masks_ga78428c831f0263054ac91c55ed89c016}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT2\_USBSRC@{SIM\_SOPT2\_USBSRC}}
\index{SIM\_SOPT2\_USBSRC@{SIM\_SOPT2\_USBSRC}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT2\_USBSRC}{SIM\_SOPT2\_USBSRC}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+U\+S\+B\+S\+RC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+U\+S\+B\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T2\+\_\+\+U\+S\+B\+S\+R\+C\+\_\+\+M\+A\+SK)}

U\+S\+B\+S\+RC -\/ U\+SB clock source select 0b0..External bypass clock (U\+S\+B\+\_\+\+C\+L\+K\+IN). 0b1..I\+R\+C48M clock \mbox{\Hypertarget{group___s_i_m___register___masks_gafaa026e86fa3a9757bd3fce00954c1bb}\label{group___s_i_m___register___masks_gafaa026e86fa3a9757bd3fce00954c1bb}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT4\_TPM0CLKSEL@{SIM\_SOPT4\_TPM0CLKSEL}}
\index{SIM\_SOPT4\_TPM0CLKSEL@{SIM\_SOPT4\_TPM0CLKSEL}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT4\_TPM0CLKSEL}{SIM\_SOPT4\_TPM0CLKSEL}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M0\+C\+L\+K\+S\+EL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M0\+C\+L\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M0\+C\+L\+K\+S\+E\+L\+\_\+\+M\+A\+SK)}

T\+P\+M0\+C\+L\+K\+S\+EL -\/ T\+P\+M0 External Clock Pin Select 0b0..T\+P\+M0 external clock driven by T\+P\+M\+\_\+\+C\+L\+K\+I\+N0 pin. 0b1..T\+P\+M0 external clock driven by T\+P\+M\+\_\+\+C\+L\+K\+I\+N1 pin. \mbox{\Hypertarget{group___s_i_m___register___masks_ga5723b75e6315f4f95b6ab3709a851377}\label{group___s_i_m___register___masks_ga5723b75e6315f4f95b6ab3709a851377}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT4\_TPM1CH0SRC@{SIM\_SOPT4\_TPM1CH0SRC}}
\index{SIM\_SOPT4\_TPM1CH0SRC@{SIM\_SOPT4\_TPM1CH0SRC}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT4\_TPM1CH0SRC}{SIM\_SOPT4\_TPM1CH0SRC}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M1\+C\+H0\+S\+RC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M1\+C\+H0\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M1\+C\+H0\+S\+R\+C\+\_\+\+M\+A\+SK)}

T\+P\+M1\+C\+H0\+S\+RC -\/ T\+P\+M1 channel 0 input capture source select 0b00..T\+P\+M1\+\_\+\+C\+H0 signal 0b01..C\+M\+P0 output 0b10..Reserved 0b11..U\+SB start of frame pulse \mbox{\Hypertarget{group___s_i_m___register___masks_ga37f37925f9e731d2ef7619ce2b3d3a75}\label{group___s_i_m___register___masks_ga37f37925f9e731d2ef7619ce2b3d3a75}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT4\_TPM1CLKSEL@{SIM\_SOPT4\_TPM1CLKSEL}}
\index{SIM\_SOPT4\_TPM1CLKSEL@{SIM\_SOPT4\_TPM1CLKSEL}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT4\_TPM1CLKSEL}{SIM\_SOPT4\_TPM1CLKSEL}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M1\+C\+L\+K\+S\+EL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M1\+C\+L\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M1\+C\+L\+K\+S\+E\+L\+\_\+\+M\+A\+SK)}

T\+P\+M1\+C\+L\+K\+S\+EL -\/ T\+P\+M1 External Clock Pin Select 0b0..T\+P\+M1 external clock driven by T\+P\+M\+\_\+\+C\+L\+K\+I\+N0 pin. 0b1..T\+P\+M1 external clock driven by T\+P\+M\+\_\+\+C\+L\+K\+I\+N1 pin. \mbox{\Hypertarget{group___s_i_m___register___masks_ga67e4facef308f4e1a3aaa6f8cc56494a}\label{group___s_i_m___register___masks_ga67e4facef308f4e1a3aaa6f8cc56494a}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT4\_TPM2CH0SRC@{SIM\_SOPT4\_TPM2CH0SRC}}
\index{SIM\_SOPT4\_TPM2CH0SRC@{SIM\_SOPT4\_TPM2CH0SRC}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT4\_TPM2CH0SRC}{SIM\_SOPT4\_TPM2CH0SRC}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M2\+C\+H0\+S\+RC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M2\+C\+H0\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M2\+C\+H0\+S\+R\+C\+\_\+\+M\+A\+SK)}

T\+P\+M2\+C\+H0\+S\+RC -\/ T\+P\+M2 Channel 0 Input Capture Source Select 0b0..T\+P\+M2\+\_\+\+C\+H0 signal 0b1..C\+M\+P0 output \mbox{\Hypertarget{group___s_i_m___register___masks_ga2d15c8a25c6561fae46fd998243841f8}\label{group___s_i_m___register___masks_ga2d15c8a25c6561fae46fd998243841f8}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT4\_TPM2CLKSEL@{SIM\_SOPT4\_TPM2CLKSEL}}
\index{SIM\_SOPT4\_TPM2CLKSEL@{SIM\_SOPT4\_TPM2CLKSEL}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT4\_TPM2CLKSEL}{SIM\_SOPT4\_TPM2CLKSEL}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M2\+C\+L\+K\+S\+EL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M2\+C\+L\+K\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T4\+\_\+\+T\+P\+M2\+C\+L\+K\+S\+E\+L\+\_\+\+M\+A\+SK)}

T\+P\+M2\+C\+L\+K\+S\+EL -\/ T\+P\+M2 External Clock Pin Select 0b0..T\+P\+M2 external clock driven by T\+P\+M\+\_\+\+C\+L\+K\+I\+N0 pin. 0b1..T\+P\+M2 external clock driven by T\+P\+M\+\_\+\+C\+L\+K\+I\+N1 pin. \mbox{\Hypertarget{group___s_i_m___register___masks_gabfef4d470a15a1a20978af220d3c5b58}\label{group___s_i_m___register___masks_gabfef4d470a15a1a20978af220d3c5b58}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT5\_LPUART0ODE@{SIM\_SOPT5\_LPUART0ODE}}
\index{SIM\_SOPT5\_LPUART0ODE@{SIM\_SOPT5\_LPUART0ODE}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT5\_LPUART0ODE}{SIM\_SOPT5\_LPUART0ODE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+O\+DE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+O\+D\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+O\+D\+E\+\_\+\+M\+A\+SK)}

L\+P\+U\+A\+R\+T0\+O\+DE -\/ L\+P\+U\+A\+R\+T0 Open Drain Enable 0b0..Open drain is disabled on L\+P\+U\+A\+R\+T0. 0b1..Open drain is enabled on L\+P\+U\+A\+R\+T0. \mbox{\Hypertarget{group___s_i_m___register___masks_ga35cb2dd7d6581ce558c0acd4a35f99b3}\label{group___s_i_m___register___masks_ga35cb2dd7d6581ce558c0acd4a35f99b3}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT5\_LPUART0RXSRC@{SIM\_SOPT5\_LPUART0RXSRC}}
\index{SIM\_SOPT5\_LPUART0RXSRC@{SIM\_SOPT5\_LPUART0RXSRC}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT5\_LPUART0RXSRC}{SIM\_SOPT5\_LPUART0RXSRC}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+R\+X\+S\+RC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+R\+X\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+R\+X\+S\+R\+C\+\_\+\+M\+A\+SK)}

L\+P\+U\+A\+R\+T0\+R\+X\+S\+RC -\/ L\+P\+U\+A\+R\+T0 Receive Data Source Select 0b0..L\+P\+U\+A\+R\+T\+\_\+\+RX pin 0b1..C\+M\+P0 output \mbox{\Hypertarget{group___s_i_m___register___masks_ga9d428a29003502337648f46e6441ee8b}\label{group___s_i_m___register___masks_ga9d428a29003502337648f46e6441ee8b}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT5\_LPUART0TXSRC@{SIM\_SOPT5\_LPUART0TXSRC}}
\index{SIM\_SOPT5\_LPUART0TXSRC@{SIM\_SOPT5\_LPUART0TXSRC}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT5\_LPUART0TXSRC}{SIM\_SOPT5\_LPUART0TXSRC}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+T\+X\+S\+RC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+T\+X\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T0\+T\+X\+S\+R\+C\+\_\+\+M\+A\+SK)}

L\+P\+U\+A\+R\+T0\+T\+X\+S\+RC -\/ L\+P\+U\+A\+R\+T0 Transmit Data Source Select 0b00..L\+P\+U\+A\+R\+T0\+\_\+\+TX pin 0b01..L\+P\+U\+A\+R\+T0\+\_\+\+TX pin modulated with T\+P\+M1 channel 0 output 0b10..L\+P\+U\+A\+R\+T0\+\_\+\+TX pin modulated with T\+P\+M2 channel 0 output 0b11..Reserved \mbox{\Hypertarget{group___s_i_m___register___masks_gad11f49766bf7e9ab4d42ef9edfa59d5a}\label{group___s_i_m___register___masks_gad11f49766bf7e9ab4d42ef9edfa59d5a}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT5\_LPUART1ODE@{SIM\_SOPT5\_LPUART1ODE}}
\index{SIM\_SOPT5\_LPUART1ODE@{SIM\_SOPT5\_LPUART1ODE}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT5\_LPUART1ODE}{SIM\_SOPT5\_LPUART1ODE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+O\+DE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+O\+D\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+O\+D\+E\+\_\+\+M\+A\+SK)}

L\+P\+U\+A\+R\+T1\+O\+DE -\/ L\+P\+U\+A\+R\+T1 Open Drain Enable 0b0..Open drain is disabled on L\+P\+U\+A\+R\+T1. 0b1..Open drain is enabled on L\+P\+U\+A\+R\+T1 \mbox{\Hypertarget{group___s_i_m___register___masks_ga93af0fe0d78b382084de053afd1f9a61}\label{group___s_i_m___register___masks_ga93af0fe0d78b382084de053afd1f9a61}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT5\_LPUART1RXSRC@{SIM\_SOPT5\_LPUART1RXSRC}}
\index{SIM\_SOPT5\_LPUART1RXSRC@{SIM\_SOPT5\_LPUART1RXSRC}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT5\_LPUART1RXSRC}{SIM\_SOPT5\_LPUART1RXSRC}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+R\+X\+S\+RC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+R\+X\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+R\+X\+S\+R\+C\+\_\+\+M\+A\+SK)}

L\+P\+U\+A\+R\+T1\+R\+X\+S\+RC -\/ L\+P\+U\+A\+R\+T1 Receive Data Source Select 0b0..L\+P\+U\+A\+R\+T1\+\_\+\+RX pin 0b1..C\+M\+P0 output \mbox{\Hypertarget{group___s_i_m___register___masks_gadc7c3b7798af8801ca3da3c4b547f7fa}\label{group___s_i_m___register___masks_gadc7c3b7798af8801ca3da3c4b547f7fa}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT5\_LPUART1TXSRC@{SIM\_SOPT5\_LPUART1TXSRC}}
\index{SIM\_SOPT5\_LPUART1TXSRC@{SIM\_SOPT5\_LPUART1TXSRC}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT5\_LPUART1TXSRC}{SIM\_SOPT5\_LPUART1TXSRC}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+T\+X\+S\+RC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+T\+X\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+L\+P\+U\+A\+R\+T1\+T\+X\+S\+R\+C\+\_\+\+M\+A\+SK)}

L\+P\+U\+A\+R\+T1\+T\+X\+S\+RC -\/ L\+P\+U\+A\+R\+T1 Transmit Data Source Select 0b00..L\+P\+U\+A\+R\+T1\+\_\+\+TX pin 0b01..L\+P\+U\+A\+R\+T1\+\_\+\+TX pin modulated with T\+P\+M1 channel 0 output 0b10..L\+P\+U\+A\+R\+T1\+\_\+\+TX pin modulated with T\+P\+M2 channel 0 output 0b11..Reserved \mbox{\Hypertarget{group___s_i_m___register___masks_gafec28602bcec17cdcacfdbf9a3b1c4b6}\label{group___s_i_m___register___masks_gafec28602bcec17cdcacfdbf9a3b1c4b6}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT5\_UART2ODE@{SIM\_SOPT5\_UART2ODE}}
\index{SIM\_SOPT5\_UART2ODE@{SIM\_SOPT5\_UART2ODE}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT5\_UART2ODE}{SIM\_SOPT5\_UART2ODE}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+U\+A\+R\+T2\+O\+DE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+U\+A\+R\+T2\+O\+D\+E\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T5\+\_\+\+U\+A\+R\+T2\+O\+D\+E\+\_\+\+M\+A\+SK)}

U\+A\+R\+T2\+O\+DE -\/ U\+A\+R\+T2 Open Drain Enable 0b0..Open drain is disabled on U\+A\+R\+T2 0b1..Open drain is enabled on U\+A\+R\+T2 \mbox{\Hypertarget{group___s_i_m___register___masks_gaa6e4ac1e062d8dbe841774255a1c04e9}\label{group___s_i_m___register___masks_gaa6e4ac1e062d8dbe841774255a1c04e9}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT7\_ADC0ALTTRGEN@{SIM\_SOPT7\_ADC0ALTTRGEN}}
\index{SIM\_SOPT7\_ADC0ALTTRGEN@{SIM\_SOPT7\_ADC0ALTTRGEN}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT7\_ADC0ALTTRGEN}{SIM\_SOPT7\_ADC0ALTTRGEN}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+A\+L\+T\+T\+R\+G\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+A\+L\+T\+T\+R\+G\+E\+N\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+A\+L\+T\+T\+R\+G\+E\+N\+\_\+\+M\+A\+SK)}

A\+D\+C0\+A\+L\+T\+T\+R\+G\+EN -\/ A\+D\+C0 Alternate Trigger Enable 0b0..A\+DC A\+D\+H\+WT trigger comes from T\+P\+M1 channel 0 and channel1. Prior to the assertion of T\+P\+M1 channel 0, a pre-\/trigger pulse will be sent to A\+D\+H\+W\+T\+SA to initiate an A\+DC acquisition using A\+D\+Cx\+\_\+\+S\+C1A configuration and store A\+DC conversion in A\+D\+Cx\+\_\+\+RA Register. Prior to the assertion of T\+P\+M1 channel 1 a pre-\/trigger pulse will be sent to A\+D\+H\+W\+T\+SB to initiate an A\+DC acquisition using A\+D\+Cx\+\_\+\+S\+C1\+Bconfiguration and store A\+DC conversion in A\+D\+Cx\+\_\+\+RB Register. 0b1..A\+DC A\+D\+H\+WT trigger comes from a peripheral event selected by A\+D\+C0\+T\+R\+G\+S\+EL bits.\+A\+D\+C0\+P\+R\+E\+T\+R\+G\+S\+EL bit will select the optional A\+D\+H\+W\+T\+SA or A\+D\+H\+W\+T\+SB select lines for choosing the A\+D\+Cx\+\_\+\+S\+C1x config and A\+D\+Cx\+\_\+\+Rx result regsiter to store the A\+DC conversion. \mbox{\Hypertarget{group___s_i_m___register___masks_ga32aad79c431ab427d548f59637f16e76}\label{group___s_i_m___register___masks_ga32aad79c431ab427d548f59637f16e76}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT7\_ADC0PRETRGSEL@{SIM\_SOPT7\_ADC0PRETRGSEL}}
\index{SIM\_SOPT7\_ADC0PRETRGSEL@{SIM\_SOPT7\_ADC0PRETRGSEL}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT7\_ADC0PRETRGSEL}{SIM\_SOPT7\_ADC0PRETRGSEL}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+P\+R\+E\+T\+R\+G\+S\+EL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+P\+R\+E\+T\+R\+G\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+P\+R\+E\+T\+R\+G\+S\+E\+L\+\_\+\+M\+A\+SK)}

A\+D\+C0\+P\+R\+E\+T\+R\+G\+S\+EL -\/ A\+D\+C0 Pretrigger Select 0b0..Pre-\/trigger A\+D\+H\+W\+T\+SA is selected, thus A\+D\+C0 will use A\+D\+C0\+\_\+\+S\+C1A configuration for the next A\+DC conversion and store the result in A\+D\+C0\+\_\+\+RA register. 0b1..Pre-\/trigger A\+D\+H\+W\+T\+SB is selected, thus A\+D\+C0 will use A\+D\+C0\+\_\+\+S\+C1B configuration for the next A\+DC conversion and store the result in A\+D\+C0\+\_\+\+RB register. \mbox{\Hypertarget{group___s_i_m___register___masks_gab4fec73a0cfeecaa863fc29f85326f4a}\label{group___s_i_m___register___masks_gab4fec73a0cfeecaa863fc29f85326f4a}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SOPT7\_ADC0TRGSEL@{SIM\_SOPT7\_ADC0TRGSEL}}
\index{SIM\_SOPT7\_ADC0TRGSEL@{SIM\_SOPT7\_ADC0TRGSEL}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SOPT7\_ADC0TRGSEL}{SIM\_SOPT7\_ADC0TRGSEL}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+T\+R\+G\+S\+EL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+T\+R\+G\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+O\+P\+T7\+\_\+\+A\+D\+C0\+T\+R\+G\+S\+E\+L\+\_\+\+M\+A\+SK)}

A\+D\+C0\+T\+R\+G\+S\+EL -\/ A\+D\+C0 Trigger Select 0b0000..External trigger pin input (E\+X\+T\+R\+G\+\_\+\+IN) 0b0001..C\+M\+P0 output 0b0010..Reserved 0b0011..Reserved 0b0100..P\+IT trigger 0 0b0101..P\+IT trigger 1 0b0110..Reserved 0b0111..Reserved 0b1000..T\+P\+M0 overflow 0b1001..T\+P\+M1 overflow 0b1010..T\+P\+M2 overflow 0b1011..Reserved 0b1100..R\+TC alarm 0b1101..R\+TC seconds 0b1110..L\+P\+T\+M\+R0 trigger 0b1111..Reserved \mbox{\Hypertarget{group___s_i_m___register___masks_gac9faea7e0638433b640106274cf7a9d4}\label{group___s_i_m___register___masks_gac9faea7e0638433b640106274cf7a9d4}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_SRVCOP\_SRVCOP@{SIM\_SRVCOP\_SRVCOP}}
\index{SIM\_SRVCOP\_SRVCOP@{SIM\_SRVCOP\_SRVCOP}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_SRVCOP\_SRVCOP}{SIM\_SRVCOP\_SRVCOP}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+S\+R\+V\+C\+O\+P\+\_\+\+S\+R\+V\+C\+OP(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+S\+R\+V\+C\+O\+P\+\_\+\+S\+R\+V\+C\+O\+P\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+S\+R\+V\+C\+O\+P\+\_\+\+S\+R\+V\+C\+O\+P\+\_\+\+M\+A\+SK)}

S\+R\+V\+C\+OP -\/ Service C\+OP Register \mbox{\Hypertarget{group___s_i_m___register___masks_ga636c37811a4a8c9a57df79fd1790b800}\label{group___s_i_m___register___masks_ga636c37811a4a8c9a57df79fd1790b800}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_UIDL\_UID@{SIM\_UIDL\_UID}}
\index{SIM\_UIDL\_UID@{SIM\_UIDL\_UID}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_UIDL\_UID}{SIM\_UIDL\_UID}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+U\+I\+D\+L\+\_\+\+U\+ID(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+U\+I\+D\+L\+\_\+\+U\+I\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+U\+I\+D\+L\+\_\+\+U\+I\+D\+\_\+\+M\+A\+SK)}

U\+ID -\/ Unique Identification \mbox{\Hypertarget{group___s_i_m___register___masks_ga62269c010d4ee5e3036fea63bbe21702}\label{group___s_i_m___register___masks_ga62269c010d4ee5e3036fea63bbe21702}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_UIDMH\_UID@{SIM\_UIDMH\_UID}}
\index{SIM\_UIDMH\_UID@{SIM\_UIDMH\_UID}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_UIDMH\_UID}{SIM\_UIDMH\_UID}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+U\+I\+D\+M\+H\+\_\+\+U\+ID(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+U\+I\+D\+M\+H\+\_\+\+U\+I\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+U\+I\+D\+M\+H\+\_\+\+U\+I\+D\+\_\+\+M\+A\+SK)}

U\+ID -\/ Unique Identification \mbox{\Hypertarget{group___s_i_m___register___masks_ga0eb63e00b9ee42283435043b437b8d29}\label{group___s_i_m___register___masks_ga0eb63e00b9ee42283435043b437b8d29}} 
\index{SIM Register Masks@{SIM Register Masks}!SIM\_UIDML\_UID@{SIM\_UIDML\_UID}}
\index{SIM\_UIDML\_UID@{SIM\_UIDML\_UID}!SIM Register Masks@{SIM Register Masks}}
\subsubsection{\texorpdfstring{SIM\_UIDML\_UID}{SIM\_UIDML\_UID}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+U\+I\+D\+M\+L\+\_\+\+U\+ID(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ S\+I\+M\+\_\+\+U\+I\+D\+M\+L\+\_\+\+U\+I\+D\+\_\+\+S\+H\+I\+FT)) \& S\+I\+M\+\_\+\+U\+I\+D\+M\+L\+\_\+\+U\+I\+D\+\_\+\+M\+A\+SK)}

U\+ID -\/ Unique Identification 