{
  "module_name": "amdgpu_dpm.h",
  "hash_id": "e6a8278ed6d883d85be6216c00b65ddf07d76a77dfbd48d6f9921420369ba873",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/inc/amdgpu_dpm.h",
  "human_readable_source": " \n#ifndef __AMDGPU_DPM_H__\n#define __AMDGPU_DPM_H__\n\n \nenum gfx_change_state {\n\tsGpuChangeState_D0Entry = 1,\n\tsGpuChangeState_D3Entry,\n};\n\nenum amdgpu_int_thermal_type {\n\tTHERMAL_TYPE_NONE,\n\tTHERMAL_TYPE_EXTERNAL,\n\tTHERMAL_TYPE_EXTERNAL_GPIO,\n\tTHERMAL_TYPE_RV6XX,\n\tTHERMAL_TYPE_RV770,\n\tTHERMAL_TYPE_ADT7473_WITH_INTERNAL,\n\tTHERMAL_TYPE_EVERGREEN,\n\tTHERMAL_TYPE_SUMO,\n\tTHERMAL_TYPE_NI,\n\tTHERMAL_TYPE_SI,\n\tTHERMAL_TYPE_EMC2103_WITH_INTERNAL,\n\tTHERMAL_TYPE_CI,\n\tTHERMAL_TYPE_KV,\n};\n\nenum amdgpu_runpm_mode {\n\tAMDGPU_RUNPM_NONE,\n\tAMDGPU_RUNPM_PX,\n\tAMDGPU_RUNPM_BOCO,\n\tAMDGPU_RUNPM_BACO,\n};\n\nstruct amdgpu_ps {\n\tu32 caps;  \n\tu32 class;  \n\tu32 class2;  \n\t \n\tu32 vclk;\n\tu32 dclk;\n\t \n\tu32 evclk;\n\tu32 ecclk;\n\tbool vce_active;\n\tenum amd_vce_level vce_level;\n\t \n\tvoid *ps_priv;\n};\n\nstruct amdgpu_dpm_thermal {\n\t \n\tstruct work_struct work;\n\t \n\tint                min_temp;\n\t \n\tint                max_temp;\n\t \n\tint                max_edge_emergency_temp;\n\t \n\tint                min_hotspot_temp;\n\t \n\tint                max_hotspot_crit_temp;\n\t \n\tint                max_hotspot_emergency_temp;\n\t \n\tint                min_mem_temp;\n\t \n\tint                max_mem_crit_temp;\n\t \n\tint                max_mem_emergency_temp;\n\t \n\tint                sw_ctf_threshold;\n\t \n\tbool               high_to_low;\n\t \n\tstruct amdgpu_irq_src\tirq;\n};\n\nstruct amdgpu_clock_and_voltage_limits {\n\tu32 sclk;\n\tu32 mclk;\n\tu16 vddc;\n\tu16 vddci;\n};\n\nstruct amdgpu_clock_array {\n\tu32 count;\n\tu32 *values;\n};\n\nstruct amdgpu_clock_voltage_dependency_entry {\n\tu32 clk;\n\tu16 v;\n};\n\nstruct amdgpu_clock_voltage_dependency_table {\n\tu32 count;\n\tstruct amdgpu_clock_voltage_dependency_entry *entries;\n};\n\nunion amdgpu_cac_leakage_entry {\n\tstruct {\n\t\tu16 vddc;\n\t\tu32 leakage;\n\t};\n\tstruct {\n\t\tu16 vddc1;\n\t\tu16 vddc2;\n\t\tu16 vddc3;\n\t};\n};\n\nstruct amdgpu_cac_leakage_table {\n\tu32 count;\n\tunion amdgpu_cac_leakage_entry *entries;\n};\n\nstruct amdgpu_phase_shedding_limits_entry {\n\tu16 voltage;\n\tu32 sclk;\n\tu32 mclk;\n};\n\nstruct amdgpu_phase_shedding_limits_table {\n\tu32 count;\n\tstruct amdgpu_phase_shedding_limits_entry *entries;\n};\n\nstruct amdgpu_uvd_clock_voltage_dependency_entry {\n\tu32 vclk;\n\tu32 dclk;\n\tu16 v;\n};\n\nstruct amdgpu_uvd_clock_voltage_dependency_table {\n\tu8 count;\n\tstruct amdgpu_uvd_clock_voltage_dependency_entry *entries;\n};\n\nstruct amdgpu_vce_clock_voltage_dependency_entry {\n\tu32 ecclk;\n\tu32 evclk;\n\tu16 v;\n};\n\nstruct amdgpu_vce_clock_voltage_dependency_table {\n\tu8 count;\n\tstruct amdgpu_vce_clock_voltage_dependency_entry *entries;\n};\n\nstruct amdgpu_ppm_table {\n\tu8 ppm_design;\n\tu16 cpu_core_number;\n\tu32 platform_tdp;\n\tu32 small_ac_platform_tdp;\n\tu32 platform_tdc;\n\tu32 small_ac_platform_tdc;\n\tu32 apu_tdp;\n\tu32 dgpu_tdp;\n\tu32 dgpu_ulv_power;\n\tu32 tj_max;\n};\n\nstruct amdgpu_cac_tdp_table {\n\tu16 tdp;\n\tu16 configurable_tdp;\n\tu16 tdc;\n\tu16 battery_power_limit;\n\tu16 small_power_limit;\n\tu16 low_cac_leakage;\n\tu16 high_cac_leakage;\n\tu16 maximum_power_delivery_limit;\n};\n\nstruct amdgpu_dpm_dynamic_state {\n\tstruct amdgpu_clock_voltage_dependency_table vddc_dependency_on_sclk;\n\tstruct amdgpu_clock_voltage_dependency_table vddci_dependency_on_mclk;\n\tstruct amdgpu_clock_voltage_dependency_table vddc_dependency_on_mclk;\n\tstruct amdgpu_clock_voltage_dependency_table mvdd_dependency_on_mclk;\n\tstruct amdgpu_clock_voltage_dependency_table vddc_dependency_on_dispclk;\n\tstruct amdgpu_uvd_clock_voltage_dependency_table uvd_clock_voltage_dependency_table;\n\tstruct amdgpu_vce_clock_voltage_dependency_table vce_clock_voltage_dependency_table;\n\tstruct amdgpu_clock_voltage_dependency_table samu_clock_voltage_dependency_table;\n\tstruct amdgpu_clock_voltage_dependency_table acp_clock_voltage_dependency_table;\n\tstruct amdgpu_clock_voltage_dependency_table vddgfx_dependency_on_sclk;\n\tstruct amdgpu_clock_array valid_sclk_values;\n\tstruct amdgpu_clock_array valid_mclk_values;\n\tstruct amdgpu_clock_and_voltage_limits max_clock_voltage_on_dc;\n\tstruct amdgpu_clock_and_voltage_limits max_clock_voltage_on_ac;\n\tu32 mclk_sclk_ratio;\n\tu32 sclk_mclk_delta;\n\tu16 vddc_vddci_delta;\n\tu16 min_vddc_for_pcie_gen2;\n\tstruct amdgpu_cac_leakage_table cac_leakage_table;\n\tstruct amdgpu_phase_shedding_limits_table phase_shedding_limits_table;\n\tstruct amdgpu_ppm_table *ppm_table;\n\tstruct amdgpu_cac_tdp_table *cac_tdp_table;\n};\n\nstruct amdgpu_dpm_fan {\n\tu16 t_min;\n\tu16 t_med;\n\tu16 t_high;\n\tu16 pwm_min;\n\tu16 pwm_med;\n\tu16 pwm_high;\n\tu8 t_hyst;\n\tu32 cycle_delay;\n\tu16 t_max;\n\tu8 control_mode;\n\tu16 default_max_fan_pwm;\n\tu16 default_fan_output_sensitivity;\n\tu16 fan_output_sensitivity;\n\tbool ucode_fan_control;\n};\n\nstruct amdgpu_dpm {\n\tstruct amdgpu_ps        *ps;\n\t \n\tint                     num_ps;\n\t \n\tstruct amdgpu_ps        *current_ps;\n\t \n\tstruct amdgpu_ps        *requested_ps;\n\t \n\tstruct amdgpu_ps        *boot_ps;\n\t \n\tstruct amdgpu_ps        *uvd_ps;\n\t \n\tu32                  num_of_vce_states;\n\tstruct amd_vce_state vce_states[AMD_MAX_VCE_LEVELS];\n\tenum amd_vce_level vce_level;\n\tenum amd_pm_state_type state;\n\tenum amd_pm_state_type user_state;\n\tenum amd_pm_state_type last_state;\n\tenum amd_pm_state_type last_user_state;\n\tu32                     platform_caps;\n\tu32                     voltage_response_time;\n\tu32                     backbias_response_time;\n\tvoid                    *priv;\n\tu32\t\t\tnew_active_crtcs;\n\tint\t\t\tnew_active_crtc_count;\n\tu32\t\t\tcurrent_active_crtcs;\n\tint\t\t\tcurrent_active_crtc_count;\n\tstruct amdgpu_dpm_dynamic_state dyn_state;\n\tstruct amdgpu_dpm_fan fan;\n\tu32 tdp_limit;\n\tu32 near_tdp_limit;\n\tu32 near_tdp_limit_adjusted;\n\tu32 sq_ramping_threshold;\n\tu32 cac_leakage;\n\tu16 tdp_od_limit;\n\tu32 tdp_adjustment;\n\tu16 load_line_slope;\n\tbool power_control;\n\t \n\tbool                    thermal_active;\n\tbool                    uvd_active;\n\tbool                    vce_active;\n\t \n\tstruct amdgpu_dpm_thermal thermal;\n\t \n\tenum amd_dpm_forced_level forced_level;\n};\n\nenum ip_power_state {\n\tPOWER_STATE_UNKNOWN,\n\tPOWER_STATE_ON,\n\tPOWER_STATE_OFF,\n};\n\n \n#define SMU_DEBUG_HALT_ON_ERROR\t\t0x1\n\n#define MAX_SMU_I2C_BUSES       2\n\nstruct amdgpu_smu_i2c_bus {\n\tstruct i2c_adapter adapter;\n\tstruct amdgpu_device *adev;\n\tint port;\n\tstruct mutex mutex;\n};\n\nstruct config_table_setting\n{\n\tuint16_t gfxclk_average_tau;\n\tuint16_t socclk_average_tau;\n\tuint16_t uclk_average_tau;\n\tuint16_t gfx_activity_average_tau;\n\tuint16_t mem_activity_average_tau;\n\tuint16_t socket_power_average_tau;\n\tuint16_t apu_socket_power_average_tau;\n\tuint16_t fclk_average_tau;\n};\n\nstruct amdgpu_pm {\n\tstruct mutex\t\tmutex;\n\tu32                     current_sclk;\n\tu32                     current_mclk;\n\tu32                     default_sclk;\n\tu32                     default_mclk;\n\tstruct amdgpu_i2c_chan *i2c_bus;\n\tbool                    bus_locked;\n\t \n\tenum amdgpu_int_thermal_type int_thermal_type;\n\tstruct device\t        *int_hwmon_dev;\n\t \n\tbool                    no_fan;\n\tu8                      fan_pulses_per_revolution;\n\tu8                      fan_min_rpm;\n\tu8                      fan_max_rpm;\n\t \n\tbool                    dpm_enabled;\n\tbool                    sysfs_initialized;\n\tstruct amdgpu_dpm       dpm;\n\tconst struct firmware\t*fw;\t \n\tuint32_t                fw_version;\n\tuint32_t                pcie_gen_mask;\n\tuint32_t                pcie_mlw_mask;\n\tstruct amd_pp_display_configuration pm_display_cfg; \n\tuint32_t                smu_prv_buffer_size;\n\tstruct amdgpu_bo        *smu_prv_buffer;\n\tbool ac_power;\n\t \n\tuint32_t pp_feature;\n\n\t \n\tstruct amdgpu_smu_i2c_bus smu_i2c[MAX_SMU_I2C_BUSES];\n\tstruct i2c_adapter     *ras_eeprom_i2c_bus;\n\tstruct i2c_adapter     *fru_eeprom_i2c_bus;\n\tstruct list_head\tpm_attr_list;\n\n\tatomic_t\t\tpwr_state[AMD_IP_BLOCK_TYPE_NUM];\n\n\t \n\tuint32_t\t\tsmu_debug_mask;\n\n\tbool\t\t\tpp_force_state_enabled;\n\n\tstruct mutex            stable_pstate_ctx_lock;\n\tstruct amdgpu_ctx       *stable_pstate_ctx;\n\n\tstruct config_table_setting config_table;\n\t \n\tenum amdgpu_runpm_mode rpm_mode;\n};\n\nint amdgpu_dpm_read_sensor(struct amdgpu_device *adev, enum amd_pp_sensors sensor,\n\t\t\t   void *data, uint32_t *size);\n\nint amdgpu_dpm_get_apu_thermal_limit(struct amdgpu_device *adev, uint32_t *limit);\nint amdgpu_dpm_set_apu_thermal_limit(struct amdgpu_device *adev, uint32_t limit);\n\nint amdgpu_dpm_set_powergating_by_smu(struct amdgpu_device *adev,\n\t\t\t\t      uint32_t block_type, bool gate);\n\nextern int amdgpu_dpm_get_sclk(struct amdgpu_device *adev, bool low);\n\nextern int amdgpu_dpm_get_mclk(struct amdgpu_device *adev, bool low);\n\nint amdgpu_dpm_set_xgmi_pstate(struct amdgpu_device *adev,\n\t\t\t       uint32_t pstate);\n\nint amdgpu_dpm_switch_power_profile(struct amdgpu_device *adev,\n\t\t\t\t    enum PP_SMC_POWER_PROFILE type,\n\t\t\t\t    bool en);\n\nint amdgpu_dpm_baco_reset(struct amdgpu_device *adev);\n\nint amdgpu_dpm_mode2_reset(struct amdgpu_device *adev);\nint amdgpu_dpm_enable_gfx_features(struct amdgpu_device *adev);\n\nbool amdgpu_dpm_is_baco_supported(struct amdgpu_device *adev);\n\nbool amdgpu_dpm_is_mode1_reset_supported(struct amdgpu_device *adev);\nint amdgpu_dpm_mode1_reset(struct amdgpu_device *adev);\n\nint amdgpu_dpm_set_mp1_state(struct amdgpu_device *adev,\n\t\t\t     enum pp_mp1_state mp1_state);\n\nint amdgpu_dpm_set_gfx_power_up_by_imu(struct amdgpu_device *adev);\n\nint amdgpu_dpm_baco_exit(struct amdgpu_device *adev);\n\nint amdgpu_dpm_baco_enter(struct amdgpu_device *adev);\n\nint amdgpu_dpm_set_df_cstate(struct amdgpu_device *adev,\n\t\t\t     uint32_t cstate);\n\nint amdgpu_dpm_allow_xgmi_power_down(struct amdgpu_device *adev, bool en);\n\nint amdgpu_dpm_enable_mgpu_fan_boost(struct amdgpu_device *adev);\n\nint amdgpu_dpm_set_clockgating_by_smu(struct amdgpu_device *adev,\n\t\t\t\t      uint32_t msg_id);\n\nint amdgpu_dpm_smu_i2c_bus_access(struct amdgpu_device *adev,\n\t\t\t\t  bool acquire);\n\nvoid amdgpu_pm_acpi_event_handler(struct amdgpu_device *adev);\n\nvoid amdgpu_dpm_compute_clocks(struct amdgpu_device *adev);\nvoid amdgpu_dpm_enable_uvd(struct amdgpu_device *adev, bool enable);\nvoid amdgpu_dpm_enable_vce(struct amdgpu_device *adev, bool enable);\nvoid amdgpu_dpm_enable_jpeg(struct amdgpu_device *adev, bool enable);\nint amdgpu_pm_load_smu_firmware(struct amdgpu_device *adev, uint32_t *smu_version);\nint amdgpu_dpm_handle_passthrough_sbr(struct amdgpu_device *adev, bool enable);\nint amdgpu_dpm_send_hbm_bad_pages_num(struct amdgpu_device *adev, uint32_t size);\nint amdgpu_dpm_send_hbm_bad_channel_flag(struct amdgpu_device *adev, uint32_t size);\nint amdgpu_dpm_get_dpm_freq_range(struct amdgpu_device *adev,\n\t\t\t\t       enum pp_clock_type type,\n\t\t\t\t       uint32_t *min,\n\t\t\t\t       uint32_t *max);\nint amdgpu_dpm_set_soft_freq_range(struct amdgpu_device *adev,\n\t\t\t\t        enum pp_clock_type type,\n\t\t\t\t        uint32_t min,\n\t\t\t\t        uint32_t max);\nint amdgpu_dpm_write_watermarks_table(struct amdgpu_device *adev);\nint amdgpu_dpm_wait_for_event(struct amdgpu_device *adev, enum smu_event_type event,\n\t\t       uint64_t event_arg);\nint amdgpu_dpm_get_residency_gfxoff(struct amdgpu_device *adev, u32 *value);\nint amdgpu_dpm_set_residency_gfxoff(struct amdgpu_device *adev, bool value);\nint amdgpu_dpm_get_entrycount_gfxoff(struct amdgpu_device *adev, u64 *value);\nint amdgpu_dpm_get_status_gfxoff(struct amdgpu_device *adev, uint32_t *value);\nuint64_t amdgpu_dpm_get_thermal_throttling_counter(struct amdgpu_device *adev);\nvoid amdgpu_dpm_gfx_state_change(struct amdgpu_device *adev,\n\t\t\t\t enum gfx_change_state state);\nint amdgpu_dpm_get_ecc_info(struct amdgpu_device *adev,\n\t\t\t    void *umc_ecc);\nstruct amd_vce_state *amdgpu_dpm_get_vce_clock_state(struct amdgpu_device *adev,\n\t\t\t\t\t\t     uint32_t idx);\nvoid amdgpu_dpm_get_current_power_state(struct amdgpu_device *adev, enum amd_pm_state_type *state);\nvoid amdgpu_dpm_set_power_state(struct amdgpu_device *adev,\n\t\t\t\tenum amd_pm_state_type state);\nenum amd_dpm_forced_level amdgpu_dpm_get_performance_level(struct amdgpu_device *adev);\nint amdgpu_dpm_force_performance_level(struct amdgpu_device *adev,\n\t\t\t\t       enum amd_dpm_forced_level level);\nint amdgpu_dpm_get_pp_num_states(struct amdgpu_device *adev,\n\t\t\t\t struct pp_states_info *states);\nint amdgpu_dpm_dispatch_task(struct amdgpu_device *adev,\n\t\t\t      enum amd_pp_task task_id,\n\t\t\t      enum amd_pm_state_type *user_state);\nint amdgpu_dpm_get_pp_table(struct amdgpu_device *adev, char **table);\nint amdgpu_dpm_set_fine_grain_clk_vol(struct amdgpu_device *adev,\n\t\t\t\t      uint32_t type,\n\t\t\t\t      long *input,\n\t\t\t\t      uint32_t size);\nint amdgpu_dpm_odn_edit_dpm_table(struct amdgpu_device *adev,\n\t\t\t\t  uint32_t type,\n\t\t\t\t  long *input,\n\t\t\t\t  uint32_t size);\nint amdgpu_dpm_print_clock_levels(struct amdgpu_device *adev,\n\t\t\t\t  enum pp_clock_type type,\n\t\t\t\t  char *buf);\nint amdgpu_dpm_emit_clock_levels(struct amdgpu_device *adev,\n\t\t\t\t  enum pp_clock_type type,\n\t\t\t\t  char *buf,\n\t\t\t\t  int *offset);\nint amdgpu_dpm_set_ppfeature_status(struct amdgpu_device *adev,\n\t\t\t\t    uint64_t ppfeature_masks);\nint amdgpu_dpm_get_ppfeature_status(struct amdgpu_device *adev, char *buf);\nint amdgpu_dpm_force_clock_level(struct amdgpu_device *adev,\n\t\t\t\t enum pp_clock_type type,\n\t\t\t\t uint32_t mask);\nint amdgpu_dpm_get_sclk_od(struct amdgpu_device *adev);\nint amdgpu_dpm_set_sclk_od(struct amdgpu_device *adev, uint32_t value);\nint amdgpu_dpm_get_mclk_od(struct amdgpu_device *adev);\nint amdgpu_dpm_set_mclk_od(struct amdgpu_device *adev, uint32_t value);\nint amdgpu_dpm_get_power_profile_mode(struct amdgpu_device *adev,\n\t\t\t\t      char *buf);\nint amdgpu_dpm_set_power_profile_mode(struct amdgpu_device *adev,\n\t\t\t\t      long *input, uint32_t size);\nint amdgpu_dpm_get_gpu_metrics(struct amdgpu_device *adev, void **table);\nint amdgpu_dpm_get_fan_control_mode(struct amdgpu_device *adev,\n\t\t\t\t    uint32_t *fan_mode);\nint amdgpu_dpm_set_fan_speed_pwm(struct amdgpu_device *adev,\n\t\t\t\t uint32_t speed);\nint amdgpu_dpm_get_fan_speed_pwm(struct amdgpu_device *adev,\n\t\t\t\t uint32_t *speed);\nint amdgpu_dpm_get_fan_speed_rpm(struct amdgpu_device *adev,\n\t\t\t\t uint32_t *speed);\nint amdgpu_dpm_set_fan_speed_rpm(struct amdgpu_device *adev,\n\t\t\t\t uint32_t speed);\nint amdgpu_dpm_set_fan_control_mode(struct amdgpu_device *adev,\n\t\t\t\t    uint32_t mode);\nint amdgpu_dpm_get_power_limit(struct amdgpu_device *adev,\n\t\t\t       uint32_t *limit,\n\t\t\t       enum pp_power_limit_level pp_limit_level,\n\t\t\t       enum pp_power_type power_type);\nint amdgpu_dpm_set_power_limit(struct amdgpu_device *adev,\n\t\t\t       uint32_t limit);\nint amdgpu_dpm_is_cclk_dpm_supported(struct amdgpu_device *adev);\nint amdgpu_dpm_debugfs_print_current_performance_level(struct amdgpu_device *adev,\n\t\t\t\t\t\t       struct seq_file *m);\nint amdgpu_dpm_get_smu_prv_buf_details(struct amdgpu_device *adev,\n\t\t\t\t       void **addr,\n\t\t\t\t       size_t *size);\nint amdgpu_dpm_is_overdrive_supported(struct amdgpu_device *adev);\nint amdgpu_dpm_set_pp_table(struct amdgpu_device *adev,\n\t\t\t    const char *buf,\n\t\t\t    size_t size);\nint amdgpu_dpm_get_num_cpu_cores(struct amdgpu_device *adev);\nvoid amdgpu_dpm_stb_debug_fs_init(struct amdgpu_device *adev);\nint amdgpu_dpm_display_configuration_change(struct amdgpu_device *adev,\n\t\t\t\t\t    const struct amd_pp_display_configuration *input);\nint amdgpu_dpm_get_clock_by_type(struct amdgpu_device *adev,\n\t\t\t\t enum amd_pp_clock_type type,\n\t\t\t\t struct amd_pp_clocks *clocks);\nint amdgpu_dpm_get_display_mode_validation_clks(struct amdgpu_device *adev,\n\t\t\t\t\t\tstruct amd_pp_simple_clock_info *clocks);\nint amdgpu_dpm_get_clock_by_type_with_latency(struct amdgpu_device *adev,\n\t\t\t\t\t      enum amd_pp_clock_type type,\n\t\t\t\t\t      struct pp_clock_levels_with_latency *clocks);\nint amdgpu_dpm_get_clock_by_type_with_voltage(struct amdgpu_device *adev,\n\t\t\t\t\t      enum amd_pp_clock_type type,\n\t\t\t\t\t      struct pp_clock_levels_with_voltage *clocks);\nint amdgpu_dpm_set_watermarks_for_clocks_ranges(struct amdgpu_device *adev,\n\t\t\t\t\t       void *clock_ranges);\nint amdgpu_dpm_display_clock_voltage_request(struct amdgpu_device *adev,\n\t\t\t\t\t     struct pp_display_clock_request *clock);\nint amdgpu_dpm_get_current_clocks(struct amdgpu_device *adev,\n\t\t\t\t  struct amd_pp_clock_info *clocks);\nvoid amdgpu_dpm_notify_smu_enable_pwe(struct amdgpu_device *adev);\nint amdgpu_dpm_set_active_display_count(struct amdgpu_device *adev,\n\t\t\t\t\tuint32_t count);\nint amdgpu_dpm_set_min_deep_sleep_dcefclk(struct amdgpu_device *adev,\n\t\t\t\t\t  uint32_t clock);\nvoid amdgpu_dpm_set_hard_min_dcefclk_by_freq(struct amdgpu_device *adev,\n\t\t\t\t\t     uint32_t clock);\nvoid amdgpu_dpm_set_hard_min_fclk_by_freq(struct amdgpu_device *adev,\n\t\t\t\t\t  uint32_t clock);\nint amdgpu_dpm_display_disable_memory_clock_switch(struct amdgpu_device *adev,\n\t\t\t\t\t\t   bool disable_memory_clock_switch);\nint amdgpu_dpm_get_max_sustainable_clocks_by_dc(struct amdgpu_device *adev,\n\t\t\t\t\t\tstruct pp_smu_nv_clock_table *max_clocks);\nenum pp_smu_status amdgpu_dpm_get_uclk_dpm_states(struct amdgpu_device *adev,\n\t\t\t\t\t\t  unsigned int *clock_values_in_khz,\n\t\t\t\t\t\t  unsigned int *num_states);\nint amdgpu_dpm_get_dpm_clock_table(struct amdgpu_device *adev,\n\t\t\t\t   struct dpm_clocks *clock_table);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}