--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36442 paths analyzed, 173 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.635ns.
--------------------------------------------------------------------------------
Slack:                  10.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.589ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.324 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd3_1 to testcase/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.AQ      Tcko                  0.430   testcase/M_state_q_FSM_FFd3_3
                                                       testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D2       net (fanout=1)        0.919   testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.DMUX     Tcind                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D2       net (fanout=3)        1.044   testcase/alu/M_add_n
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.CX       net (fanout=4)        1.049   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                      9.589ns (2.833ns logic, 6.756ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  10.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd4_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.516ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd4_1 to testcase/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.AQ       Tcko                  0.430   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_1
    SLICE_X9Y21.D3       net (fanout=1)        0.846   testcase/M_state_q_FSM_FFd4_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.DMUX     Tcind                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D2       net (fanout=3)        1.044   testcase/alu/M_add_n
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.CX       net (fanout=4)        1.049   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                      9.516ns (2.833ns logic, 6.683ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  10.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.433ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.324 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd3_1 to testcase/M_state_q_FSM_FFd4_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.AQ      Tcko                  0.430   testcase/M_state_q_FSM_FFd3_3
                                                       testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D2       net (fanout=1)        0.919   testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.DMUX     Tcind                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D2       net (fanout=3)        1.044   testcase/alu/M_add_n
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.DX       net (fanout=4)        0.893   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_4
    -------------------------------------------------  ---------------------------
    Total                                      9.433ns (2.833ns logic, 6.600ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  10.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd2_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.391ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.324 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd2_1 to testcase/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.AQ       Tcko                  0.525   testcase/M_state_q_FSM_FFd2_4
                                                       testcase/M_state_q_FSM_FFd2_1
    SLICE_X9Y21.D5       net (fanout=1)        0.626   testcase/M_state_q_FSM_FFd2_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.DMUX     Tcind                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D2       net (fanout=3)        1.044   testcase/alu/M_add_n
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.CX       net (fanout=4)        1.049   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                      9.391ns (2.928ns logic, 6.463ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  10.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.380ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.324 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd3_1 to testcase/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.AQ      Tcko                  0.430   testcase/M_state_q_FSM_FFd3_3
                                                       testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D2       net (fanout=1)        0.919   testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.DMUX     Tcind                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D2       net (fanout=3)        1.044   testcase/alu/M_add_n
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.AX       net (fanout=4)        0.840   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      9.380ns (2.833ns logic, 6.547ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  10.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd4_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.360ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd4_1 to testcase/M_state_q_FSM_FFd4_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.AQ       Tcko                  0.430   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_1
    SLICE_X9Y21.D3       net (fanout=1)        0.846   testcase/M_state_q_FSM_FFd4_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.DMUX     Tcind                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D2       net (fanout=3)        1.044   testcase/alu/M_add_n
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.DX       net (fanout=4)        0.893   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_4
    -------------------------------------------------  ---------------------------
    Total                                      9.360ns (2.833ns logic, 6.527ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  10.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.324ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.324 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd3_1 to testcase/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.AQ      Tcko                  0.430   testcase/M_state_q_FSM_FFd3_3
                                                       testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D2       net (fanout=1)        0.919   testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.CMUX     Tcinc                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D3       net (fanout=2)        0.779   testcase/alu/result[6]
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.CX       net (fanout=4)        1.049   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                      9.324ns (2.833ns logic, 6.491ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  10.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd4_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.307ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd4_1 to testcase/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.AQ       Tcko                  0.430   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_1
    SLICE_X9Y21.D3       net (fanout=1)        0.846   testcase/M_state_q_FSM_FFd4_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.DMUX     Tcind                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D2       net (fanout=3)        1.044   testcase/alu/M_add_n
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.AX       net (fanout=4)        0.840   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      9.307ns (2.833ns logic, 6.474ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  10.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd2_4 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.279ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.324 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd2_4 to testcase/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.DQ       Tcko                  0.525   testcase/M_state_q_FSM_FFd2_4
                                                       testcase/M_state_q_FSM_FFd2_4
    SLICE_X7Y25.B2       net (fanout=11)       1.671   testcase/M_state_q_FSM_FFd2_4
    SLICE_X7Y25.B        Tilo                  0.259   testcase/N35
                                                       testcase/alu/Mmux_led111
    SLICE_X7Y21.A4       net (fanout=12)       1.122   testcase/Mmux_io_led<16>219
    SLICE_X7Y21.A        Tilo                  0.259   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4-In4_SW0
    SLICE_X8Y21.B3       net (fanout=1)        1.085   testcase/N78
    SLICE_X8Y21.B        Tilo                  0.254   testcase/N86
                                                       testcase/M_state_q_FSM_FFd4-In4
    SLICE_X4Y27.B1       net (fanout=1)        1.282   testcase/M_state_q_FSM_FFd4-In4
    SLICE_X4Y27.B        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/M_state_q_FSM_FFd4-In5
    SLICE_X5Y23.D4       net (fanout=1)        0.744   testcase/M_state_q_FSM_FFd4-In5
    SLICE_X5Y23.D        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In9
    SLICE_X5Y23.C6       net (fanout=1)        0.143   testcase/M_state_q_FSM_FFd4-In9
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.CX       net (fanout=4)        1.049   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                      9.279ns (2.183ns logic, 7.096ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  10.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd4_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.251ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd4_1 to testcase/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.AQ       Tcko                  0.430   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_1
    SLICE_X9Y21.D3       net (fanout=1)        0.846   testcase/M_state_q_FSM_FFd4_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.CMUX     Tcinc                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D3       net (fanout=2)        0.779   testcase/alu/result[6]
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.CX       net (fanout=4)        1.049   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                      9.251ns (2.833ns logic, 6.418ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  10.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd2_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.235ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.324 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd2_1 to testcase/M_state_q_FSM_FFd4_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.AQ       Tcko                  0.525   testcase/M_state_q_FSM_FFd2_4
                                                       testcase/M_state_q_FSM_FFd2_1
    SLICE_X9Y21.D5       net (fanout=1)        0.626   testcase/M_state_q_FSM_FFd2_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.DMUX     Tcind                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D2       net (fanout=3)        1.044   testcase/alu/M_add_n
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.DX       net (fanout=4)        0.893   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_4
    -------------------------------------------------  ---------------------------
    Total                                      9.235ns (2.928ns logic, 6.307ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  10.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.228ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.324 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd3_1 to testcase/M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.AQ      Tcko                  0.430   testcase/M_state_q_FSM_FFd3_3
                                                       testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D2       net (fanout=1)        0.919   testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.DMUX     Tcind                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D2       net (fanout=3)        1.044   testcase/alu/M_add_n
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.BX       net (fanout=4)        0.688   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                      9.228ns (2.833ns logic, 6.395ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  10.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.224ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.324 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd3_1 to testcase/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.AQ      Tcko                  0.430   testcase/M_state_q_FSM_FFd3_3
                                                       testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D2       net (fanout=1)        0.919   testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.DMUX     Tcind                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X5Y26.B6       net (fanout=3)        0.386   testcase/alu/M_add_n
    SLICE_X5Y26.B        Tilo                  0.259   testcase/io_dip[19]
                                                       testcase/alu/Mmux_io_led<16>2261
    SLICE_X6Y23.C4       net (fanout=4)        0.877   testcase/Mmux_io_led<16>226
    SLICE_X6Y23.CMUX     Tilo                  0.403   testcase/M_state_q_FSM_FFd4-In6
                                                       testcase/alu/Mmux_io_led<16>2265_SW5_G
                                                       testcase/alu/Mmux_io_led<16>2265_SW5
    SLICE_X4Y25.C2       net (fanout=1)        0.956   testcase/N54
    SLICE_X4Y25.C        Tilo                  0.255   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16_SW2
    SLICE_X4Y25.D5       net (fanout=1)        0.239   testcase/N36
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.CX       net (fanout=4)        1.049   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                      9.224ns (2.781ns logic, 6.443ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  10.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/blink/M_counter_q_11 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.156ns (Levels of Logic = 6)
  Clock Path Skew:      -0.058ns (0.629 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/blink/M_counter_q_11 to testcase/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y13.DQ      Tcko                  0.476   testcase/M_blink_hold[11]
                                                       testcase/blink/M_counter_q_11
    SLICE_X17Y12.A1      net (fanout=3)        0.996   testcase/M_blink_hold[11]
    SLICE_X17Y12.A       Tilo                  0.259   testcase/M_blink_hold[26]_GND_3_o_equal_43_o<26>1
                                                       testcase/M_blink_hold[26]_GND_3_o_equal_43_o<26>2
    SLICE_X17Y15.A2      net (fanout=1)        0.940   testcase/M_blink_hold[26]_GND_3_o_equal_43_o<26>1
    SLICE_X17Y15.A       Tilo                  0.259   testcase/M_blink_hold[26]_GND_3_o_equal_43_o<26>4
                                                       testcase/M_blink_hold[26]_GND_3_o_equal_43_o<26>6
    SLICE_X7Y22.D2       net (fanout=6)        2.318   testcase/M_blink_hold[26]_GND_3_o_equal_43_o
    SLICE_X7Y22.D        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In2
                                                       testcase/M_state_q_FSM_FFd4-In2
    SLICE_X8Y22.A3       net (fanout=1)        0.645   testcase/M_state_q_FSM_FFd4-In2
    SLICE_X8Y22.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd3-In2
                                                       testcase/M_state_q_FSM_FFd4-In3
    SLICE_X5Y23.D3       net (fanout=1)        0.926   testcase/M_state_q_FSM_FFd4-In3
    SLICE_X5Y23.D        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In9
    SLICE_X5Y23.C6       net (fanout=1)        0.143   testcase/M_state_q_FSM_FFd4-In9
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.CX       net (fanout=4)        1.049   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                      9.156ns (2.139ns logic, 7.017ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  10.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.197ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd3_1 to testcase/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.AQ      Tcko                  0.430   testcase/M_state_q_FSM_FFd3_3
                                                       testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D2       net (fanout=1)        0.919   testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.DMUX     Tcind                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D2       net (fanout=3)        1.044   testcase/alu/M_add_n
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X10Y20.D5      net (fanout=7)        1.555   testcase/M_alu_io_led[16]
    SLICE_X10Y20.D       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       testcase/M_state_q_FSM_FFd3-In6
    SLICE_X10Y20.C4      net (fanout=1)        0.489   testcase/M_state_q_FSM_FFd3-In6
    SLICE_X10Y20.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       testcase/M_state_q_FSM_FFd3-In10
    SLICE_X11Y20.BX      net (fanout=3)        0.686   testcase/M_state_q_FSM_FFd3-In
    SLICE_X11Y20.CLK     Tdick                 0.114   testcase/M_state_q_FSM_FFd3_3
                                                       testcase/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                      9.197ns (2.531ns logic, 6.666ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  10.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd2_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.182ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.324 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd2_1 to testcase/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.AQ       Tcko                  0.525   testcase/M_state_q_FSM_FFd2_4
                                                       testcase/M_state_q_FSM_FFd2_1
    SLICE_X9Y21.D5       net (fanout=1)        0.626   testcase/M_state_q_FSM_FFd2_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.DMUX     Tcind                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D2       net (fanout=3)        1.044   testcase/alu/M_add_n
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.AX       net (fanout=4)        0.840   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      9.182ns (2.928ns logic, 6.254ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  10.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.168ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.324 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd3_1 to testcase/M_state_q_FSM_FFd4_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.AQ      Tcko                  0.430   testcase/M_state_q_FSM_FFd3_3
                                                       testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D2       net (fanout=1)        0.919   testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.CMUX     Tcinc                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D3       net (fanout=2)        0.779   testcase/alu/result[6]
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.DX       net (fanout=4)        0.893   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_4
    -------------------------------------------------  ---------------------------
    Total                                      9.168ns (2.833ns logic, 6.335ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  10.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.157ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.324 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd3_1 to testcase/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.AQ      Tcko                  0.430   testcase/M_state_q_FSM_FFd3_3
                                                       testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D2       net (fanout=1)        0.919   testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.BMUX     Taxb                  0.403   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X4Y26.B2       net (fanout=1)        0.988   testcase/alu/result[1]
    SLICE_X4Y26.B        Tilo                  0.254   testcase/N34
                                                       testcase/alu/Mmux_io_led<16>2262
    SLICE_X4Y26.A5       net (fanout=2)        0.247   testcase/alu/Mmux_io_led<16>2261
    SLICE_X4Y26.A        Tilo                  0.254   testcase/N34
                                                       testcase/alu/Mmux_io_led<16>2263
    SLICE_X4Y26.D2       net (fanout=3)        0.966   testcase/Mmux_io_led<16>2262
    SLICE_X4Y26.D        Tilo                  0.254   testcase/N34
                                                       testcase/M_state_q_FSM_FFd4-In16_SW0
    SLICE_X4Y25.D4       net (fanout=1)        0.493   testcase/N34
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.CX       net (fanout=4)        1.049   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                      9.157ns (2.481ns logic, 6.676ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  10.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd1_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.154ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.324 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd1_1 to testcase/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.BQ       Tcko                  0.430   testcase/M_state_q_FSM_FFd1_3
                                                       testcase/M_state_q_FSM_FFd1_1
    SLICE_X9Y21.D4       net (fanout=2)        0.484   testcase/M_state_q_FSM_FFd1_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.DMUX     Tcind                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D2       net (fanout=3)        1.044   testcase/alu/M_add_n
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.CX       net (fanout=4)        1.049   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                      9.154ns (2.833ns logic, 6.321ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  10.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd4_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.155ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd4_1 to testcase/M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.AQ       Tcko                  0.430   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_1
    SLICE_X9Y21.D3       net (fanout=1)        0.846   testcase/M_state_q_FSM_FFd4_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.DMUX     Tcind                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D2       net (fanout=3)        1.044   testcase/alu/M_add_n
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.BX       net (fanout=4)        0.688   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                      9.155ns (2.833ns logic, 6.322ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  10.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.144ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.324 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd3_1 to testcase/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.AQ      Tcko                  0.430   testcase/M_state_q_FSM_FFd3_3
                                                       testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D2       net (fanout=1)        0.919   testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.AMUX     Taxa                  0.294   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X4Y27.C3       net (fanout=7)        0.882   testcase/alu/M_adder_io_led2[0]
    SLICE_X4Y27.CMUX     Tilo                  0.430   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_G
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.CX       net (fanout=4)        1.049   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                      9.144ns (2.553ns logic, 6.591ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  10.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd4_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.151ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd4_1 to testcase/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.AQ       Tcko                  0.430   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_1
    SLICE_X9Y21.D3       net (fanout=1)        0.846   testcase/M_state_q_FSM_FFd4_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.DMUX     Tcind                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X5Y26.B6       net (fanout=3)        0.386   testcase/alu/M_add_n
    SLICE_X5Y26.B        Tilo                  0.259   testcase/io_dip[19]
                                                       testcase/alu/Mmux_io_led<16>2261
    SLICE_X6Y23.C4       net (fanout=4)        0.877   testcase/Mmux_io_led<16>226
    SLICE_X6Y23.CMUX     Tilo                  0.403   testcase/M_state_q_FSM_FFd4-In6
                                                       testcase/alu/Mmux_io_led<16>2265_SW5_G
                                                       testcase/alu/Mmux_io_led<16>2265_SW5
    SLICE_X4Y25.C2       net (fanout=1)        0.956   testcase/N54
    SLICE_X4Y25.C        Tilo                  0.255   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16_SW2
    SLICE_X4Y25.D5       net (fanout=1)        0.239   testcase/N36
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.CX       net (fanout=4)        1.049   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                      9.151ns (2.781ns logic, 6.370ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  10.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd4_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.124ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.318 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd4_1 to testcase/M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.AQ       Tcko                  0.430   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_1
    SLICE_X9Y21.D3       net (fanout=1)        0.846   testcase/M_state_q_FSM_FFd4_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.DMUX     Tcind                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D2       net (fanout=3)        1.044   testcase/alu/M_add_n
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X10Y20.D5      net (fanout=7)        1.555   testcase/M_alu_io_led[16]
    SLICE_X10Y20.D       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       testcase/M_state_q_FSM_FFd3-In6
    SLICE_X10Y20.C4      net (fanout=1)        0.489   testcase/M_state_q_FSM_FFd3-In6
    SLICE_X10Y20.C       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       testcase/M_state_q_FSM_FFd3-In10
    SLICE_X11Y20.BX      net (fanout=3)        0.686   testcase/M_state_q_FSM_FFd3-In
    SLICE_X11Y20.CLK     Tdick                 0.114   testcase/M_state_q_FSM_FFd3_3
                                                       testcase/M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                      9.124ns (2.531ns logic, 6.593ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  10.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.130ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.324 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd3_1 to testcase/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.AQ      Tcko                  0.430   testcase/M_state_q_FSM_FFd3_3
                                                       testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D2       net (fanout=1)        0.919   testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y21.AX       net (fanout=11)       0.752   testcase/io_dip[16]
    SLICE_X6Y21.DMUX     Taxd                  0.492   testcase/alu/adder/Maddsub_result_cy[3]
                                                       testcase/alu/adder/Maddsub_result_cy<3>
    SLICE_X7Y21.A1       net (fanout=5)        0.576   testcase/M_adder_io_led2[3]
    SLICE_X7Y21.A        Tilo                  0.259   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4-In4_SW0
    SLICE_X8Y21.B3       net (fanout=1)        1.085   testcase/N78
    SLICE_X8Y21.B        Tilo                  0.254   testcase/N86
                                                       testcase/M_state_q_FSM_FFd4-In4
    SLICE_X4Y27.B1       net (fanout=1)        1.282   testcase/M_state_q_FSM_FFd4-In4
    SLICE_X4Y27.B        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/M_state_q_FSM_FFd4-In5
    SLICE_X5Y23.D4       net (fanout=1)        0.744   testcase/M_state_q_FSM_FFd4-In5
    SLICE_X5Y23.D        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In9
    SLICE_X5Y23.C6       net (fanout=1)        0.143   testcase/M_state_q_FSM_FFd4-In9
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.CX       net (fanout=4)        1.049   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                      9.130ns (2.580ns logic, 6.550ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  10.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd2_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.126ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.324 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd2_1 to testcase/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.AQ       Tcko                  0.525   testcase/M_state_q_FSM_FFd2_4
                                                       testcase/M_state_q_FSM_FFd2_1
    SLICE_X9Y21.D5       net (fanout=1)        0.626   testcase/M_state_q_FSM_FFd2_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.CMUX     Tcinc                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D3       net (fanout=2)        0.779   testcase/alu/result[6]
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.CX       net (fanout=4)        1.049   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                      9.126ns (2.928ns logic, 6.198ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  10.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd2_4 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.123ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.324 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd2_4 to testcase/M_state_q_FSM_FFd4_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y20.DQ       Tcko                  0.525   testcase/M_state_q_FSM_FFd2_4
                                                       testcase/M_state_q_FSM_FFd2_4
    SLICE_X7Y25.B2       net (fanout=11)       1.671   testcase/M_state_q_FSM_FFd2_4
    SLICE_X7Y25.B        Tilo                  0.259   testcase/N35
                                                       testcase/alu/Mmux_led111
    SLICE_X7Y21.A4       net (fanout=12)       1.122   testcase/Mmux_io_led<16>219
    SLICE_X7Y21.A        Tilo                  0.259   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4-In4_SW0
    SLICE_X8Y21.B3       net (fanout=1)        1.085   testcase/N78
    SLICE_X8Y21.B        Tilo                  0.254   testcase/N86
                                                       testcase/M_state_q_FSM_FFd4-In4
    SLICE_X4Y27.B1       net (fanout=1)        1.282   testcase/M_state_q_FSM_FFd4-In4
    SLICE_X4Y27.B        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/M_state_q_FSM_FFd4-In5
    SLICE_X5Y23.D4       net (fanout=1)        0.744   testcase/M_state_q_FSM_FFd4-In5
    SLICE_X5Y23.D        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In9
    SLICE_X5Y23.C6       net (fanout=1)        0.143   testcase/M_state_q_FSM_FFd4-In9
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.DX       net (fanout=4)        0.893   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_4
    -------------------------------------------------  ---------------------------
    Total                                      9.123ns (2.183ns logic, 6.940ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  10.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.118ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.324 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd3_1 to testcase/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.AQ      Tcko                  0.430   testcase/M_state_q_FSM_FFd3_3
                                                       testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D2       net (fanout=1)        0.919   testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.DMUX     Tcind                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D2       net (fanout=3)        1.044   testcase/alu/M_add_n
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y23.B5       net (fanout=7)        0.714   testcase/M_alu_io_led[16]
    SLICE_X7Y23.B        Tilo                  0.259   testcase/N65
                                                       testcase/M_state_q_FSM_FFd4-In8
    SLICE_X5Y23.D5       net (fanout=1)        0.438   testcase/M_state_q_FSM_FFd4-In8
    SLICE_X5Y23.D        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In9
    SLICE_X5Y23.C6       net (fanout=1)        0.143   testcase/M_state_q_FSM_FFd4-In9
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.CX       net (fanout=4)        1.049   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                      9.118ns (2.838ns logic, 6.280ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  10.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.116ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.324 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd3_1 to testcase/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.AQ      Tcko                  0.430   testcase/M_state_q_FSM_FFd3_3
                                                       testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D2       net (fanout=1)        0.919   testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.BMUX     Taxb                  0.403   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X4Y26.B2       net (fanout=1)        0.988   testcase/alu/result[1]
    SLICE_X4Y26.B        Tilo                  0.254   testcase/N34
                                                       testcase/alu/Mmux_io_led<16>2262
    SLICE_X4Y27.A3       net (fanout=2)        0.674   testcase/alu/Mmux_io_led<16>2261
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.CX       net (fanout=4)        1.049   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                      9.116ns (2.486ns logic, 6.630ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  10.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.115ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.324 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd3_1 to testcase/M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.AQ      Tcko                  0.430   testcase/M_state_q_FSM_FFd3_3
                                                       testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D2       net (fanout=1)        0.919   testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.COUT     Taxcy                 0.259   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X6Y26.CIN      net (fanout=1)        0.003   testcase/alu/compare/add/Maddsub_result_cy[3]
    SLICE_X6Y26.CMUX     Tcinc                 0.289   testcase/alu/compare/add/Maddsub_result_cy[7]
                                                       testcase/alu/compare/add/Maddsub_result_cy<7>
    SLICE_X4Y27.D3       net (fanout=2)        0.779   testcase/alu/result[6]
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.AX       net (fanout=4)        0.840   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      9.115ns (2.833ns logic, 6.282ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  10.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testcase/M_state_q_FSM_FFd3_1 (FF)
  Destination:          testcase/M_state_q_FSM_FFd4_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.101ns (Levels of Logic = 7)
  Clock Path Skew:      -0.011ns (0.324 - 0.335)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testcase/M_state_q_FSM_FFd3_1 to testcase/M_state_q_FSM_FFd4_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.AQ      Tcko                  0.430   testcase/M_state_q_FSM_FFd3_3
                                                       testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D2       net (fanout=1)        0.919   testcase/M_state_q_FSM_FFd3_1
    SLICE_X9Y21.D        Tilo                  0.259   testcase/io_dip[16]
                                                       testcase/M_state_q_io_dip<16>1
    SLICE_X6Y25.AX       net (fanout=11)       1.229   testcase/io_dip[16]
    SLICE_X6Y25.AMUX     Taxa                  0.294   testcase/alu/compare/add/Maddsub_result_cy[3]
                                                       testcase/alu/compare/add/Maddsub_result_cy<3>
    SLICE_X4Y27.D4       net (fanout=7)        0.813   testcase/alu/M_adder_io_led2[0]
    SLICE_X4Y27.CMUX     Topdc                 0.456   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2263_SW1_F
                                                       testcase/alu/Mmux_io_led<16>2263_SW1
    SLICE_X4Y27.A2       net (fanout=1)        0.741   testcase/alu/N61
    SLICE_X4Y27.A        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In5
                                                       testcase/alu/Mmux_io_led<16>2265
    SLICE_X7Y26.C3       net (fanout=7)        0.608   testcase/M_alu_io_led[16]
    SLICE_X7Y26.C        Tilo                  0.259   testcase/M_state_q_FSM_FFd4-In13
                                                       testcase/M_state_q_FSM_FFd4-In14
    SLICE_X4Y25.D6       net (fanout=1)        0.378   testcase/M_state_q_FSM_FFd4-In15
    SLICE_X4Y25.D        Tilo                  0.254   testcase/M_state_q_FSM_FFd4-In17
                                                       testcase/M_state_q_FSM_FFd4-In16
    SLICE_X5Y23.C1       net (fanout=1)        0.785   testcase/M_state_q_FSM_FFd4-In17
    SLICE_X5Y23.C        Tilo                  0.259   M_state_q_FSM_FFd4
                                                       testcase/M_state_q_FSM_FFd4-In17
    SLICE_X7Y21.CX       net (fanout=4)        1.049   testcase/M_state_q_FSM_FFd4-In
    SLICE_X7Y21.CLK      Tdick                 0.114   testcase/M_state_q_FSM_FFd4_4
                                                       testcase/M_state_q_FSM_FFd4_3
    -------------------------------------------------  ---------------------------
    Total                                      9.101ns (2.579ns logic, 6.522ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[26]/CLK
  Logical resource: testcase/blink/M_holder_q_25/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[26]/CLK
  Logical resource: testcase/blink/M_holder_q_26/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testcase/M_state_q_FSM_FFd2_4/CLK
  Logical resource: testcase/M_state_q_FSM_FFd2_1/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testcase/M_state_q_FSM_FFd2_4/CLK
  Logical resource: testcase/M_state_q_FSM_FFd2_2/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testcase/M_state_q_FSM_FFd2_4/CLK
  Logical resource: testcase/M_state_q_FSM_FFd2_3/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testcase/M_state_q_FSM_FFd2_4/CLK
  Logical resource: testcase/M_state_q_FSM_FFd2_4/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[3]/CLK
  Logical resource: testcase/blink/M_counter_q_0/CK
  Location pin: SLICE_X18Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[3]/CLK
  Logical resource: testcase/blink/M_counter_q_1/CK
  Location pin: SLICE_X18Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[3]/CLK
  Logical resource: testcase/blink/M_counter_q_2/CK
  Location pin: SLICE_X18Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[3]/CLK
  Logical resource: testcase/blink/M_counter_q_3/CK
  Location pin: SLICE_X18Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[7]/CLK
  Logical resource: testcase/blink/M_counter_q_4/CK
  Location pin: SLICE_X18Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[7]/CLK
  Logical resource: testcase/blink/M_counter_q_5/CK
  Location pin: SLICE_X18Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[7]/CLK
  Logical resource: testcase/blink/M_counter_q_6/CK
  Location pin: SLICE_X18Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[7]/CLK
  Logical resource: testcase/blink/M_counter_q_7/CK
  Location pin: SLICE_X18Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[11]/CLK
  Logical resource: testcase/blink/M_counter_q_8/CK
  Location pin: SLICE_X18Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[11]/CLK
  Logical resource: testcase/blink/M_counter_q_9/CK
  Location pin: SLICE_X18Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[11]/CLK
  Logical resource: testcase/blink/M_counter_q_10/CK
  Location pin: SLICE_X18Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[11]/CLK
  Logical resource: testcase/blink/M_counter_q_11/CK
  Location pin: SLICE_X18Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[15]/CLK
  Logical resource: testcase/blink/M_counter_q_12/CK
  Location pin: SLICE_X18Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[15]/CLK
  Logical resource: testcase/blink/M_counter_q_13/CK
  Location pin: SLICE_X18Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[15]/CLK
  Logical resource: testcase/blink/M_counter_q_14/CK
  Location pin: SLICE_X18Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[15]/CLK
  Logical resource: testcase/blink/M_counter_q_15/CK
  Location pin: SLICE_X18Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[19]/CLK
  Logical resource: testcase/blink/M_counter_q_16/CK
  Location pin: SLICE_X18Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[19]/CLK
  Logical resource: testcase/blink/M_counter_q_17/CK
  Location pin: SLICE_X18Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[19]/CLK
  Logical resource: testcase/blink/M_counter_q_18/CK
  Location pin: SLICE_X18Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[19]/CLK
  Logical resource: testcase/blink/M_counter_q_19/CK
  Location pin: SLICE_X18Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[23]/CLK
  Logical resource: testcase/blink/M_counter_q_20/CK
  Location pin: SLICE_X18Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[23]/CLK
  Logical resource: testcase/blink/M_counter_q_21/CK
  Location pin: SLICE_X18Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: testcase/M_blink_hold[23]/CLK
  Logical resource: testcase/blink/M_counter_q_22/CK
  Location pin: SLICE_X18Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.635|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 36442 paths, 0 nets, and 663 connections

Design statistics:
   Minimum period:   9.635ns{1}   (Maximum frequency: 103.788MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 21 12:25:55 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



