

================================================================
== Vitis HLS Report for 'spmv'
================================================================
* Date:           Wed May  7 15:34:00 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     2965|  3298933|  14.825 us|  16.495 ms|  2966|  3298934|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- spmv_1  |     2964|  3298932|  6 ~ 6678|          -|          -|   494|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 7 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [spmv.c:8]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %val_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %val_r"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rowDelimiters, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rowDelimiters"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vec, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %vec"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_r"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln12 = store i9 0, i9 %i" [spmv.c:12]   --->   Operation 19 'store' 'store_ln12' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln12 = br void %spmv_2" [spmv.c:12]   --->   Operation 20 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [spmv.c:16]   --->   Operation 21 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.59ns)   --->   "%icmp_ln12 = icmp_eq  i9 %i_1, i9 494" [spmv.c:12]   --->   Operation 22 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 494, i64 494, i64 494"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.71ns)   --->   "%add_ln16 = add i9 %i_1, i9 1" [spmv.c:16]   --->   Operation 24 'add' 'add_ln16' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %spmv_2.split, void %for.end17" [spmv.c:12]   --->   Operation 25 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i9 %i_1" [spmv.c:12]   --->   Operation 26 'zext' 'zext_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %i_1, i2 0" [spmv.c:15]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%rowDelimiters_addr = getelementptr i32 %rowDelimiters, i64 0, i64 %zext_ln12" [spmv.c:15]   --->   Operation 28 'getelementptr' 'rowDelimiters_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.19ns)   --->   "%tmp_begin = load i9 %rowDelimiters_addr" [spmv.c:15]   --->   Operation 29 'load' 'tmp_begin' <Predicate = (!icmp_ln12)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 495> <RAM>
ST_2 : Operation 30 [1/1] (0.73ns)   --->   "%add_ln16_1 = add i11 %shl_ln, i11 4" [spmv.c:16]   --->   Operation 30 'add' 'add_ln16_1' <Predicate = (!icmp_ln12)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln16_1, i32 2, i32 10" [spmv.c:16]   --->   Operation 31 'partselect' 'lshr_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i9 %lshr_ln" [spmv.c:16]   --->   Operation 32 'zext' 'zext_ln16' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%rowDelimiters_addr_1 = getelementptr i32 %rowDelimiters, i64 0, i64 %zext_ln16" [spmv.c:16]   --->   Operation 33 'getelementptr' 'rowDelimiters_addr_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.19ns)   --->   "%tmp_end = load i9 %rowDelimiters_addr_1" [spmv.c:16]   --->   Operation 34 'load' 'tmp_end' <Predicate = (!icmp_ln12)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 495> <RAM>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln12 = store i9 %add_ln16, i9 %i" [spmv.c:12]   --->   Operation 35 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [spmv.c:24]   --->   Operation 36 'ret' 'ret_ln24' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 37 [1/2] (1.19ns)   --->   "%tmp_begin = load i9 %rowDelimiters_addr" [spmv.c:15]   --->   Operation 37 'load' 'tmp_begin' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 495> <RAM>
ST_3 : Operation 38 [1/2] (1.19ns)   --->   "%tmp_end = load i9 %rowDelimiters_addr_1" [spmv.c:16]   --->   Operation 38 'load' 'tmp_end' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 495> <RAM>
ST_3 : Operation 39 [2/2] (0.38ns)   --->   "%call_ln15 = call void @spmv_Pipeline_spmv_2, i32 %tmp_begin, i32 %tmp_end, i64 %val_r, i32 %cols, i64 %vec, i64 %sum_loc" [spmv.c:15]   --->   Operation 39 'call' 'call_ln15' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln15 = call void @spmv_Pipeline_spmv_2, i32 %tmp_begin, i32 %tmp_end, i64 %val_r, i32 %cols, i64 %vec, i64 %sum_loc" [spmv.c:15]   --->   Operation 40 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [spmv.c:10]   --->   Operation 41 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%sum_loc_load = load i64 %sum_loc"   --->   Operation 42 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i64 %sum_loc_load" [spmv.c:22]   --->   Operation 43 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i64 %out_r, i64 0, i64 %zext_ln12" [spmv.c:22]   --->   Operation 44 'getelementptr' 'out_r_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.20ns)   --->   "%store_ln22 = store i64 %bitcast_ln22, i9 %out_r_addr" [spmv.c:22]   --->   Operation 45 'store' 'store_ln22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 494> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln12 = br void %spmv_2" [spmv.c:12]   --->   Operation 46 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'store' operation ('store_ln12', spmv.c:12) of constant 0 on local variable 'i' [19]  (0.387 ns)

 <State 2>: 1.93ns
The critical path consists of the following:
	'load' operation ('i', spmv.c:16) on local variable 'i' [22]  (0 ns)
	'add' operation ('add_ln16_1', spmv.c:16) [33]  (0.735 ns)
	'getelementptr' operation ('rowDelimiters_addr_1', spmv.c:16) [36]  (0 ns)
	'load' operation ('tmp_end', spmv.c:16) on array 'rowDelimiters' [37]  (1.2 ns)

 <State 3>: 1.58ns
The critical path consists of the following:
	'load' operation ('tmp_begin', spmv.c:15) on array 'rowDelimiters' [32]  (1.2 ns)
	'call' operation ('call_ln15', spmv.c:15) to 'spmv_Pipeline_spmv_2' [38]  (0.387 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.2ns
The critical path consists of the following:
	'load' operation ('sum_loc_load') on local variable 'sum_loc' [39]  (0 ns)
	'store' operation ('store_ln22', spmv.c:22) of variable 'bitcast_ln22', spmv.c:22 on array 'out_r' [42]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
