<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/tiva/chip/lm3s_syscontrol.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_be86ff29f706306a10d5a26b6c845751.html">tiva</a></li><li class="navelem"><a class="el" href="dir_84bcfa4e55496c777103e3d6cc8e0042.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">lm3s_syscontrol.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/tiva/chip/lm3s_syscontrol.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2009-2010, 2013 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_TIVA_CHIP_LM3S_SYSCONTROL_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_TIVA_CHIP_LM3S_SYSCONTROL_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* System Control Register Offsets **************************************************/</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define TIVA_SYSCON_DID0_OFFSET       0x000 </span><span class="comment">/* Device Identification 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DID1_OFFSET       0x004 </span><span class="comment">/* Device Identification 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DC0_OFFSET        0x008 </span><span class="comment">/* Device Capabilities 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DC1_OFFSET        0x010 </span><span class="comment">/* Device Capabilities 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DC2_OFFSET        0x014 </span><span class="comment">/* Device Capabilities 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DC3_OFFSET        0x018 </span><span class="comment">/* Device Capabilities 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DC4_OFFSET        0x01c </span><span class="comment">/* Device Capabilities 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_PBORCTL_OFFSET    0x030 </span><span class="comment">/* Brown-Out Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_LDOPCTL_OFFSET    0x034 </span><span class="comment">/* LDO Power Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_SRCR0_OFFSET      0x040 </span><span class="comment">/* Software Reset Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_SRCR1_OFFSET      0x044 </span><span class="comment">/* Software Reset Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_SRCR2_OFFSET      0x048 </span><span class="comment">/* Software Reset Control 2*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_RIS_OFFSET        0x050 </span><span class="comment">/* Raw Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_IMC_OFFSET        0x054 </span><span class="comment">/* Interrupt Mask Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_MISC_OFFSET       0x058 </span><span class="comment">/* Masked Interrupt Status and Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_RESC_OFFSET       0x05c </span><span class="comment">/* Reset Cause */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_RCC_OFFSET        0x060 </span><span class="comment">/* Run-Mode Clock Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_PLLCFG_OFFSET     0x064 </span><span class="comment">/* XTAL to PLL Translation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_RCC2_OFFSET       0x070 </span><span class="comment">/* Run-Mode Clock Configuration 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_RCGC0_OFFSET      0x100 </span><span class="comment">/* Run Mode Clock Gating Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_RCGC1_OFFSET      0x104 </span><span class="comment">/* Run Mode Clock Gating Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_RCGC2_OFFSET      0x108 </span><span class="comment">/* Run Mode Clock Gating Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_SCGC0_OFFSET      0x110 </span><span class="comment">/* Sleep Mode Clock Gating Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_SCGC1_OFFSET      0x114 </span><span class="comment">/* Sleep Mode Clock Gating Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_SCGC2_OFFSET      0x118 </span><span class="comment">/* Sleep Mode Clock Gating Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DCGC0_OFFSET      0x120 </span><span class="comment">/* Deep Sleep Mode Clock Gating Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DCGC1_OFFSET      0x124 </span><span class="comment">/* Deep Sleep Mode Clock Gating Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DCGC2_OFFSET      0x128 </span><span class="comment">/* Deep Sleep Mode Clock Gating Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DSLPCLKCFG_OFFSET 0x144 </span><span class="comment">/* Deep Sleep Clock Configuration*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* System Control Register Addresses ************************************************/</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define TIVA_SYSCON_DID0              (TIVA_SYSCON_BASE + TIVA_SYSCON_DID0_OFFSET)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DID1              (TIVA_SYSCON_BASE + TIVA_SYSCON_DID1_OFFSET)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DC0               (TIVA_SYSCON_BASE + TIVA_SYSCON_DC0_OFFSET)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DC1               (TIVA_SYSCON_BASE + TIVA_SYSCON_DC1_OFFSET)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DC2               (TIVA_SYSCON_BASE + TIVA_SYSCON_DC2_OFFSET)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DC3               (TIVA_SYSCON_BASE + TIVA_SYSCON_DC3_OFFSET)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DC4               (TIVA_SYSCON_BASE + TIVA_SYSCON_DC4_OFFSET)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_PBORCTL           (TIVA_SYSCON_BASE + TIVA_SYSCON_PBORCTL_OFFSET)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_LDOPCTL           (TIVA_SYSCON_BASE + TIVA_SYSCON_LDOPCTL_OFFSET)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_SRCR0             (TIVA_SYSCON_BASE + TIVA_SYSCON_SRCR0_OFFSET)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_SRCR1             (TIVA_SYSCON_BASE + TIVA_SYSCON_SRCR1_OFFSET)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_SRCR2             (TIVA_SYSCON_BASE + TIVA_SYSCON_SRCR2_OFFSET)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_RIS               (TIVA_SYSCON_BASE + TIVA_SYSCON_RIS_OFFSET)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_IMC               (TIVA_SYSCON_BASE + TIVA_SYSCON_IMC_OFFSET)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_MISC              (TIVA_SYSCON_BASE + TIVA_SYSCON_MISC_OFFSET)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_RESC              (TIVA_SYSCON_BASE + TIVA_SYSCON_RESC_OFFSET)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_RCC               (TIVA_SYSCON_BASE + TIVA_SYSCON_RCC_OFFSET)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_PLLCFG            (TIVA_SYSCON_BASE + TIVA_SYSCON_PLLCFG_OFFSET)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_RCC2              (TIVA_SYSCON_BASE + TIVA_SYSCON_RCC2_OFFSET)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_RCGC0             (TIVA_SYSCON_BASE + TIVA_SYSCON_RCGC0_OFFSET)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_RCGC1             (TIVA_SYSCON_BASE + TIVA_SYSCON_RCGC1_OFFSET)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_RCGC2             (TIVA_SYSCON_BASE + TIVA_SYSCON_RCGC2_OFFSET)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_SCGC0             (TIVA_SYSCON_BASE + TIVA_SYSCON_SCGC0_OFFSET)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_SCGC1             (TIVA_SYSCON_BASE + TIVA_SYSCON_SCGC1_OFFSET)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_SCGC2             (TIVA_SYSCON_BASE + TIVA_SYSCON_SCGC2_OFFSET)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DCGC0             (TIVA_SYSCON_BASE + TIVA_SYSCON_DCGC0_OFFSET)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DCGC1             (TIVA_SYSCON_BASE + TIVA_SYSCON_DCGC1_OFFSET)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DCGC2             (TIVA_SYSCON_BASE + TIVA_SYSCON_DCGC2_OFFSET)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIVA_SYSCON_DSLPCLKCFG        (TIVA_SYSCON_BASE + TIVA_SYSCON_DSLPCLKCFG_OFFSET)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* System Control Register Bit Definitions ******************************************/</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* Device Identification 0 (DID0), offset 0x000 */</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define SYSCON_DID0_MINOR_SHIFT       0         </span><span class="comment">/* Bits 7-0: Minor Revision of the device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID0_MINOR_MASK        (0xff &lt;&lt; SYSCON_DID0_MINOR_SHIFT)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID0_MAJOR_SHIFT       8         </span><span class="comment">/* Bits 15-8: Major Revision of the device */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID0_MAJOR_MASK        (0xff &lt;&lt; SYSCON_DID0_MAJOR_SHIFT)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID0_CLASS_SHIFT       16        </span><span class="comment">/* Bits 23-16: Device Class */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID0_CLASS_MASK        (0xff &lt;&lt; SYSCON_DID0_CLASS_SHIFT)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID0_VER_SHIFT         28        </span><span class="comment">/* Bits 30-28: DID0 Version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID0_VER_MASK          (7 &lt;&lt; SYSCON_DID0_VER_SHIFT)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* Device Identification 1 (DID1), offset 0x004 */</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define SYSCON_DID1_QUAL_SHIFT        0         </span><span class="comment">/* Bits 1-0: Qualification Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID1_QUAL_MASK         (0x03 &lt;&lt; SYSCON_DID1_QUAL_SHIFT)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID1_ROHS              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: RoHS-Compliance */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID1_PKG_SHIFT         3 </span><span class="comment">/* Bits 4-3: Package Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID1_PKG_MASK          (0x03 &lt;&lt; SYSCON_DID1_PKG_SHIFT)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID1_TEMP_SHIFT        5         </span><span class="comment">/* Bits 7-5: Temperature Range */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID1_TEMP_MASK         (0x07 &lt;&lt; SYSCON_DID1_TEMP_SHIFT)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID1_PINCOUNT_SHIFT    13        </span><span class="comment">/* Bits 15-13: Package Pin Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID1_PINCOUNT_MASK     (0x07 &lt;&lt; SYSCON_DID1_PINCOUNT_SHIFT)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID1_PARTNO_SHIFT      16        </span><span class="comment">/* Bits 23-16: Part Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID1_PARTNO_MASK       (0xff &lt;&lt; SYSCON_DID1_PARTNO_SHIFT)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID1_FAM_SHIFT         24        </span><span class="comment">/* Bits 27-24: Family */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID1_FAM_MASK          (0x0f &lt;&lt; SYSCON_DID1_FAM_SHIFT)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID1_VER_SHIFT         28        </span><span class="comment">/* Bits 31-28:  DID1 Version */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DID1_VER_MASK          (0x0f &lt;&lt; SYSCON_DID1_VER_SHIFT)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* Device Capabilities 0 (DC0), offset 0x008 */</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define SYSCON_DC0_FLASHSZ_SHIFT      0         </span><span class="comment">/* Bits 15-0: FLASH Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC0_FLASHSZ_MASK       (0xffff &lt;&lt; SYSCON_DC0_FLASHSZ_SHIFT)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC0_SRAMSZ_SHIFT       16        </span><span class="comment">/* Bits 31-16: SRAM Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC0_SRAMSZ_MASK        (0xffff &lt;&lt; SYSCON_DC0_SRAMSZ_SHIFT)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* Device Capabilities 1 (DC1), offset 0x010 */</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define SYSCON_DC1_JTAG               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: JTAG Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC1_SWD                (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: SWD Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC1_SWO                (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: SWO Trace Port Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC1_WDT                (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Watchdog Timer Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC1_PLL                (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: PLL Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC1_TEMPSNS            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: Temp Sensor Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC1_HIB                (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Hibernation Module Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC1_MPU                (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: MPU Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC1_MAXADCSPD_SHIFT    8         </span><span class="comment">/* Bits 9-8: Max ADC Speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC1_MAXADCSPD_MASK     (0x03 &lt;&lt; SYSCON_DC1_MAXADCSPD_SHIFT)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC1_ADC                (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: ADC Module Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC1_MINSYSDIV_SHIFT    12        </span><span class="comment">/* Bits 15-12: System Clock Divider Minimum */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC1_MINSYSDIV_MASK     (0x0f &lt;&lt; SYSCON_DC1_MINSYSDIV_SHIFT)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* Device Capabilities 2 (DC2), offset 0x014 */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define SYSCON_DC2_UART0              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: UART0 Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC2_UART1              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: UART1 Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC2_SSI0               (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: SSI0 Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC2_SSI1               (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: SSI1 Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC2_I2C0               (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: I2C Module 0 Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC2_I2C1               (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: I2C Module 1 Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC2_TIMER0             (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Timer 0 Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC2_TIMER1             (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Timer 1 Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC2_TIMER2             (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Timer 2 Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC2_TIMER3             (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Timer 3 Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC2_COMP0              (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Analog Comparator 0 Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC2_COMP1              (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Analog Comparator 1 Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* Device Capabilities 3 (DC3), offset 0x018 */</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define SYSCON_DC3_C0MINUS            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: C0- Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_C0PLUS             (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: C0+ Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_C0O                (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: C0o Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_C1MINUS            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: C1- Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_C1PLUS             (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: C1+ Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_ADC0               (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: ADC0 Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_ADC1               (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: ADC1 Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_ADC2               (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: ADC2 Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_ADC3               (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: ADC3 Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_ADC4               (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: ADC4 Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_ADC5               (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: ADC5 Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_ADC6               (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: ADC6 Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_ADC7               (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: ADC7 Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_CCP0               (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: CCP0 Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_CCP1               (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: CCP1 Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_CCP2               (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: CCP2 Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_CCP3               (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: CCP3 Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_CCP4               (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: CCP4 Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_CCP5               (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: CCP5 Pin Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC3_32KHZ              (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: 32KHz Input Clock Available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* Device Capabilities 4 (DC4), offset 0x01c */</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define SYSCON_DC4_GPIO(n)            (1 &lt;&lt; (n))</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC4_GPIOA              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: GPIO Port A Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC4_GPIOB              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: GPIO Port B Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC4_GPIOC              (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: GPIO Port C Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC4_GPIOD              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: GPIO Port D Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC4_GPIOE              (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: GPIO Port E Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC4_GPIOF              (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: GPIO Port F Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC4_GPIOG              (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: GPIO Port G Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC4_GPIOH              (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: GPIO Port H Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC4_EMAC0              (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Ethernet MAC0 Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DC4_EPHY0              (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Ethernet PHY0 Present */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/* Brown-Out Reset Control (PBORCTL), offset 0x030 */</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define SYSCON_PBORCTL_BORIOR         (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: BOR Interrupt or Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* LDO Power Control (LDOPCTL), offset 0x034 */</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define SYSCON_LDOPCTL_VADJ_SHIFT     0         </span><span class="comment">/* Bits 5-0: LDO Output Voltage */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_LDOPCTL_VADJ_MASK      (0x3f &lt;&lt; SYSCON_LDOPCTL_VADJ_SHIFT)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_LPDOPCTL_2500MV      (0x00 &lt;&lt; SYSCON_LDOPCTL_VADJ_SHIFT) </span><span class="comment">/* 2.5V (reset)*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_LPDOPCTL_2450MV      (0x01 &lt;&lt; SYSCON_LDOPCTL_VADJ_SHIFT) </span><span class="comment">/* 2.45V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_LPDOPCTL_2400MV      (0x02 &lt;&lt; SYSCON_LDOPCTL_VADJ_SHIFT) </span><span class="comment">/* 2.4V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_LPDOPCTL_2350MV      (0x03 &lt;&lt; SYSCON_LDOPCTL_VADJ_SHIFT) </span><span class="comment">/* 2.35V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_LPDOPCTL_2300MV      (0x04 &lt;&lt; SYSCON_LDOPCTL_VADJ_SHIFT) </span><span class="comment">/* 2.3V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_LPDOPCTL_2250MV      (0x05 &lt;&lt; SYSCON_LDOPCTL_VADJ_SHIFT) </span><span class="comment">/* 2.25V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_LPDOPCTL_2750MV      (0x1b &lt;&lt; SYSCON_LDOPCTL_VADJ_SHIFT) </span><span class="comment">/* 2.75V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_LPDOPCTL_2700MV      (0x1c &lt;&lt; SYSCON_LDOPCTL_VADJ_SHIFT) </span><span class="comment">/* 2.7V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_LPDOPCTL_2650MV      (0x1d &lt;&lt; SYSCON_LDOPCTL_VADJ_SHIFT) </span><span class="comment">/* 2.65V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_LPDOPCTL_2600MV      (0x1e &lt;&lt; SYSCON_LDOPCTL_VADJ_SHIFT) </span><span class="comment">/* 2.6V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_LPDOPCTL_2550MV      (0x1f &lt;&lt; SYSCON_LDOPCTL_VADJ_SHIFT) </span><span class="comment">/* 2.55V */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/* Software Reset Control 0 (SRCR0), offset 0x040 */</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define SYSCON_SRCR0_WDT              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: WDT Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR0_HIB              (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: HIB Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR0_ADC              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: ADC0 Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* Software Reset Control 1 (SRCR1), offset 0x044 */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define SYSCON_SRCR1_UART0            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: UART0 Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR1_UART1            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: UART1 Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR1_SSI0             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: SSI0 Reset Control1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR1_SSI1             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: SSI1 Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR1_I2C0             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: I2C0 Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR1_I2C1             (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: I2C1 Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR1_TIMER0           (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Timer 0 Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR1_TIMER1           (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Timer 1 Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR1_TIMER2           (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Timer 2 Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR1_TIMER3           (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Timer 3 Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR1_COMP0            (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Analog Comp 0 Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR1_COMP1            (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Analog Comp 1 Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/* Software Reset Control 2 (SRCR2), offset 0x048 */</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define SYSCON_SRCR2_GPIO(n)          (1 &lt;&lt; (n))</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR2_GPIOA            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Port A Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR2_GPIOB            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Port B Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR2_GPIOC            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Port C Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR2_GPIOD            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Port D Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR2_GPIOE            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Port E Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR2_GPIOF            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: Port F Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR2_GPIOG            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Port G Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR2_GPIOH            (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Port H Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR2_EMAC0            (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: MAC0 Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SRCR2_EPHY0            (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: PHY0 Reset Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/* Raw Interrupt Status (RIS), offset 0x050 */</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define SYSCON_RIS_BORRIS             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Brown-Out Reset Raw Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RIS_PLLLRIS            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: PLL Lock Raw Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/* Interrupt Mask Control (IMC), offset 0x054 */</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define SYSCON_IMC_BORIM              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Brown-Out Reset Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_IMC_PLLLIM             (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: PLL Lock Interrupt Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/* Masked Interrupt Status and Clear (MISC), offset 0x058 */</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define SYSCON_MISC_BORMIS            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: BOR Masked Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_MISC_PLLLMIS           (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: PLL Lock Masked Interrupt Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* Reset Cause (RESC), offset 0x05C */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define SYSCON_RESC_EXT               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: External Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RESC_POR               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Power-On Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RESC_BOR               (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Brown-Out Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RESC_WDT               (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Watchdog Timer Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RESC_SW                (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/* Run-Mode Clock Configuration (RCC), offset 0x060 */</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define SYSCON_RCC_MOSCDIS            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Main Oscillator Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCC_IOSCDIS            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Internal Oscillator Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCC_OSCSRC_SHIFT       4         </span><span class="comment">/* Bits 5-4: Oscillator Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCC_OSCSRC_MASK        (0x03 &lt;&lt; SYSCON_RCC_OSCSRC_SHIFT)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_OSCSRC_MOSC      (0 &lt;&lt; SYSCON_RCC_OSCSRC_SHIFT) </span><span class="comment">/* Main oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_OSCSRC_PIOSC     (1 &lt;&lt; SYSCON_RCC_OSCSRC_SHIFT) </span><span class="comment">/* Internal oscillator (reset) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_OSCSRC_PIOSC4    (2 &lt;&lt; SYSCON_RCC_OSCSRC_SHIFT) </span><span class="comment">/* Internal oscillator / 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_OSCSRC_LFIOSC    (3 &lt;&lt; SYSCON_RCC_OSCSRC_SHIFT) </span><span class="comment">/* 30KHz internal oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCC_XTAL_SHIFT         6         </span><span class="comment">/* Bits 10-6: Crystal Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCC_XTAL_MASK          (0x1f &lt;&lt; SYSCON_RCC_XTAL_SHIFT)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL1000KHZ      ( 0 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 1.0000MHz (NO PLL) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL1843KHZ      ( 1 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 1.8432MHz (NO PLL) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL2000KHZ      ( 2 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 2.0000MHz (NO PLL) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL2580KHZ      ( 3 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 2.4576MHz (NO PLL) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL3580KHZ      ( 4 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 3.5795MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL3686KHZ      ( 5 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 3.6864MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL4000KHZ      ( 6 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 4.0000MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL4096KHZ      ( 7 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 4.0960MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL4915KHZ      ( 8 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 4.9152MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL5000KHZ      ( 9 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 5.0000MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL5120KHZ      (10 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 5.1200MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL6000KHZ      (11 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 6.0000MHz (reset value) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL6144KHZ      (12 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 6.1440MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL7373KHZ      (13 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 7.3728MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL8000KHZ      (14 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 8.0000MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL8192KHZ      (15 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 8.1920MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef CONFIG_ARCH_CHIP_LM3S9B96</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL10000KHZ     (16 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 10.0 MHz (USB) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL12000KHZ     (17 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 12.0 MHz (USB) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL12888KHZ     (18 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 12.288 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL13560KHZ     (19 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 13.56 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL14318KHZ     (20 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 14.31818 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL16000KHZ     (21 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 16.0 MHz (USB) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_XTAL16384KHZ     (22 &lt;&lt; SYSCON_RCC_XTAL_SHIFT)  </span><span class="comment">/* 16.384 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCC_BYPASS             (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: PLL Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCC_PWRDN              (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: PLL Power Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCC_USESYSDIV          (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: Enable System Clock Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCC_SYSDIV_SHIFT       23        </span><span class="comment">/* Bits 26-23: System Clock Divisor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCC_SYSDIV_MASK        (0x0f &lt;&lt; SYSCON_RCC_SYSDIV_SHIFT)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC_SYSDIV(n)        (((n)-1) &lt;&lt; SYSCON_RCC_SYSDIV_SHIFT)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCC_ACG                (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: Auto Clock Gating */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* XTAL to PLL Translation (PLLCFG), offset 0x064 */</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define SYSCON_PLLCFG_F_SHIFT         5         </span><span class="comment">/* Bits 13-5: PLL F Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLLCFG_F_MASK          (0x1ff &lt;&lt; SYSCON_PLLCFG_F_SHIFT)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLLCFG_R_SHIFT         0         </span><span class="comment">/* Bits 4-0: PLL R Value  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_PLLCFG_R_MASK          (0x1f &lt;&lt; SYSCON_PLLCFG_R_SHIFT)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/* Run-Mode Clock Configuration 2 (RCC2), offset 0x070 */</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define SYSCON_RCC2_OSCSRC2_SHIFT     4         </span><span class="comment">/* Bits 6-4: Oscillator Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCC2_OSCSRC2_MASK      (0x07 &lt;&lt; SYSCON_RCC2_OSCSRC2_SHIFT)</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC2_OSCSRC2_MOSC     (0 &lt;&lt; SYSCON_RCC2_OSCSRC2_SHIFT) </span><span class="comment">/* Main oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC2_OSCSRC2_PIOSC    (1 &lt;&lt; SYSCON_RCC2_OSCSRC2_SHIFT) </span><span class="comment">/* Internal oscillator (reset) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC2_OSCSRC2_PIOSC4   (2 &lt;&lt; SYSCON_RCC2_OSCSRC2_SHIFT) </span><span class="comment">/* Internal oscillator / 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC2_OSCSRC2_LFIOSC   (3 &lt;&lt; SYSCON_RCC2_OSCSRC2_SHIFT) </span><span class="comment">/* 30KHz internal oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC2_OSCSRC2_32768HZ  (7 &lt;&lt; SYSCON_RCC2_OSCSRC2_SHIFT) </span><span class="comment">/* 32.768KHz external oscillator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCC2_BYPASS2           (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Bypass PLL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCC2_PWRDN2            (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Power-Down PLL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCC2_SYSDIV2_SHIFT     23        </span><span class="comment">/* Bits 28-23: System Clock Divisor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCC2_SYSDIV2_MASK      (0x3f &lt;&lt; SYSCON_RCC2_SYSDIV2_SHIFT)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SYSCON_RCC2_SYSDIV(n)       ((n-1) &lt;&lt; SYSCON_RCC2_SYSDIV2_SHIFT)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCC2_USERCC2           (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Use RCC2 When set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/* Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100 */</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define SYSCON_RCGC0_WDT              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: WDT Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC0_HIB              (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: HIB Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC0_MAXADCSPD_SHIFT  8         </span><span class="comment">/* Bits 9-8: ADC Sample Speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC0_MAXADCSPD_MASK   (0x03 &lt;&lt; SYSCON_RCGC0_MAXADCSPD_SHIFT)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC0_ADC              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: ADC0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/* Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104 */</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define SYSCON_RCGC1_UART0            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: UART0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC1_UART1            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: UART1 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC1_SSI0             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: SSI0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC1_SSI1             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: SSI1 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC1_I2C0             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: I2C0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC1_I2C1             (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: I2C1 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC1_TIMER0           (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Timer 0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC1_TIMER1           (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Timer 1 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC1_TIMER2           (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Timer 2 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC1_TIMER3           (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Timer 3 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC1_COMP0            (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Analog Comparator 0 Clock Gating */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC1_COMP1            (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Analog Comparator 1 Clock Gating */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/* Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108 */</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define SYSCON_RCGC2_GPIO(n)          (1 &lt;&lt; (n))</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC2_GPIOA            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Port A Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC2_GPIOB            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Port B Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC2_GPIOC            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Port C Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC2_GPIOD            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Port D Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC2_GPIOE            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Port E Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC2_GPIOF            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: Port F Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC2_GPIOG            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Port G Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC2_GPIOH            (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Port H Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC2_EMAC0            (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: MAC0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_RCGC2_EPHY0            (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: PHY0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">/* Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110 */</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define SYSCON_SCGC0_WDT              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: WDT Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC0_HIB              (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: HIB Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC0_MAXADCSPD_SHIFT  8         </span><span class="comment">/* Bits 9-8: ADC Sample Speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC0_MAXADCSPD_MASK   (0x03 &lt;&lt; SYSCON_SCGC0_MAXADCSPD_SHIFT)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC0_ADC              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: ADC0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">/* Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114 */</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define SYSCON_SCGC1_UART0            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: UART0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC1_UART1            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: UART1 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC1_SSI0             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: SSI0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC1_SSI1             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: SSI1 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC1_I2C0             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: I2C0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC1_I2C1             (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: I2C1 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC1_TIMER0           (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Timer 0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC1_TIMER1           (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Timer 1 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC1_TIMER2           (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Timer 2 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC1_TIMER3           (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Timer 3 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC1_COMP0            (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Analog Comparator 0 Clock Gating */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC1_COMP1            (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Analog Comparator 1 Clock Gating */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/* Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118 */</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define SYSCON_SCGC2_GPIO(n)          (1 &lt;&lt; (n))</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC2_GPIOA            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Port A Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC2_GPIOB            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Port B Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC2_GPIOC            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Port C Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC2_GPIOD            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Port D Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC2_GPIOE            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Port E Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC2_GPIOF            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: Port F Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC2_GPIOG            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Port G Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC2_GPIOH            (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Port H Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC2_EMAC0            (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: MAC0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_SCGC2_EPHY0            (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: PHY0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">/* Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120 */</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define SYSCON_DCGC0_WDT              (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: WDT Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC0_HIB              (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: HIB Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC0_MAXADCSPD_SHIFT  8         </span><span class="comment">/* Bits 9-8: ADC Sample Speed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC0_MAXADCSPD_MASK   (0x03 &lt;&lt; SYSCON_DCGC0_MAXADCSPD_SHIFT)</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC0_ADC              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: ADC0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/* Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 */</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define SYSCON_DCGC1_UART0            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: UART0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC1_UART1            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: UART1 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC1_SSI0             (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: SSI0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC1_SSI1             (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: SSI1 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC1_I2C0             (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: I2C0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC1_I2C1             (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: I2C1 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC1_TIMER0           (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Timer 0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC1_TIMER1           (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Timer 1 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC1_TIMER2           (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Timer 2 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC1_TIMER3           (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Timer 3 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC1_COMP0            (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Analog Comparator 0 Clock Gating */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC1_COMP1            (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Analog Comparator 1 Clock Gating */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">/* Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128 */</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define SYSCON_DCGC2_GPIO(n)          (1 &lt;&lt; (n))</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC2_GPIOA            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Port A Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC2_GPIOB            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Port B Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC2_GPIOC            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: Port C Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC2_GPIOD            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: Port D Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC2_GPIOE            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Port E Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC2_GPIOF            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: Port F Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC2_GPIOG            (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: Port G Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC2_GPIOH            (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Port H Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC2_EMAC0            (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: MAC0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DCGC2_EPHY0            (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: PHY0 Clock Gating Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/* Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144 */</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define SYSCON_DSLPCLKCFG_DSDIVORIDE_SHIFT 23 </span><span class="comment">/* Bits 28-23: Divider Field Override */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DSLPCLKCFG_DSDIVORIDE_MASK  (0x3f &lt;&lt; SYSCON_DSLPCLKCFG_DSDIVORIDE_SHIFT)</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DSLPCLKCFG_DSOSCSRC_SHIFT   4 </span><span class="comment">/* Bits 6-4: Clock Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SYSCON_DSLPCLKCFG_DSOSCSRC_MASK    (0x07 &lt;&lt; SYSCON_DSLPCLKCFG_DSOSCSRC_SHIFT)</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"> * Public Functions</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_TIVA_CHIP_LM3S_SYSCONTROL_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
