# Single-Cycle Processor  

## Overview  
The **Single-Cycle Processor** is a custom-designed processor implemented in **Verilog**, integrating essential components such as an **ALU, control unit, register file, and memory modules**. The processor executes each instruction in a **single clock cycle**, making it a streamlined and efficient architecture for fundamental computing tasks.  

## Features  
- **Processor Components**: Includes an ALU, control unit, register file, and memory modules.  
- **Instruction Execution**: Designed to process instructions in a **single cycle**, ensuring predictable performance.  
- **Verification & Debugging**: Utilized **VCS waveforms and testbenches** to validate functionality and correctness.  
- **Watchdog Timer**: Implemented for **cycle management and error handling**, improving fault tolerance in simulations.  

## Technologies Used  
- **Hardware Description Language**: Verilog  
- **Simulation & Debugging**: VCS waveforms, testbenches  

## Future Improvements
- Extend the design to a pipelined architecture for increased efficiency.
- Implement support for additional instruction sets.
- Optimize memory handling for better performance.
- This project demonstrates digital design, hardware verification, and processor architecture expertise, making it a strong foundation for more advanced computer engineering applications. ðŸš€
