<stg><name>clefia</name>


<trans_list>

<trans id="130" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="21" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="21" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
<literal name="icmp_ln398_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
<literal name="icmp_ln398_1" val="0"/>
<literal name="icmp_ln401_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="21" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
<literal name="icmp_ln398_1" val="0"/>
<literal name="icmp_ln401_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="22" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="23" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln451 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14

]]></Node>
<StgValue><ssdm name="spectopmodule_ln451"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pt, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pt

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %key_bitlen

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %key_bitlen, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %key_bitlen, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_enc, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_enc, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_enc, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Clefia_enc

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_dec, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_dec, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_dec, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Clefia_dec

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %key_bitlen_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %key_bitlen

]]></Node>
<StgValue><ssdm name="key_bitlen_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="64">
<![CDATA[
entry:18 %rk = alloca i64 1

]]></Node>
<StgValue><ssdm name="rk"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %icmp_ln395 = icmp_eq  i32 %key_bitlen_read, i32 128

]]></Node>
<StgValue><ssdm name="icmp_ln395"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:20 %br_ln395 = br i1 %icmp_ln395, void %if.else.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i:0 %icmp_ln398 = icmp_eq  i32 %key_bitlen_read, i32 192

]]></Node>
<StgValue><ssdm name="icmp_ln398"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:1 %br_ln398 = br i1 %icmp_ln398, void %if.else3.i, void %if.then2.i

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
<literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i:0 %icmp_ln401 = icmp_eq  i32 %key_bitlen_read, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln401"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
<literal name="icmp_ln398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else3.i:1 %br_ln401 = br i1 %icmp_ln401, void %while.body.i, void %if.then5.i

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
<literal name="icmp_ln398" val="0"/>
<literal name="icmp_ln401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8">
<![CDATA[
if.then5.i:0 %call_ln402 = call void @ClefiaKeySet256, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con256, i8 %skey

]]></Node>
<StgValue><ssdm name="call_ln402"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
<literal name="icmp_ln398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8">
<![CDATA[
if.then2.i:0 %call_ln399 = call void @ClefiaKeySet192, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con192, i8 %skey256

]]></Node>
<StgValue><ssdm name="call_ln399"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.then.i:0 %call_ln396 = call void @ClefiaKeySet128, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con128

]]></Node>
<StgValue><ssdm name="call_ln396"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="55" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
<literal name="icmp_ln398" val="0"/>
<literal name="icmp_ln401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8">
<![CDATA[
if.then5.i:0 %call_ln402 = call void @ClefiaKeySet256, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con256, i8 %skey

]]></Node>
<StgValue><ssdm name="call_ln402"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
<literal name="icmp_ln398" val="0"/>
<literal name="icmp_ln401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
if.then5.i:1 %br_ln403 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln403"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
<literal name="icmp_ln398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8">
<![CDATA[
if.then2.i:0 %call_ln399 = call void @ClefiaKeySet192, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con192, i8 %skey256

]]></Node>
<StgValue><ssdm name="call_ln399"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
<literal name="icmp_ln398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i:1 %br_ln400 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.then.i:0 %call_ln396 = call void @ClefiaKeySet128, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con128

]]></Node>
<StgValue><ssdm name="call_ln396"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:1 %br_ln397 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0">
<![CDATA[
while.body.i:0 %r = phi i5 18, void %if.then.i, i5 22, void %if.then2.i, i5 26, void %if.then5.i, i5 0, void %if.else3.i

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
while.body.i:1 %call_ln465 = call void @ClefiaEncrypt.1, i8 %Clefia_enc, i8 %pt, i8 %rk, i5 %r, i8 %clefia_s0, i8 %clefia_s1

]]></Node>
<StgValue><ssdm name="call_ln465"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
while.body.i:1 %call_ln465 = call void @ClefiaEncrypt.1, i8 %Clefia_enc, i8 %pt, i8 %rk, i5 %r, i8 %clefia_s0, i8 %clefia_s1

]]></Node>
<StgValue><ssdm name="call_ln465"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:2 %Clefia_enc_addr = getelementptr i8 %Clefia_enc, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:3 %ct_0 = load i4 %Clefia_enc_addr

]]></Node>
<StgValue><ssdm name="ct_0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:3 %ct_0 = load i4 %Clefia_enc_addr

]]></Node>
<StgValue><ssdm name="ct_0"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:4 %Clefia_enc_addr_1 = getelementptr i8 %Clefia_enc, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:5 %ct_1 = load i4 %Clefia_enc_addr_1

]]></Node>
<StgValue><ssdm name="ct_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:5 %ct_1 = load i4 %Clefia_enc_addr_1

]]></Node>
<StgValue><ssdm name="ct_1"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:6 %Clefia_enc_addr_2 = getelementptr i8 %Clefia_enc, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_2"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:7 %ct_2 = load i4 %Clefia_enc_addr_2

]]></Node>
<StgValue><ssdm name="ct_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="72" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:7 %ct_2 = load i4 %Clefia_enc_addr_2

]]></Node>
<StgValue><ssdm name="ct_2"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:8 %Clefia_enc_addr_3 = getelementptr i8 %Clefia_enc, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_3"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:9 %ct_3 = load i4 %Clefia_enc_addr_3

]]></Node>
<StgValue><ssdm name="ct_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:9 %ct_3 = load i4 %Clefia_enc_addr_3

]]></Node>
<StgValue><ssdm name="ct_3"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:10 %Clefia_enc_addr_4 = getelementptr i8 %Clefia_enc, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_4"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:11 %ct_4 = load i4 %Clefia_enc_addr_4

]]></Node>
<StgValue><ssdm name="ct_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="78" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:11 %ct_4 = load i4 %Clefia_enc_addr_4

]]></Node>
<StgValue><ssdm name="ct_4"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:12 %Clefia_enc_addr_5 = getelementptr i8 %Clefia_enc, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_5"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:13 %ct_5 = load i4 %Clefia_enc_addr_5

]]></Node>
<StgValue><ssdm name="ct_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="81" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:13 %ct_5 = load i4 %Clefia_enc_addr_5

]]></Node>
<StgValue><ssdm name="ct_5"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:14 %Clefia_enc_addr_6 = getelementptr i8 %Clefia_enc, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_6"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:15 %ct_6 = load i4 %Clefia_enc_addr_6

]]></Node>
<StgValue><ssdm name="ct_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:15 %ct_6 = load i4 %Clefia_enc_addr_6

]]></Node>
<StgValue><ssdm name="ct_6"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:16 %Clefia_enc_addr_7 = getelementptr i8 %Clefia_enc, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_7"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:17 %ct_7 = load i4 %Clefia_enc_addr_7

]]></Node>
<StgValue><ssdm name="ct_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="87" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:17 %ct_7 = load i4 %Clefia_enc_addr_7

]]></Node>
<StgValue><ssdm name="ct_7"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:18 %Clefia_enc_addr_8 = getelementptr i8 %Clefia_enc, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_8"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:19 %ct_8 = load i4 %Clefia_enc_addr_8

]]></Node>
<StgValue><ssdm name="ct_8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="90" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:19 %ct_8 = load i4 %Clefia_enc_addr_8

]]></Node>
<StgValue><ssdm name="ct_8"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:20 %Clefia_enc_addr_9 = getelementptr i8 %Clefia_enc, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_9"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:21 %ct_9 = load i4 %Clefia_enc_addr_9

]]></Node>
<StgValue><ssdm name="ct_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="93" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:21 %ct_9 = load i4 %Clefia_enc_addr_9

]]></Node>
<StgValue><ssdm name="ct_9"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:22 %Clefia_enc_addr_10 = getelementptr i8 %Clefia_enc, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_10"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:23 %ct_10 = load i4 %Clefia_enc_addr_10

]]></Node>
<StgValue><ssdm name="ct_10"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="96" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:23 %ct_10 = load i4 %Clefia_enc_addr_10

]]></Node>
<StgValue><ssdm name="ct_10"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:24 %Clefia_enc_addr_11 = getelementptr i8 %Clefia_enc, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_11"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:25 %ct_11 = load i4 %Clefia_enc_addr_11

]]></Node>
<StgValue><ssdm name="ct_11"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="99" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:25 %ct_11 = load i4 %Clefia_enc_addr_11

]]></Node>
<StgValue><ssdm name="ct_11"/></StgValue>
</operation>

<operation id="100" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:26 %Clefia_enc_addr_12 = getelementptr i8 %Clefia_enc, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_12"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:27 %ct_12 = load i4 %Clefia_enc_addr_12

]]></Node>
<StgValue><ssdm name="ct_12"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="102" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:27 %ct_12 = load i4 %Clefia_enc_addr_12

]]></Node>
<StgValue><ssdm name="ct_12"/></StgValue>
</operation>

<operation id="103" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:28 %Clefia_enc_addr_13 = getelementptr i8 %Clefia_enc, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_13"/></StgValue>
</operation>

<operation id="104" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:29 %ct_13 = load i4 %Clefia_enc_addr_13

]]></Node>
<StgValue><ssdm name="ct_13"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="105" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:29 %ct_13 = load i4 %Clefia_enc_addr_13

]]></Node>
<StgValue><ssdm name="ct_13"/></StgValue>
</operation>

<operation id="106" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:30 %Clefia_enc_addr_14 = getelementptr i8 %Clefia_enc, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_14"/></StgValue>
</operation>

<operation id="107" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:31 %ct_14 = load i4 %Clefia_enc_addr_14

]]></Node>
<StgValue><ssdm name="ct_14"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="108" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:31 %ct_14 = load i4 %Clefia_enc_addr_14

]]></Node>
<StgValue><ssdm name="ct_14"/></StgValue>
</operation>

<operation id="109" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:32 %Clefia_enc_addr_15 = getelementptr i8 %Clefia_enc, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="Clefia_enc_addr_15"/></StgValue>
</operation>

<operation id="110" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:33 %ct_15 = load i4 %Clefia_enc_addr_15

]]></Node>
<StgValue><ssdm name="ct_15"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="111" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:33 %ct_15 = load i4 %Clefia_enc_addr_15

]]></Node>
<StgValue><ssdm name="ct_15"/></StgValue>
</operation>

<operation id="112" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i:34 %br_ln395 = br i1 %icmp_ln395, void %if.else.i5, void %if.then.i3

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="113" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else.i5:0 %icmp_ln398_1 = icmp_eq  i32 %key_bitlen_read, i32 192

]]></Node>
<StgValue><ssdm name="icmp_ln398_1"/></StgValue>
</operation>

<operation id="114" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i5:1 %br_ln398 = br i1 %icmp_ln398_1, void %if.else3.i8, void %if.then2.i6

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>

<operation id="115" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
<literal name="icmp_ln398_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else3.i8:0 %icmp_ln401_1 = icmp_eq  i32 %key_bitlen_read, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln401_1"/></StgValue>
</operation>

<operation id="116" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
<literal name="icmp_ln398_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else3.i8:1 %br_ln401 = br i1 %icmp_ln401_1, void %ClefiaKeySet.exit11, void %if.then5.i9

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>

<operation id="117" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
<literal name="icmp_ln398_1" val="0"/>
<literal name="icmp_ln401_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then5.i9:0 %call_ln402 = call void @ClefiaKeySet256, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con256, i8 %skey

]]></Node>
<StgValue><ssdm name="call_ln402"/></StgValue>
</operation>

<operation id="118" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
<literal name="icmp_ln398_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then2.i6:0 %call_ln399 = call void @ClefiaKeySet192, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con192, i8 %skey256

]]></Node>
<StgValue><ssdm name="call_ln399"/></StgValue>
</operation>

<operation id="119" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then.i3:0 %call_ln396 = call void @ClefiaKeySet128, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con128

]]></Node>
<StgValue><ssdm name="call_ln396"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="120" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then5.i9:0 %call_ln402 = call void @ClefiaKeySet256, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con256, i8 %skey

]]></Node>
<StgValue><ssdm name="call_ln402"/></StgValue>
</operation>

<operation id="121" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
if.then5.i9:1 %br_ln403 = br void %ClefiaKeySet.exit11

]]></Node>
<StgValue><ssdm name="br_ln403"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="122" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.then2.i6:0 %call_ln399 = call void @ClefiaKeySet192, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con192, i8 %skey256

]]></Node>
<StgValue><ssdm name="call_ln399"/></StgValue>
</operation>

<operation id="123" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i6:1 %br_ln400 = br void %ClefiaKeySet.exit11

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="124" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.then.i3:0 %call_ln396 = call void @ClefiaKeySet128, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con128

]]></Node>
<StgValue><ssdm name="call_ln396"/></StgValue>
</operation>

<operation id="125" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
if.then.i3:1 %br_ln397 = br void %ClefiaKeySet.exit11

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="126" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0">
<![CDATA[
ClefiaKeySet.exit11:0 %r_1 = phi i5 18, void %if.then.i3, i5 22, void %if.then2.i6, i5 26, void %if.then5.i9, i5 0, void %if.else3.i8

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="127" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="5" op_20_bw="8" op_21_bw="8" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
ClefiaKeySet.exit11:1 %call_ln470 = call void @ClefiaDecrypt.1, i8 %Clefia_dec, i8 %ct_0, i8 %ct_1, i8 %ct_2, i8 %ct_3, i8 %ct_4, i8 %ct_5, i8 %ct_6, i8 %ct_7, i8 %ct_8, i8 %ct_9, i8 %ct_10, i8 %ct_11, i8 %ct_12, i8 %ct_13, i8 %ct_14, i8 %ct_15, i8 %rk, i5 %r_1, i8 %clefia_s0, i8 %clefia_s1

]]></Node>
<StgValue><ssdm name="call_ln470"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="128" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="5" op_20_bw="8" op_21_bw="8" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
ClefiaKeySet.exit11:1 %call_ln470 = call void @ClefiaDecrypt.1, i8 %Clefia_dec, i8 %ct_0, i8 %ct_1, i8 %ct_2, i8 %ct_3, i8 %ct_4, i8 %ct_5, i8 %ct_6, i8 %ct_7, i8 %ct_8, i8 %ct_9, i8 %ct_10, i8 %ct_11, i8 %ct_12, i8 %ct_13, i8 %ct_14, i8 %ct_15, i8 %rk, i5 %r_1, i8 %clefia_s0, i8 %clefia_s1

]]></Node>
<StgValue><ssdm name="call_ln470"/></StgValue>
</operation>

<operation id="129" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0">
<![CDATA[
ClefiaKeySet.exit11:2 %ret_ln471 = ret

]]></Node>
<StgValue><ssdm name="ret_ln471"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
