# VexRiscv IP
### Fusesoc cores for VexRiscv Generation
---

   author: Jay Convertino
   
   details: Fusesoc core files for RTL VexRiscv CPU generation
   
   license: MIT
   
---

### Version
#### Current
  - V1.0.0 - initial release

#### Previous
  - none

### Dependencies
  - git_pull, generator
  - VexRiscv, github repo
  - SpinalHDL, github repo

### IP available
  - ace_vexriscv_murax
  - ace_vexriscv_murax_sim
  - ruffle_axi_io
  - ruffle_axi_jtag_bscane
  - ruffle_wishbone_jtag_bscane
  - vexrsicv_smp_four

### cores
The cores folder contains all local cores built and based on VexRiscv

### fusesoc

  * fusesoc_info.core created.

#### TARGETS

  * default (for IP integration builds)
