// Seed: 3787617489
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  assign module_1.id_8 = 0;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_14;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd88,
    parameter id_8 = 32'd74
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  inout wire _id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire _id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_2,
      id_4,
      id_5,
      id_6,
      id_6,
      id_4,
      id_7,
      id_7,
      id_2,
      id_2
  );
  wire  id_9;
  logic id_10;
  ;
  logic id_11;
  ;
  wire [id_8 : -1] id_12;
  wire [1 : 1 'b0] id_13;
  wire [id_8 : (  id_3  )] id_14;
endmodule
