#-----------------------------------------------------------
# xsim v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 16 17:47:25 2018
# Process ID: 21936
# Current directory: /home/juju/mem_test_rw_seperate/ip/mem_prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/mem_hw/xsim_script.tcl}
# Log file: /home/juju/mem_test_rw_seperate/ip/mem_prj/solution1/sim/verilog/xsim.log
# Journal file: /home/juju/mem_test_rw_seperate/ip/mem_prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/mem_hw/xsim_script.tcl
# xsim {mem_hw} -autoloadwcfg -tclbatch {mem_hw.tcl}
Vivado Simulator 2017.4
Time resolution is 1 ps
source mem_hw.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "2000000"
// RTL Simulation : 1 / 2 [0.00%] @ "216290800000"
// RTL Simulation : 2 / 2 [100.00%] @ "432579600000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 432582800 ns : File "/home/juju/mem_test_rw_seperate/ip/mem_prj/solution1/sim/verilog/mem_hw.autotb.v" Line 471
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:43 . Memory (MB): peak = 1157.102 ; gain = 0.000 ; free physical = 150 ; free virtual = 16081
## quit
INFO: [Common 17-206] Exiting xsim at Wed May 16 17:48:23 2018...
