$date
	Sat Nov  5 17:08:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 5 ! status [4:0] $end
$var wire 32 " result [31:0] $end
$var reg 32 # A [31:0] $end
$var reg 4 $ AluOp [3:0] $end
$var reg 32 % B [31:0] $end
$var reg 1 & clk $end
$scope module alu $end
$var wire 32 ' A [31:0] $end
$var wire 32 ( B [31:0] $end
$var wire 1 & clk $end
$var wire 4 ) op [3:0] $end
$var reg 32 * result [31:0] $end
$var reg 5 + status [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
bx (
bx '
0&
bx %
bx $
bx #
bx "
bx !
$end
#5000
1&
#10000
0&
#15000
bx0 !
bx0 +
b10011 "
b10011 *
1&
b0 $
b0 )
b1010 %
b1010 (
b1001 #
b1001 '
#20000
0&
#25000
b10 !
b10 +
1&
#30000
0&
b1000 $
b1000 )
#35000
b11111111111111111111111111111111 "
b11111111111111111111111111111111 *
1&
#40000
0&
#45000
b11000 !
b11000 +
b0 "
b0 *
1&
b1010 #
b1010 '
#50000
0&
#55000
b100 !
b100 +
1&
#60000
0&
b111 $
b111 )
b1 %
b1 (
b1 #
b1 '
#65000
b1 "
b1 *
1&
#70000
0&
#75000
b10 !
b10 +
1&
#80000
