Open Source Instruction Set Architecture (ISA)

**RV32IMF**
- RV32I: base integer instructions and registers (32-bit)
- M extension: integer multiplication and division instructions
- F extension: single-precision (32-bit) floating-point registers and instructions

## RV32I

32 registers x 32 bits

![[RV32I_instruction_set_table.png]]

## F extension

32 single-precision floating-point registers x 32 bits
![[riscv_fp_register_table.png]]

