Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Feb  6 15:23:31 2026
| Host         : design-lab running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
| Design       : fpga
| Device       : xc7vx690tffg1761-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 333
+-----------+------------------+-----------------------------------------------------------+--------+
| Rule      | Severity         | Description                                               | Checks |
+-----------+------------------+-----------------------------------------------------------+--------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks            | 1      |
| TIMING-7  | Critical Warning | No common node between related clocks                     | 1      |
| LUTAR-1   | Warning          | LUT drives async reset alert                              | 9      |
| SYNTH-5   | Warning          | Mapped onto distributed RAM because of timing constraints | 4      |
| SYNTH-6   | Warning          | Timing of a RAM block might be sub-optimal                | 6      |
| SYNTH-16  | Warning          | Address collision                                         | 1      |
| TIMING-16 | Warning          | Large setup violation                                     | 265    |
| TIMING-18 | Warning          | Missing input or output delay                             | 4      |
| XDCH-2    | Warning          | Same min and max delay values on IO port                  | 42     |
+-----------+------------------+-----------------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks sfp_mgt_refclk_p and clk_125mhz_mmcm_out are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sfp_mgt_refclk_p] -to [get_clocks clk_125mhz_mmcm_out]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks sfp_mgt_refclk_p and clk_125mhz_mmcm_out are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sfp_mgt_refclk_p] -to [get_clocks clk_125mhz_mmcm_out]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[0]/PRE,
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[1]/PRE,
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[2]/PRE,
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[3]/PRE
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[0]/PRE,
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[1]/PRE,
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[2]/PRE,
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[3]/PRE
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[0]/PRE,
sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[1]/PRE,
sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[2]/PRE,
sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[3]/PRE
sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[0]/PRE,
sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[1]/PRE,
sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[2]/PRE,
sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[3]/PRE
sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[0]/PRE,
sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[1]/PRE,
sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[2]/PRE,
sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[3]/PRE
sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[0]/PRE,
sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[1]/PRE,
sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[2]/PRE,
sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[3]/PRE
sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[0]/PRE,
sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[1]/PRE,
sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[2]/PRE,
sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[3]/PRE
sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r[4]_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[0]/PRE,
sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[1]/PRE,
sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[2]/PRE,
sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[3]/PRE
sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/sync1_r_reg[4]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell si5324_i2c_init_inst/sync_reg[3]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sync_reset_sfp_inst/sync_reg_reg[0]/PRE,
sync_reset_sfp_inst/sync_reg_reg[1]/PRE,
sync_reset_sfp_inst/sync_reg_reg[2]/PRE
sync_reset_sfp_inst/sync_reg_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-5#1 Warning
Mapped onto distributed RAM because of timing constraints  
The instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#2 Warning
Mapped onto distributed RAM because of timing constraints  
The instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#3 Warning
Mapped onto distributed RAM because of timing constraints  
The instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_256_383_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#4 Warning
Mapped onto distributed RAM because of timing constraints  
The instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_384_511_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#2 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#3 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_checksum_mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#4 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_dest_port_mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#5 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_length_mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#6 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/udp_source_port_mem_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -37.262 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[3]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -37.311 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[49]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -37.312 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[42]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -37.353 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[44]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -37.361 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[38]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -37.393 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[26]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -37.395 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[24]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -37.396 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[57]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -37.409 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[10]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -37.411 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[33]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -37.424 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[11]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -37.437 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[59]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -37.439 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[9]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -37.443 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[20]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -37.443 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[32]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -37.453 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[13]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -37.460 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[22]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -37.502 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[50]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -37.502 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[51]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -37.503 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[36]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -37.509 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[30]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -37.510 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[53]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -37.512 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[1]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -37.526 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[12]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -37.526 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[13]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -37.526 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[14]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -37.526 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[15]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -37.526 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[32]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -37.526 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[33]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -37.526 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[34]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -37.526 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[35]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -37.532 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[18]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -37.603 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[28]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -37.603 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[29]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -37.603 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[30]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -37.603 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[31]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -37.603 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[40]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -37.603 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[41]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -37.603 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[42]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -37.603 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[43]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -37.618 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[24]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -37.618 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[25]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -37.618 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[26]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -37.618 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[27]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -37.623 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[36]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -37.623 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[37]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -37.623 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[38]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -37.623 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[39]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -37.635 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[44]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -37.635 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[45]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -37.635 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[46]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -37.635 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[47]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -37.678 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[10]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -37.678 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[11]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -37.678 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[8]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -37.678 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[9]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -37.693 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[48]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -37.693 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[49]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -37.693 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[50]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -37.693 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[51]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -37.696 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[20]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -37.696 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[21]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -37.696 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[22]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -37.696 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[23]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -37.710 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[16]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -37.710 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[17]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -37.710 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[18]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -37.710 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[19]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -37.738 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[24]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -37.738 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[26]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -37.738 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[3]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -37.748 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[60]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -37.748 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[61]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -37.748 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[62]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -37.748 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[63]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -37.749 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[4]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -37.749 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[5]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -37.749 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[6]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -37.749 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[7]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -37.767 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[0]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -37.767 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[1]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -37.767 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[2]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -37.767 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[3]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -37.773 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[46]/D (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -37.773 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[52]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -37.773 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[53]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -37.773 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[54]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -37.773 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[55]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -37.778 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[56]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -37.778 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[57]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -37.778 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[58]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -37.778 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg_reg[59]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -37.821 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[38]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -37.821 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[50]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -37.821 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[51]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -37.850 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[42]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -37.850 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[49]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -37.850 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[59]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -37.850 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[9]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -37.861 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[18]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -37.863 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[22]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -37.863 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[30]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -37.887 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[16]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -37.887 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[23]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -37.887 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[25]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -37.887 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[28]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -37.887 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[40]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -37.887 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[52]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -37.887 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[62]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -37.887 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[7]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -37.902 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[33]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -37.902 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[44]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -37.903 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[10]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -37.903 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[11]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -37.903 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[46]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -37.911 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[12]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -37.911 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[17]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -37.911 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[19]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -37.911 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[27]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -37.911 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[2]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -37.911 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[31]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -37.911 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[34]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -37.911 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[5]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -37.928 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[20]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -37.928 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[32]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -37.928 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[53]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -37.931 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[36]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -37.943 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[1]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -37.943 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[57]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -37.968 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[35]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -37.968 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[37]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -37.968 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[39]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -37.968 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[56]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -37.969 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[21]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -37.969 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[41]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -37.969 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[43]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -37.969 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[48]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -37.969 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[4]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -37.969 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[54]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -37.969 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[60]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -37.969 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[63]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -37.970 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[0]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -37.970 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[14]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -37.970 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[15]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -37.970 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[29]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -37.970 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[47]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -37.970 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[61]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -37.970 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[6]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -37.970 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[8]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -37.994 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[45]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -37.994 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[55]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -37.994 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[58]/R (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -38.029 ns between core_inst/pkt_n_reg_reg[0]_replica/C (clocked by sfp_mgt_refclk_p) and core_inst/tx_fifo_axis_tdata_reg[13]/CE (clocked by sfp_mgt_refclk_p). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -5.190 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[0]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -5.245 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_active_prev_reg/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -5.276 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[1]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -5.329 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[2]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -5.358 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[3]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -6.220 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_active_prev_reg/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -6.245 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[0]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -6.331 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[1]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -6.392 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_blink_enable_reg/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -6.395 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[2]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -6.424 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[3]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -6.736 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[24]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -6.739 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[26]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -6.785 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[25]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -7.011 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[4]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -7.014 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[7]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -7.025 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[6]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -7.037 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[5]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -7.157 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[10]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -7.194 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[14]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -7.196 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[11]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -7.204 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[9]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -7.206 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[8]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -7.209 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[5]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -7.233 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[4]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -7.233 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[15]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -7.246 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[19]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -7.246 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[26]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -7.247 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[12]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -7.264 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[18]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -7.266 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[13]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -7.283 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[0]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -7.283 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[1]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -7.283 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[2]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -7.283 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[3]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -7.284 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[22]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -7.285 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[20]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -7.315 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[17]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -7.330 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[10]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -7.333 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[16]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -7.340 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[6]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -7.348 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[12]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -7.354 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[24]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -7.355 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[23]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -7.366 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[14]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -7.374 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[21]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -7.380 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[13]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -7.413 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[9]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -7.419 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[22]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -7.422 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[15]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -7.422 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[16]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -7.433 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[11]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -7.439 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[8]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -7.461 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[18]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -7.467 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[17]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -7.468 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[7]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -7.471 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[25]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -7.478 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[19]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -7.508 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[21]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -7.554 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[23]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -7.574 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[20]/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -7.665 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_blink_enable_reg/D (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -8.037 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[10]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -8.037 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[11]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -8.037 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[8]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -8.037 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[9]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -8.102 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[14]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -8.102 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[15]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -8.103 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[7]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -8.104 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[24]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -8.104 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[26]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -8.104 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[6]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -8.115 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[13]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -8.153 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[12]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -8.153 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[16]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -8.153 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[17]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -8.153 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[18]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -8.153 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[19]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -8.153 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[20]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -8.153 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[21]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -8.153 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[22]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -8.173 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[4]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -8.188 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[25]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -8.217 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[23]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -8.266 ns between sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_insert_i/ctrl_out_reg[7]/C (clocked by sfp_mgt_refclk_p) and rx_timer_reg[5]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -8.753 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[24]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -8.753 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[25]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -8.753 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[26]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -9.020 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[0]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -9.020 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[1]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -9.020 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[2]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -9.020 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[3]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -9.523 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[12]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -9.523 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[13]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -9.523 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[14]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -9.523 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[15]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -9.523 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[16]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -9.523 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[17]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -9.523 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[18]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -9.523 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[19]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -9.544 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[10]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -9.544 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[21]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -9.544 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[4]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -9.544 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[5]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -9.546 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[22]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -9.546 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[23]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -9.564 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[11]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -9.564 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[20]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -9.564 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[6]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -9.564 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[7]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -9.564 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[8]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -9.564 ns between core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[3]/C (clocked by sfp_mgt_refclk_p) and tx_timer_reg[9]/CE (clocked by clk_125mhz_mmcm_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on JA_FPGA_OUT[0] relative to the rising and/or falling clock edge(s) of sfp_mgt_refclk_p.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on JA_FPGA_OUT[1] relative to the rising and/or falling clock edge(s) of sfp_mgt_refclk_p.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on JA_FPGA_OUT[2] relative to the rising and/or falling clock edge(s) of sfp_mgt_refclk_p.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on JA_FPGA_OUT[3] relative to the rising and/or falling clock edge(s) of sfp_mgt_refclk_p.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'btn[0]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {btn[*]}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 51)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'btn[1]' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {btn[*]}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 51)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'i2c_scl' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {i2c_sda i2c_scl}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 127)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'i2c_sda' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {i2c_sda i2c_scl}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 127)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_1_los' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_los sfp_2_los sfp_3_los sfp_4_los}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 113)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_1_mod_detect' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_mod_detect sfp_2_mod_detect sfp_3_mod_detect sfp_4_mod_detect}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 109)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_1_tx_fault' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_tx_fault sfp_2_tx_fault sfp_3_tx_fault get_ports sfp_4_tx_fault}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 117)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_2_los' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_los sfp_2_los sfp_3_los sfp_4_los}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 113)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_2_mod_detect' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_mod_detect sfp_2_mod_detect sfp_3_mod_detect sfp_4_mod_detect}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 109)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_2_tx_fault' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_tx_fault sfp_2_tx_fault sfp_3_tx_fault get_ports sfp_4_tx_fault}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 117)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_3_los' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_los sfp_2_los sfp_3_los sfp_4_los}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 113)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_3_mod_detect' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_mod_detect sfp_2_mod_detect sfp_3_mod_detect sfp_4_mod_detect}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 109)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_3_tx_fault' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_tx_fault sfp_2_tx_fault sfp_3_tx_fault get_ports sfp_4_tx_fault}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 117)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_4_los' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_los sfp_2_los sfp_3_los sfp_4_los}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 113)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_4_mod_detect' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {sfp_1_mod_detect sfp_2_mod_detect sfp_3_mod_detect sfp_4_mod_detect}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 109)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'sfp_4_tx_fault' for both max and min. Make sure this reflects the design intent.
set_input_delay 0.000 [get_ports {get_ports sfp_1_tx_fault sfp_2_tx_fault sfp_3_tx_fault get_ports sfp_4_tx_fault}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 117)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'i2c_mux_reset' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {i2c_sda i2c_scl i2c_mux_reset}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 125)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'i2c_scl' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {i2c_sda i2c_scl i2c_mux_reset}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 125)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'i2c_sda' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {i2c_sda i2c_scl i2c_mux_reset}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 125)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_rs[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_rs[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_1_tx_disable' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {get_ports sfp_1_tx_disable sfp_2_tx_disable sfp_3_tx_disable sfp_4_tx_disable}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 115)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_rs[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_rs[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_2_tx_disable' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {get_ports sfp_1_tx_disable sfp_2_tx_disable sfp_3_tx_disable sfp_4_tx_disable}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 115)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_3_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_3_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_3_rs[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_3_rs[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_3_tx_disable' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {get_ports sfp_1_tx_disable sfp_2_tx_disable sfp_3_tx_disable sfp_4_tx_disable}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 115)
Related violations: <none>

XDCH-2#37 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_4_led[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#38 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_4_led[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_led[*]} {sfp_2_led[*]} {sfp_3_led[*]} {sfp_4_led[*]} {led[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 44)
Related violations: <none>

XDCH-2#39 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_4_rs[0]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#40 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_4_rs[1]' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 111)
Related violations: <none>

XDCH-2#41 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_4_tx_disable' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports {get_ports sfp_1_tx_disable sfp_2_tx_disable sfp_3_tx_disable sfp_4_tx_disable}]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 115)
Related violations: <none>

XDCH-2#42 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'sfp_clk_rst' for both max and min. Make sure this reflects the design intent.
set_output_delay 0.000 [get_ports sfp_clk_rst]
/root/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc (Line: 105)
Related violations: <none>


