Analysis & Synthesis report for processor
Thu Jun  1 10:06:50 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for rom_22:rom|altsyncram:altsyncram_component|altsyncram_acf1:auto_generated
 14. Source assignments for ram_1:ram|altsyncram:altsyncram_component|altsyncram_ghn1:auto_generated
 15. Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopenr:flagreg1
 16. Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopenr:flagreg0
 17. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:pcmux
 18. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:pcreg
 19. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|adder:pcadd1
 20. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|adder:pcadd2
 21. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra1mux
 22. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra2mux
 23. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:resmux
 24. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:srcbmux
 25. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu
 26. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|sumador_n:sum1
 27. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|restador_n:res1
 28. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|lsl_arithmetic:lsl1
 29. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|lrl_arithmetic:lrl1
 30. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|and_gate_n:and1
 31. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|or_gate_n:or1
 32. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|xor_gate_n:xor1
 33. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|lsl_logic:lsl2
 34. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|lrl_logic:lrl2
 35. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|n_not_gate:not1
 36. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|mux_:mux1
 37. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|zeroflag:zf
 38. Parameter Settings for User Entity Instance: rom_22:rom|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: ram_1:ram|altsyncram:altsyncram_component
 40. altsyncram Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "ram_1:ram"
 42. Port Connectivity Checks: "rom_22:rom"
 43. Port Connectivity Checks: "arm:arm|datapath:dp|alu:alu|restador_n:res1"
 44. Port Connectivity Checks: "arm:arm|datapath:dp|alu:alu|sumador_n:sum1"
 45. Port Connectivity Checks: "arm:arm|datapath:dp|alu:alu"
 46. Port Connectivity Checks: "arm:arm|datapath:dp|mux2:ra1mux"
 47. Port Connectivity Checks: "arm:arm|datapath:dp|adder:pcadd2"
 48. Port Connectivity Checks: "arm:arm|datapath:dp|adder:pcadd1"
 49. Port Connectivity Checks: "arm:arm"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages
 53. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun  1 10:06:50 2023          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; processor                                      ;
; Top-level Entity Name           ; top                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 515                                            ;
; Total pins                      ; 67                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 18,432                                         ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; top                ; processor          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+----------------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------+---------+
; Laboratorio 3/ALU/alu/zeroflag.sv                                    ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/alu/zeroflag.sv                                    ;         ;
; Laboratorio 3/ALU/alu/neflag.sv                                      ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/alu/neflag.sv                                      ;         ;
; Laboratorio 3/ALU/alu/mux_.sv                                        ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/alu/mux_.sv                                        ;         ;
; Laboratorio 3/ALU/alu/caflag.sv                                      ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/alu/caflag.sv                                      ;         ;
; Laboratorio 3/ALU/alu/alu.sv                                         ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/alu/alu.sv                                         ;         ;
; Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv      ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv      ;         ;
; Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv   ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv   ;         ;
; Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_n.sv    ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_n.sv    ;         ;
; Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv ;         ;
; Laboratorio 3/ALU/Operandos_logicos/xor_gate_n.sv                    ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/Operandos_logicos/xor_gate_n.sv                    ;         ;
; Laboratorio 3/ALU/Operandos_logicos/xor_gate.sv                      ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/Operandos_logicos/xor_gate.sv                      ;         ;
; Laboratorio 3/ALU/Operandos_logicos/or_gate_n.sv                     ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/Operandos_logicos/or_gate_n.sv                     ;         ;
; Laboratorio 3/ALU/Operandos_logicos/or_gate.sv                       ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/Operandos_logicos/or_gate.sv                       ;         ;
; Laboratorio 3/ALU/Operandos_logicos/n_not_gate.sv                    ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/Operandos_logicos/n_not_gate.sv                    ;         ;
; Laboratorio 3/ALU/Operandos_logicos/lsl_logic.sv                     ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/Operandos_logicos/lsl_logic.sv                     ;         ;
; Laboratorio 3/ALU/Operandos_logicos/lsl_arithmetic.sv                ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/Operandos_logicos/lsl_arithmetic.sv                ;         ;
; Laboratorio 3/ALU/Operandos_logicos/lrl_logic.sv                     ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/Operandos_logicos/lrl_logic.sv                     ;         ;
; Laboratorio 3/ALU/Operandos_logicos/lrl_arithmetic.sv                ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/Operandos_logicos/lrl_arithmetic.sv                ;         ;
; Laboratorio 3/ALU/Operandos_logicos/and_gate_n.sv                    ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/Operandos_logicos/and_gate_n.sv                    ;         ;
; Laboratorio 3/ALU/Operandos_logicos/and_gate.sv                      ; yes             ; User SystemVerilog HDL File      ; D:/processor/Laboratorio 3/ALU/Operandos_logicos/and_gate.sv                      ;         ;
; register_file.sv                                                     ; yes             ; User SystemVerilog HDL File      ; D:/processor/register_file.sv                                                     ;         ;
; adder.sv                                                             ; yes             ; User SystemVerilog HDL File      ; D:/processor/adder.sv                                                             ;         ;
; extend.sv                                                            ; yes             ; User SystemVerilog HDL File      ; D:/processor/extend.sv                                                            ;         ;
; flopr.sv                                                             ; yes             ; User SystemVerilog HDL File      ; D:/processor/flopr.sv                                                             ;         ;
; flopenr.sv                                                           ; yes             ; User SystemVerilog HDL File      ; D:/processor/flopenr.sv                                                           ;         ;
; mux2.sv                                                              ; yes             ; User SystemVerilog HDL File      ; D:/processor/mux2.sv                                                              ;         ;
; decoder.sv                                                           ; yes             ; User SystemVerilog HDL File      ; D:/processor/decoder.sv                                                           ;         ;
; condlogic.sv                                                         ; yes             ; User SystemVerilog HDL File      ; D:/processor/condlogic.sv                                                         ;         ;
; datapath.sv                                                          ; yes             ; User SystemVerilog HDL File      ; D:/processor/datapath.sv                                                          ;         ;
; arm.sv                                                               ; yes             ; User SystemVerilog HDL File      ; D:/processor/arm.sv                                                               ;         ;
; controller.sv                                                        ; yes             ; User SystemVerilog HDL File      ; D:/processor/controller.sv                                                        ;         ;
; ram_1.mif                                                            ; yes             ; User Memory Initialization File  ; D:/processor/ram_1.mif                                                            ;         ;
; ram_1.v                                                              ; yes             ; User Wizard-Generated File       ; D:/processor/ram_1.v                                                              ;         ;
; top.sv                                                               ; yes             ; User SystemVerilog HDL File      ; D:/processor/top.sv                                                               ;         ;
; rom_22.mif                                                           ; yes             ; User Memory Initialization File  ; D:/processor/rom_22.mif                                                           ;         ;
; rom_22.v                                                             ; yes             ; User Wizard-Generated File       ; D:/processor/rom_22.v                                                             ;         ;
; altsyncram.tdf                                                       ; yes             ; Megafunction                     ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                                                ; yes             ; Megafunction                     ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                                                          ; yes             ; Megafunction                     ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                                                       ; yes             ; Megafunction                     ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal221.inc                                                       ; yes             ; Megafunction                     ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc          ;         ;
; a_rdenreg.inc                                                        ; yes             ; Megafunction                     ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                                                           ; yes             ; Megafunction                     ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                                                           ; yes             ; Megafunction                     ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                                                         ; yes             ; Megafunction                     ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_acf1.tdf                                               ; yes             ; Auto-Generated Megafunction      ; D:/processor/db/altsyncram_acf1.tdf                                               ;         ;
; db/altsyncram_ghn1.tdf                                               ; yes             ; Auto-Generated Megafunction      ; D:/processor/db/altsyncram_ghn1.tdf                                               ;         ;
+----------------------------------------------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 951       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1177      ;
;     -- 7 input functions                    ; 43        ;
;     -- 6 input functions                    ; 631       ;
;     -- 5 input functions                    ; 106       ;
;     -- 4 input functions                    ; 66        ;
;     -- <=3 input functions                  ; 331       ;
;                                             ;           ;
; Dedicated logic registers                   ; 515       ;
;                                             ;           ;
; I/O pins                                    ; 67        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 18432     ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 555       ;
; Total fan-out                               ; 7895      ;
; Average fan-out                             ; 4.23      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                             ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------+-----------------+--------------+
; |top                                            ; 1177 (0)            ; 515 (0)                   ; 18432             ; 0          ; 67   ; 0            ; |top                                                                            ; top             ; work         ;
;    |arm:arm|                                    ; 1177 (0)            ; 515 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm                                                                    ; arm             ; work         ;
;       |controller:c|                            ; 17 (0)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|controller:c                                                       ; controller      ; work         ;
;          |condlogic:cl|                         ; 11 (5)              ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|controller:c|condlogic:cl                                          ; condlogic       ; work         ;
;             |condcheck:cc|                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|controller:c|condlogic:cl|condcheck:cc                             ; condcheck       ; work         ;
;             |flopenr:flagreg0|                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|controller:c|condlogic:cl|flopenr:flagreg0                         ; flopenr         ; work         ;
;             |flopenr:flagreg1|                  ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|controller:c|condlogic:cl|flopenr:flagreg1                         ; flopenr         ; work         ;
;          |decoder:dec|                          ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|controller:c|decoder:dec                                           ; decoder         ; work         ;
;       |datapath:dp|                             ; 1160 (0)            ; 512 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp                                                        ; datapath        ; work         ;
;          |adder:pcadd1|                         ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|adder:pcadd1                                           ; adder           ; work         ;
;          |adder:pcadd2|                         ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|adder:pcadd2                                           ; adder           ; work         ;
;          |alu:alu|                              ; 600 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu                                                ; alu             ; work         ;
;             |lrl_arithmetic:lrl1|               ; 163 (163)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|lrl_arithmetic:lrl1                            ; lrl_arithmetic  ; work         ;
;             |lsl_arithmetic:lsl1|               ; 184 (184)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|lsl_arithmetic:lsl1                            ; lsl_arithmetic  ; work         ;
;             |mux_:mux1|                         ; 37 (37)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|mux_:mux1                                      ; mux_            ; work         ;
;             |neflag:nf|                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|neflag:nf                                      ; neflag          ; work         ;
;             |restador_n:res1|                   ; 89 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1                                ; restador_n      ; work         ;
;                |restador_1bit:restador[10].dut| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[10].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[11].dut| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[11].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[12].dut| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[12].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[13].dut| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[13].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[14].dut| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[14].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[15].dut| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[15].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[16].dut| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[16].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[17].dut| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[17].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[18].dut| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[18].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[19].dut| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[19].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[1].dut|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[1].dut  ; restador_1bit   ; work         ;
;                |restador_1bit:restador[20].dut| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[20].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[21].dut| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[21].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[22].dut| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[22].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[23].dut| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[23].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[24].dut| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[24].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[25].dut| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[25].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[26].dut| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[26].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[27].dut| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[27].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[28].dut| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[28].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[29].dut| ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[29].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[2].dut|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[2].dut  ; restador_1bit   ; work         ;
;                |restador_1bit:restador[30].dut| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[30].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[31].dut| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[31].dut ; restador_1bit   ; work         ;
;                |restador_1bit:restador[3].dut|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[3].dut  ; restador_1bit   ; work         ;
;                |restador_1bit:restador[4].dut|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[4].dut  ; restador_1bit   ; work         ;
;                |restador_1bit:restador[5].dut|  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[5].dut  ; restador_1bit   ; work         ;
;                |restador_1bit:restador[6].dut|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[6].dut  ; restador_1bit   ; work         ;
;                |restador_1bit:restador[7].dut|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[7].dut  ; restador_1bit   ; work         ;
;                |restador_1bit:restador[8].dut|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[8].dut  ; restador_1bit   ; work         ;
;                |restador_1bit:restador[9].dut|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[9].dut  ; restador_1bit   ; work         ;
;             |sumador_n:sum1|                    ; 116 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1                                 ; sumador_n       ; work         ;
;                |sumador_1bit:sumador[10].dut|   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[10].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[11].dut|   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[11].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[12].dut|   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[12].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[13].dut|   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[13].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[14].dut|   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[14].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[15].dut|   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[15].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[16].dut|   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[16].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[17].dut|   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[17].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[18].dut|   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[18].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[19].dut|   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[19].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[1].dut|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[1].dut     ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[20].dut|   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[20].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[21].dut|   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[21].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[22].dut|   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[22].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[23].dut|   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[23].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[24].dut|   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[24].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[25].dut|   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[25].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[26].dut|   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[26].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[27].dut|   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[27].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[28].dut|   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[28].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[29].dut|   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[29].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[2].dut|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[2].dut     ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[30].dut|   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[30].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[31].dut|   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[31].dut    ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[3].dut|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[3].dut     ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[4].dut|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[4].dut     ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[5].dut|    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[5].dut     ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[6].dut|    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[6].dut     ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[7].dut|    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[7].dut     ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[8].dut|    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[8].dut     ; sumador_1bit    ; work         ;
;                |sumador_1bit:sumador[9].dut|    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[9].dut     ; sumador_1bit    ; work         ;
;             |zeroflag:zf|                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|alu:alu|zeroflag:zf                                    ; zeroflag        ; work         ;
;          |flopr:pcreg|                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|flopr:pcreg                                            ; flopr           ; work         ;
;          |mux2:ra1mux|                          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|mux2:ra1mux                                            ; mux2            ; work         ;
;          |mux2:ra2mux|                          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|mux2:ra2mux                                            ; mux2            ; work         ;
;          |mux2:resmux|                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|mux2:resmux                                            ; mux2            ; work         ;
;          |mux2:srcbmux|                         ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|mux2:srcbmux                                           ; mux2            ; work         ;
;          |register_file:rf|                     ; 405 (405)           ; 480 (480)                 ; 0                 ; 0          ; 0    ; 0            ; |top|arm:arm|datapath:dp|register_file:rf                                       ; register_file   ; work         ;
;    |ram_1:ram|                                  ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|ram_1:ram                                                                  ; ram_1           ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|ram_1:ram|altsyncram:altsyncram_component                                  ; altsyncram      ; work         ;
;          |altsyncram_ghn1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|ram_1:ram|altsyncram:altsyncram_component|altsyncram_ghn1:auto_generated   ; altsyncram_ghn1 ; work         ;
;    |rom_22:rom|                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|rom_22:rom                                                                 ; rom_22          ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|rom_22:rom|altsyncram:altsyncram_component                                 ; altsyncram      ; work         ;
;          |altsyncram_acf1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|rom_22:rom|altsyncram:altsyncram_component|altsyncram_acf1:auto_generated  ; altsyncram_acf1 ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+
; Name                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF        ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+
; ram_1:ram|altsyncram:altsyncram_component|altsyncram_ghn1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048  ; ram_1.mif  ;
; rom_22:rom|altsyncram:altsyncram_component|altsyncram_acf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 512          ; 32           ; --           ; --           ; 16384 ; rom_22.mif ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |top|ram_1:ram  ; ram_1.v         ;
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |top|rom_22:rom ; rom_22.v        ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+---------------------------------------------------------+----------------------------------------+
; Register name                                           ; Reason for Removal                     ;
+---------------------------------------------------------+----------------------------------------+
; arm:arm|controller:c|condlogic:cl|flopenr:flagreg1|q[0] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                   ;                                        ;
+---------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 515   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 35    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 484   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |top|arm:arm|datapath:dp|mux2:srcbmux|y[13]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|arm:arm|datapath:dp|mux2:srcbmux|y[0]                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|arm:arm|datapath:dp|mux2:srcbmux|y[4]                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|arm:arm|datapath:dp|alu:alu|lrl_arithmetic:lrl1|Mux0 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|arm:arm|datapath:dp|alu:alu|lsl_arithmetic:lsl1|Mux0 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|arm:arm|datapath:dp|alu:alu|lrl_arithmetic:lrl1|Mux1 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|arm:arm|datapath:dp|mux2:srcbmux|y[9]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for rom_22:rom|altsyncram:altsyncram_component|altsyncram_acf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ram_1:ram|altsyncram:altsyncram_component|altsyncram_ghn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopenr:flagreg1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopenr:flagreg0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:pcmux ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:pcreg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|adder:pcadd1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|adder:pcadd2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra1mux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra2mux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:resmux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:srcbmux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|sumador_n:sum1 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|restador_n:res1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|lsl_arithmetic:lsl1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|lrl_arithmetic:lrl1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|and_gate_n:and1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|or_gate_n:or1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|xor_gate_n:xor1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|lsl_logic:lsl2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|lrl_logic:lrl2 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|n_not_gate:not1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|mux_:mux1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|alu:alu|zeroflag:zf ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_22:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer              ;
; NUMWORDS_A                         ; 512                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; rom_22.mif           ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_acf1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_1:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; ram_1.mif            ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ghn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 2                                          ;
; Entity Instance                           ; rom_22:rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 32                                         ;
;     -- NUMWORDS_A                         ; 512                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                     ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; ram_1:ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 256                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                     ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_1:ram"                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND.            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom_22:rom"                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|alu:alu|restador_n:res1"                                                                                                                                          ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; caIn     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; caIn[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|alu:alu|sumador_n:sum1"                                                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; caIn     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; caIn[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|alu:alu"                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; s    ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "s[3..2]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|mux2:ra1mux" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                      ;
+------+-------+----------+-----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|adder:pcadd2" ;
+----------+-------+----------+--------------------------------+
; Port     ; Type  ; Severity ; Details                        ;
+----------+-------+----------+--------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                   ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                   ;
; b[2]     ; Input ; Info     ; Stuck at VCC                   ;
+----------+-------+----------+--------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|adder:pcadd1" ;
+----------+-------+----------+--------------------------------+
; Port     ; Type  ; Severity ; Details                        ;
+----------+-------+----------+--------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                   ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                   ;
; b[2]     ; Input ; Info     ; Stuck at VCC                   ;
+----------+-------+----------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm"                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; PC[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 515                         ;
;     CLR               ; 1                           ;
;     CLR SLD           ; 30                          ;
;     ENA               ; 480                         ;
;     ENA CLR           ; 4                           ;
; arriav_lcell_comb     ; 1177                        ;
;     arith             ; 92                          ;
;         1 data inputs ; 64                          ;
;         2 data inputs ; 2                           ;
;         4 data inputs ; 26                          ;
;     extend            ; 43                          ;
;         7 data inputs ; 43                          ;
;     normal            ; 1042                        ;
;         2 data inputs ; 87                          ;
;         3 data inputs ; 178                         ;
;         4 data inputs ; 40                          ;
;         5 data inputs ; 106                         ;
;         6 data inputs ; 631                         ;
; boundary_port         ; 67                          ;
; stratixv_ram_block    ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 14.60                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Thu Jun  1 10:06:31 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file testbench_22.sv
    Info (12023): Found entity 1: testbench_22 File: D:/processor/testbench_22.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_1.v
    Info (12023): Found entity 1: rom_1 File: D:/processor/rom_1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/zeroflag.sv
    Info (12023): Found entity 1: zeroflag File: D:/processor/Laboratorio 3/ALU/alu/zeroflag.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/testbench.sv
    Info (12023): Found entity 1: testbench File: D:/processor/Laboratorio 3/ALU/alu/testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/neflag.sv
    Info (12023): Found entity 1: neflag File: D:/processor/Laboratorio 3/ALU/alu/neflag.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/mux_.sv
    Info (12023): Found entity 1: mux_ File: D:/processor/Laboratorio 3/ALU/alu/mux_.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/main.sv
    Info (12023): Found entity 1: main File: D:/processor/Laboratorio 3/ALU/alu/main.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/caflag.sv
    Info (12023): Found entity 1: caflag File: D:/processor/Laboratorio 3/ALU/alu/caflag.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/alu.sv
    Info (12023): Found entity 1: alu File: D:/processor/Laboratorio 3/ALU/alu/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/sumador/testbench_sumador_n.sv
    Info (12023): Found entity 1: testbench_sumador_n File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench_sumador_n.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/sumador/testbench.sv
    Info (12023): Found entity 1: testbench_s File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/sumador/sumador_n.sv
    Info (12023): Found entity 1: sumador_n File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/sumador/sumador_1bit.sv
    Info (12023): Found entity 1: sumador_1bit File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/restador/tb_restador_n.sv
    Info (12023): Found entity 1: tb_restador_n File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador_n.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/restador/tb_restador.sv
    Info (12023): Found entity 1: tb_restador File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/restador/restador_n.sv
    Info (12023): Found entity 1: restador_n File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_n.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/restador/restador_1bit.sv
    Info (12023): Found entity 1: restador_1bit File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/xor_gate_n.sv
    Info (12023): Found entity 1: xor_gate_n File: D:/processor/Laboratorio 3/ALU/Operandos_logicos/xor_gate_n.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/xor_gate.sv
    Info (12023): Found entity 1: xor_gate File: D:/processor/Laboratorio 3/ALU/Operandos_logicos/xor_gate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/testbench_alu.sv
    Info (12023): Found entity 1: testbench_alu File: D:/processor/Laboratorio 3/ALU/Operandos_logicos/testbench_alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/or_gate_n.sv
    Info (12023): Found entity 1: or_gate_n File: D:/processor/Laboratorio 3/ALU/Operandos_logicos/or_gate_n.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/or_gate.sv
    Info (12023): Found entity 1: or_gate File: D:/processor/Laboratorio 3/ALU/Operandos_logicos/or_gate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/n_not_gate.sv
    Info (12023): Found entity 1: n_not_gate File: D:/processor/Laboratorio 3/ALU/Operandos_logicos/n_not_gate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/lsl_logic.sv
    Info (12023): Found entity 1: lsl_logic File: D:/processor/Laboratorio 3/ALU/Operandos_logicos/lsl_logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/lsl_arithmetic.sv
    Info (12023): Found entity 1: lsl_arithmetic File: D:/processor/Laboratorio 3/ALU/Operandos_logicos/lsl_arithmetic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/lrl_logic.sv
    Info (12023): Found entity 1: lrl_logic File: D:/processor/Laboratorio 3/ALU/Operandos_logicos/lrl_logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/lrl_arithmetic.sv
    Info (12023): Found entity 1: lrl_arithmetic File: D:/processor/Laboratorio 3/ALU/Operandos_logicos/lrl_arithmetic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/and_gate_n.sv
    Info (12023): Found entity 1: and_gate_n File: D:/processor/Laboratorio 3/ALU/Operandos_logicos/and_gate_n.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/and_gate.sv
    Info (12023): Found entity 1: and_gate File: D:/processor/Laboratorio 3/ALU/Operandos_logicos/and_gate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file File: D:/processor/register_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: D:/processor/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: D:/processor/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr File: D:/processor/flopr.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.sv
    Info (12023): Found entity 1: flopenr File: D:/processor/flopenr.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: D:/processor/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder File: D:/processor/decoder.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file condlogic.sv
    Info (12023): Found entity 1: condlogic File: D:/processor/condlogic.sv Line: 1
    Info (12023): Found entity 2: condcheck File: D:/processor/condlogic.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: D:/processor/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arm.sv
    Info (12023): Found entity 1: arm File: D:/processor/arm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: D:/processor/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_1.v
    Info (12023): Found entity 1: ram_1 File: D:/processor/ram_1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_2.v
    Info (12023): Found entity 1: rom_2 File: D:/processor/rom_2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file p_c.sv
    Info (12023): Found entity 1: p_c File: D:/processor/p_c.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: D:/processor/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_22.v
    Info (12023): Found entity 1: rom_22 File: D:/processor/rom_22.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at testbench_sumador_n.sv(9): created implicit net for "caOut" File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench_sumador_n.sv Line: 9
Warning (10236): Verilog HDL Implicit Net warning at sumador_1bit.sv(4): created implicit net for "N1" File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv Line: 4
Warning (10236): Verilog HDL Implicit Net warning at sumador_1bit.sv(6): created implicit net for "N3" File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv Line: 6
Warning (10236): Verilog HDL Implicit Net warning at sumador_1bit.sv(7): created implicit net for "N4" File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv Line: 7
Warning (10236): Verilog HDL Implicit Net warning at tb_restador_n.sv(9): created implicit net for "caOut" File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador_n.sv Line: 9
Warning (10236): Verilog HDL Implicit Net warning at restador_1bit.sv(5): created implicit net for "R1" File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv Line: 5
Warning (10236): Verilog HDL Implicit Net warning at restador_1bit.sv(8): created implicit net for "R2" File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv Line: 8
Warning (10236): Verilog HDL Implicit Net warning at restador_1bit.sv(10): created implicit net for "R3" File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv Line: 10
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "arm" for hierarchy "arm:arm" File: D:/processor/top.sv Line: 7
Info (12128): Elaborating entity "controller" for hierarchy "arm:arm|controller:c" File: D:/processor/arm.sv Line: 13
Info (12128): Elaborating entity "decoder" for hierarchy "arm:arm|controller:c|decoder:dec" File: D:/processor/controller.sv Line: 17
Warning (10034): Output port "NoWrite" at decoder.sv(10) has no driver File: D:/processor/decoder.sv Line: 10
Info (12128): Elaborating entity "condlogic" for hierarchy "arm:arm|controller:c|condlogic:cl" File: D:/processor/controller.sv Line: 20
Info (12128): Elaborating entity "flopenr" for hierarchy "arm:arm|controller:c|condlogic:cl|flopenr:flagreg1" File: D:/processor/condlogic.sv Line: 14
Info (12128): Elaborating entity "condcheck" for hierarchy "arm:arm|controller:c|condlogic:cl|condcheck:cc" File: D:/processor/condlogic.sv Line: 19
Info (12128): Elaborating entity "datapath" for hierarchy "arm:arm|datapath:dp" File: D:/processor/arm.sv Line: 15
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm|datapath:dp|mux2:pcmux" File: D:/processor/datapath.sv Line: 20
Info (12128): Elaborating entity "flopr" for hierarchy "arm:arm|datapath:dp|flopr:pcreg" File: D:/processor/datapath.sv Line: 22
Info (12128): Elaborating entity "adder" for hierarchy "arm:arm|datapath:dp|adder:pcadd1" File: D:/processor/datapath.sv Line: 24
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm|datapath:dp|mux2:ra1mux" File: D:/processor/datapath.sv Line: 29
Info (12128): Elaborating entity "register_file" for hierarchy "arm:arm|datapath:dp|register_file:rf" File: D:/processor/datapath.sv Line: 33
Info (12128): Elaborating entity "extend" for hierarchy "arm:arm|datapath:dp|extend:ext" File: D:/processor/datapath.sv Line: 37
Info (12128): Elaborating entity "alu" for hierarchy "arm:arm|datapath:dp|alu:alu" File: D:/processor/datapath.sv Line: 42
Warning (10034): Output port "fo" at alu.sv(5) has no driver File: D:/processor/Laboratorio 3/ALU/alu/alu.sv Line: 5
Info (12128): Elaborating entity "sumador_n" for hierarchy "arm:arm|datapath:dp|alu:alu|sumador_n:sum1" File: D:/processor/Laboratorio 3/ALU/alu/alu.sv Line: 22
Info (12128): Elaborating entity "sumador_1bit" for hierarchy "arm:arm|datapath:dp|alu:alu|sumador_n:sum1|sumador_1bit:sumador[0].dut" File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv Line: 10
Info (12128): Elaborating entity "caflag" for hierarchy "arm:arm|datapath:dp|alu:alu|caflag:cf" File: D:/processor/Laboratorio 3/ALU/alu/alu.sv Line: 23
Info (12128): Elaborating entity "restador_n" for hierarchy "arm:arm|datapath:dp|alu:alu|restador_n:res1" File: D:/processor/Laboratorio 3/ALU/alu/alu.sv Line: 24
Info (12128): Elaborating entity "restador_1bit" for hierarchy "arm:arm|datapath:dp|alu:alu|restador_n:res1|restador_1bit:restador[0].dut" File: D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_n.sv Line: 11
Info (12128): Elaborating entity "neflag" for hierarchy "arm:arm|datapath:dp|alu:alu|neflag:nf" File: D:/processor/Laboratorio 3/ALU/alu/alu.sv Line: 25
Info (12128): Elaborating entity "lsl_arithmetic" for hierarchy "arm:arm|datapath:dp|alu:alu|lsl_arithmetic:lsl1" File: D:/processor/Laboratorio 3/ALU/alu/alu.sv Line: 26
Info (12128): Elaborating entity "lrl_arithmetic" for hierarchy "arm:arm|datapath:dp|alu:alu|lrl_arithmetic:lrl1" File: D:/processor/Laboratorio 3/ALU/alu/alu.sv Line: 27
Info (12128): Elaborating entity "and_gate_n" for hierarchy "arm:arm|datapath:dp|alu:alu|and_gate_n:and1" File: D:/processor/Laboratorio 3/ALU/alu/alu.sv Line: 28
Info (12128): Elaborating entity "and_gate" for hierarchy "arm:arm|datapath:dp|alu:alu|and_gate_n:and1|and_gate:and_gen[0].and_inst" File: D:/processor/Laboratorio 3/ALU/Operandos_logicos/and_gate_n.sv Line: 16
Info (12128): Elaborating entity "or_gate_n" for hierarchy "arm:arm|datapath:dp|alu:alu|or_gate_n:or1" File: D:/processor/Laboratorio 3/ALU/alu/alu.sv Line: 29
Info (12128): Elaborating entity "or_gate" for hierarchy "arm:arm|datapath:dp|alu:alu|or_gate_n:or1|or_gate:or_gen[0].or_inst" File: D:/processor/Laboratorio 3/ALU/Operandos_logicos/or_gate_n.sv Line: 16
Info (12128): Elaborating entity "xor_gate_n" for hierarchy "arm:arm|datapath:dp|alu:alu|xor_gate_n:xor1" File: D:/processor/Laboratorio 3/ALU/alu/alu.sv Line: 30
Info (12128): Elaborating entity "xor_gate" for hierarchy "arm:arm|datapath:dp|alu:alu|xor_gate_n:xor1|xor_gate:xor_gen[0].xor_inst" File: D:/processor/Laboratorio 3/ALU/Operandos_logicos/xor_gate_n.sv Line: 16
Info (12128): Elaborating entity "lsl_logic" for hierarchy "arm:arm|datapath:dp|alu:alu|lsl_logic:lsl2" File: D:/processor/Laboratorio 3/ALU/alu/alu.sv Line: 31
Info (12128): Elaborating entity "lrl_logic" for hierarchy "arm:arm|datapath:dp|alu:alu|lrl_logic:lrl2" File: D:/processor/Laboratorio 3/ALU/alu/alu.sv Line: 32
Info (12128): Elaborating entity "n_not_gate" for hierarchy "arm:arm|datapath:dp|alu:alu|n_not_gate:not1" File: D:/processor/Laboratorio 3/ALU/alu/alu.sv Line: 33
Info (12128): Elaborating entity "mux_" for hierarchy "arm:arm|datapath:dp|alu:alu|mux_:mux1" File: D:/processor/Laboratorio 3/ALU/alu/alu.sv Line: 34
Info (12128): Elaborating entity "zeroflag" for hierarchy "arm:arm|datapath:dp|alu:alu|zeroflag:zf" File: D:/processor/Laboratorio 3/ALU/alu/alu.sv Line: 35
Warning (10240): Verilog HDL Always Construct warning at zeroflag.sv(4): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: D:/processor/Laboratorio 3/ALU/alu/zeroflag.sv Line: 4
Info (10041): Inferred latch for "out" at zeroflag.sv(4) File: D:/processor/Laboratorio 3/ALU/alu/zeroflag.sv Line: 4
Info (12128): Elaborating entity "rom_22" for hierarchy "rom_22:rom" File: D:/processor/top.sv Line: 9
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom_22:rom|altsyncram:altsyncram_component" File: D:/processor/rom_22.v Line: 82
Info (12130): Elaborated megafunction instantiation "rom_22:rom|altsyncram:altsyncram_component" File: D:/processor/rom_22.v Line: 82
Info (12133): Instantiated megafunction "rom_22:rom|altsyncram:altsyncram_component" with the following parameter: File: D:/processor/rom_22.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom_22.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_acf1.tdf
    Info (12023): Found entity 1: altsyncram_acf1 File: D:/processor/db/altsyncram_acf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_acf1" for hierarchy "rom_22:rom|altsyncram:altsyncram_component|altsyncram_acf1:auto_generated" File: d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ram_1" for hierarchy "ram_1:ram" File: D:/processor/top.sv Line: 11
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_1:ram|altsyncram:altsyncram_component" File: D:/processor/ram_1.v Line: 86
Info (12130): Elaborated megafunction instantiation "ram_1:ram|altsyncram:altsyncram_component" File: D:/processor/ram_1.v Line: 86
Info (12133): Instantiated megafunction "ram_1:ram|altsyncram:altsyncram_component" with the following parameter: File: D:/processor/ram_1.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ram_1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ghn1.tdf
    Info (12023): Found entity 1: altsyncram_ghn1 File: D:/processor/db/altsyncram_ghn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ghn1" for hierarchy "ram_1:ram|altsyncram:altsyncram_component|altsyncram_ghn1:auto_generated" File: d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ReadData[31]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[30]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[29]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[28]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[27]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[26]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[25]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[24]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[23]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[22]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[21]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[20]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[19]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[18]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[17]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[16]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[15]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[14]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[13]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[12]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[11]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[10]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[9]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
    Warning (12110): Net "ReadData[8]" is missing source, defaulting to GND File: D:/processor/top.sv Line: 5
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "arm:arm|datapath:dp|register_file:rf|rf" is uninferred due to asynchronous read logic File: D:/processor/register_file.sv Line: 8
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/processor/output_files/processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1796 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 1689 logic cells
    Info (21064): Implemented 40 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4860 megabytes
    Info: Processing ended: Thu Jun  1 10:06:50 2023
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/processor/output_files/processor.map.smsg.


