verilog xil_defaultlib --include "../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/30ef" --include "../../../../Practica_2.gen/sources_1/bd/design_2/ipshared/ec67/hdl" \
"../../../bd/design_2/ip/design_2_lmb_bram_0/sim/design_2_lmb_bram_0.v" \
"../../../bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.v" \
"../../../bd/design_2/ip/design_2_xbar_0/sim/design_2_xbar_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
