{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1483438060583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1483438060584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 18:07:40 2017 " "Processing started: Tue Jan 03 18:07:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1483438060584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1483438060584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Greedy_snake -c Greedy_snake " "Command: quartus_sta Greedy_snake -c Greedy_snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1483438060584 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1483438060659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1483438060863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1483438060930 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1483438060930 ""}
{ "Info" "ISTA_SDC_FOUND" "Greedy_snake.sdc " "Reading SDC File: 'Greedy_snake.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1483438061247 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{Snake_pll:U1\|altpll:altpll_component\|_clk0\} \{U1\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{U1\|altpll_component\|pll\|inclk\[0\]\} -duty_cycle 50.00 -name \{Snake_pll:U1\|altpll:altpll_component\|_clk0\} \{U1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1483438061254 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{Snake_pll:U1\|altpll:altpll_component\|_clk1\} \{U1\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{U1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{Snake_pll:U1\|altpll:altpll_component\|_clk1\} \{U1\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1483438061254 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1483438061254 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk0 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk0 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483438061347 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk1 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk1 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483438061347 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483438061347 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483438061349 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483438061349 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483438061349 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1483438061349 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1483438061350 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1483438061362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 37.476 " "Worst-case setup slack is 37.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438061393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438061393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.476         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "   37.476         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438061393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.113         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "   41.113         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438061393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483438061393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438061401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438061401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "    0.451         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438061401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "    0.452         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438061401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483438061401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1483438061403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1483438061405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.719 " "Worst-case minimum pulse width slack is 24.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438061407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438061407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.719         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "   24.719         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438061407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.858         0.000 Clk  " "   24.858         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438061407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.716         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "   49.716         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438061407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483438061407 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1483438061513 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1483438061533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1483438061949 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk0 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk0 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483438062135 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk1 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk1 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483438062135 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483438062135 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483438062135 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483438062135 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483438062135 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1483438062135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 38.255 " "Worst-case setup slack is 38.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.255         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "   38.255         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.611         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "   41.611         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483438062163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "    0.400         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "    0.400         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483438062173 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1483438062176 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1483438062180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.716 " "Worst-case minimum pulse width slack is 24.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.716         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "   24.716         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.855         0.000 Clk  " "   24.855         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.716         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "   49.716         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483438062183 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1483438062297 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk0 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk0 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483438062525 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk1 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000 " "Clock: Snake_pll:U1\|altpll:altpll_component\|_clk1 with master clock period: 50.000 found on PLL node: U1\|altpll_component\|pll\|clk\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483438062525 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1483438062525 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483438062525 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk0 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483438062525 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) setup and hold " "From Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) to Snake_pll:U1\|altpll:altpll_component\|_clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1483438062525 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1483438062525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.291 " "Worst-case setup slack is 44.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.291         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "   44.291         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.936         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "   45.936         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483438062536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "    0.186         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "    0.186         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483438062548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1483438062555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1483438062562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.423 " "Worst-case minimum pulse width slack is 24.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.423         0.000 Clk  " "   24.423         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.795         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0  " "   24.795         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.732         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1  " "   49.732         0.000 Snake_pll:U1\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1483438062569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1483438062569 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1483438063065 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1483438063071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1483438063200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 18:07:43 2017 " "Processing ended: Tue Jan 03 18:07:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1483438063200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1483438063200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1483438063200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1483438063200 ""}
