[submodule "riscv-compliance"]
	path = riscv-compliance
	url = https://github.com/micro-FPGA/riscv-compliance.git
