
youlostit-ble.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004cf4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000238  08004e84  08004e84  00005e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050bc  080050bc  000071bc  2**0
                  CONTENTS
  4 .ARM          00000008  080050bc  080050bc  000060bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080050c4  080050c4  000071bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050c4  080050c4  000060c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080050c8  080050c8  000060c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001bc  20000000  080050cc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000030c  200001bc  08005288  000071bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004c8  08005288  000074c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000071bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b087  00000000  00000000  000071ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002089  00000000  00000000  00012273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a18  00000000  00000000  00014300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000077c  00000000  00000000  00014d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027535  00000000  00000000  00015494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b368  00000000  00000000  0003c9c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0ffd  00000000  00000000  00047d31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00138d2e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030c0  00000000  00000000  00138d74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a3  00000000  00000000  0013be34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001bc 	.word	0x200001bc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004e6c 	.word	0x08004e6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001c0 	.word	0x200001c0
 80001cc:	08004e6c 	.word	0x08004e6c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <ble_init>:
 int16_t connectionHandler[2] = {-1, -1}; // Little Endian Format for connection handler
 
 /**
  * Initializes the BLE module with appropriate settings
  */
 void ble_init(){
 8000280:	b580      	push	{r7, lr}
 8000282:	b084      	sub	sp, #16
 8000284:	af02      	add	r7, sp, #8
	 //fetching the reset event
	 rxEvent=(uint8_t*)malloc(EVENT_STARTUP_SIZE);
 8000286:	2006      	movs	r0, #6
 8000288:	f003 fc68 	bl	8003b5c <malloc>
 800028c:	4603      	mov	r3, r0
 800028e:	461a      	mov	r2, r3
 8000290:	4b70      	ldr	r3, [pc, #448]	@ (8000454 <ble_init+0x1d4>)
 8000292:	601a      	str	r2, [r3, #0]
	 int res;
 
	 while(!dataAvailable);
 8000294:	bf00      	nop
 8000296:	4b70      	ldr	r3, [pc, #448]	@ (8000458 <ble_init+0x1d8>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	2b00      	cmp	r3, #0
 800029c:	d0fb      	beq.n	8000296 <ble_init+0x16>
	 res=fetchBleEvent(rxEvent,EVENT_STARTUP_SIZE);
 800029e:	4b6d      	ldr	r3, [pc, #436]	@ (8000454 <ble_init+0x1d4>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	2106      	movs	r1, #6
 80002a4:	4618      	mov	r0, r3
 80002a6:	f000 f905 	bl	80004b4 <fetchBleEvent>
 80002aa:	6078      	str	r0, [r7, #4]
 
	 if(res==BLE_OK){
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d111      	bne.n	80002d6 <ble_init+0x56>
	 res=checkEventResp(rxEvent,EVENT_STATUP_DATA,EVENT_STARTUP_SIZE);
 80002b2:	4b68      	ldr	r3, [pc, #416]	@ (8000454 <ble_init+0x1d4>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	2206      	movs	r2, #6
 80002b8:	4968      	ldr	r1, [pc, #416]	@ (800045c <ble_init+0x1dc>)
 80002ba:	4618      	mov	r0, r3
 80002bc:	f000 f984 	bl	80005c8 <checkEventResp>
 80002c0:	6078      	str	r0, [r7, #4]
	 if(res==BLE_OK){
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d106      	bne.n	80002d6 <ble_init+0x56>
		stackInitCompleteFlag|=0x01;
 80002c8:	4b65      	ldr	r3, [pc, #404]	@ (8000460 <ble_init+0x1e0>)
 80002ca:	881b      	ldrh	r3, [r3, #0]
 80002cc:	f043 0301 	orr.w	r3, r3, #1
 80002d0:	b29a      	uxth	r2, r3
 80002d2:	4b63      	ldr	r3, [pc, #396]	@ (8000460 <ble_init+0x1e0>)
 80002d4:	801a      	strh	r2, [r3, #0]
	 }
	 }
	 HAL_Delay(10);
 80002d6:	200a      	movs	r0, #10
 80002d8:	f001 fd42 	bl	8001d60 <HAL_Delay>
	 free(rxEvent);
 80002dc:	4b5d      	ldr	r3, [pc, #372]	@ (8000454 <ble_init+0x1d4>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	4618      	mov	r0, r3
 80002e2:	f003 fc43 	bl	8003b6c <free>
 
	 //INIT GATT
	 if(BLE_command(ACI_GATT_INIT,sizeof(ACI_GATT_INIT),ACI_GATT_INIT_COMPLETE,sizeof(ACI_GATT_INIT_COMPLETE),0)==BLE_OK){
 80002e6:	2300      	movs	r3, #0
 80002e8:	9300      	str	r3, [sp, #0]
 80002ea:	2307      	movs	r3, #7
 80002ec:	4a5d      	ldr	r2, [pc, #372]	@ (8000464 <ble_init+0x1e4>)
 80002ee:	2104      	movs	r1, #4
 80002f0:	485d      	ldr	r0, [pc, #372]	@ (8000468 <ble_init+0x1e8>)
 80002f2:	f000 fa9d 	bl	8000830 <BLE_command>
 80002f6:	4603      	mov	r3, r0
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d106      	bne.n	800030a <ble_init+0x8a>
		stackInitCompleteFlag|=0x02;
 80002fc:	4b58      	ldr	r3, [pc, #352]	@ (8000460 <ble_init+0x1e0>)
 80002fe:	881b      	ldrh	r3, [r3, #0]
 8000300:	f043 0302 	orr.w	r3, r3, #2
 8000304:	b29a      	uxth	r2, r3
 8000306:	4b56      	ldr	r3, [pc, #344]	@ (8000460 <ble_init+0x1e0>)
 8000308:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 800030a:	4b52      	ldr	r3, [pc, #328]	@ (8000454 <ble_init+0x1d4>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	4618      	mov	r0, r3
 8000310:	f003 fc2c 	bl	8003b6c <free>
 
	 //INIT GAP, actually the handle that i get is a GATT handle of a service, will change the name later
	 if(BLE_command(ACI_GAP_INIT,sizeof(ACI_GAP_INIT),ACI_GAP_INIT_COMPLETE,sizeof(ACI_GAP_INIT_COMPLETE),3)==BLE_OK){
 8000314:	2303      	movs	r3, #3
 8000316:	9300      	str	r3, [sp, #0]
 8000318:	2307      	movs	r3, #7
 800031a:	4a54      	ldr	r2, [pc, #336]	@ (800046c <ble_init+0x1ec>)
 800031c:	2107      	movs	r1, #7
 800031e:	4854      	ldr	r0, [pc, #336]	@ (8000470 <ble_init+0x1f0>)
 8000320:	f000 fa86 	bl	8000830 <BLE_command>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d11b      	bne.n	8000362 <ble_init+0xe2>
		stackInitCompleteFlag|=0x04;
 800032a:	4b4d      	ldr	r3, [pc, #308]	@ (8000460 <ble_init+0x1e0>)
 800032c:	881b      	ldrh	r3, [r3, #0]
 800032e:	f043 0304 	orr.w	r3, r3, #4
 8000332:	b29a      	uxth	r2, r3
 8000334:	4b4a      	ldr	r3, [pc, #296]	@ (8000460 <ble_init+0x1e0>)
 8000336:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_SERVICE_HANDLE,rxEvent+7,2);
 8000338:	4b46      	ldr	r3, [pc, #280]	@ (8000454 <ble_init+0x1d4>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	3307      	adds	r3, #7
 800033e:	881b      	ldrh	r3, [r3, #0]
 8000340:	b29a      	uxth	r2, r3
 8000342:	4b4c      	ldr	r3, [pc, #304]	@ (8000474 <ble_init+0x1f4>)
 8000344:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_NAME_HANDLE,rxEvent+9,2);
 8000346:	4b43      	ldr	r3, [pc, #268]	@ (8000454 <ble_init+0x1d4>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	3309      	adds	r3, #9
 800034c:	881b      	ldrh	r3, [r3, #0]
 800034e:	b29a      	uxth	r2, r3
 8000350:	4b49      	ldr	r3, [pc, #292]	@ (8000478 <ble_init+0x1f8>)
 8000352:	801a      	strh	r2, [r3, #0]
		memcpy(GAP_CHAR_APP_HANDLE,rxEvent+11,2);
 8000354:	4b3f      	ldr	r3, [pc, #252]	@ (8000454 <ble_init+0x1d4>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	330b      	adds	r3, #11
 800035a:	881b      	ldrh	r3, [r3, #0]
 800035c:	b29a      	uxth	r2, r3
 800035e:	4b47      	ldr	r3, [pc, #284]	@ (800047c <ble_init+0x1fc>)
 8000360:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000362:	4b3c      	ldr	r3, [pc, #240]	@ (8000454 <ble_init+0x1d4>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	4618      	mov	r0, r3
 8000368:	f003 fc00 	bl	8003b6c <free>
 
	 //SET THE NAME OF THE BOARD IN THE SERVICE CREATED AUTOMATICALLY
	 updateCharValue(GAP_SERVICE_HANDLE,GAP_CHAR_NAME_HANDLE,0,sizeof(deviceName),deviceName);
 800036c:	4b44      	ldr	r3, [pc, #272]	@ (8000480 <ble_init+0x200>)
 800036e:	9300      	str	r3, [sp, #0]
 8000370:	2305      	movs	r3, #5
 8000372:	2200      	movs	r2, #0
 8000374:	4940      	ldr	r1, [pc, #256]	@ (8000478 <ble_init+0x1f8>)
 8000376:	483f      	ldr	r0, [pc, #252]	@ (8000474 <ble_init+0x1f4>)
 8000378:	f000 fb20 	bl	80009bc <updateCharValue>
	 stackInitCompleteFlag|=0x08;
 800037c:	4b38      	ldr	r3, [pc, #224]	@ (8000460 <ble_init+0x1e0>)
 800037e:	881b      	ldrh	r3, [r3, #0]
 8000380:	f043 0308 	orr.w	r3, r3, #8
 8000384:	b29a      	uxth	r2, r3
 8000386:	4b36      	ldr	r3, [pc, #216]	@ (8000460 <ble_init+0x1e0>)
 8000388:	801a      	strh	r2, [r3, #0]
	 free(rxEvent);
 800038a:	4b32      	ldr	r3, [pc, #200]	@ (8000454 <ble_init+0x1d4>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	4618      	mov	r0, r3
 8000390:	f003 fbec 	bl	8003b6c <free>
 
	 //INIT AUTH
	 if(BLE_command(ACI_GAP_SET_AUTH,sizeof(ACI_GAP_SET_AUTH),ACI_GAP_SET_AUTH_RESP,sizeof(ACI_GAP_SET_AUTH_RESP),0)==BLE_OK){
 8000394:	2300      	movs	r3, #0
 8000396:	9300      	str	r3, [sp, #0]
 8000398:	2307      	movs	r3, #7
 800039a:	4a3a      	ldr	r2, [pc, #232]	@ (8000484 <ble_init+0x204>)
 800039c:	2110      	movs	r1, #16
 800039e:	483a      	ldr	r0, [pc, #232]	@ (8000488 <ble_init+0x208>)
 80003a0:	f000 fa46 	bl	8000830 <BLE_command>
 80003a4:	4603      	mov	r3, r0
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d106      	bne.n	80003b8 <ble_init+0x138>
		stackInitCompleteFlag|=0x10;
 80003aa:	4b2d      	ldr	r3, [pc, #180]	@ (8000460 <ble_init+0x1e0>)
 80003ac:	881b      	ldrh	r3, [r3, #0]
 80003ae:	f043 0310 	orr.w	r3, r3, #16
 80003b2:	b29a      	uxth	r2, r3
 80003b4:	4b2a      	ldr	r3, [pc, #168]	@ (8000460 <ble_init+0x1e0>)
 80003b6:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80003b8:	4b26      	ldr	r3, [pc, #152]	@ (8000454 <ble_init+0x1d4>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	4618      	mov	r0, r3
 80003be:	f003 fbd5 	bl	8003b6c <free>
 
	 //SET_TX_LEVEL
	 if(BLE_command(ACI_HAL_SET_TX_POWER_LEVEL,sizeof(ACI_HAL_SET_TX_POWER_LEVEL),ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE,sizeof(ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE),0)==BLE_OK){
 80003c2:	2300      	movs	r3, #0
 80003c4:	9300      	str	r3, [sp, #0]
 80003c6:	2307      	movs	r3, #7
 80003c8:	4a30      	ldr	r2, [pc, #192]	@ (800048c <ble_init+0x20c>)
 80003ca:	2106      	movs	r1, #6
 80003cc:	4830      	ldr	r0, [pc, #192]	@ (8000490 <ble_init+0x210>)
 80003ce:	f000 fa2f 	bl	8000830 <BLE_command>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d106      	bne.n	80003e6 <ble_init+0x166>
		stackInitCompleteFlag|=0x20;
 80003d8:	4b21      	ldr	r3, [pc, #132]	@ (8000460 <ble_init+0x1e0>)
 80003da:	881b      	ldrh	r3, [r3, #0]
 80003dc:	f043 0320 	orr.w	r3, r3, #32
 80003e0:	b29a      	uxth	r2, r3
 80003e2:	4b1f      	ldr	r3, [pc, #124]	@ (8000460 <ble_init+0x1e0>)
 80003e4:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 80003e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000454 <ble_init+0x1d4>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	4618      	mov	r0, r3
 80003ec:	f003 fbbe 	bl	8003b6c <free>
 
	 //SET SCAN RESPONSE DATA
	 if(BLE_command(HCI_LE_SET_SCAN_RESPONSE_DATA,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA),HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE),0)==BLE_OK){
 80003f0:	2300      	movs	r3, #0
 80003f2:	9300      	str	r3, [sp, #0]
 80003f4:	2307      	movs	r3, #7
 80003f6:	4a27      	ldr	r2, [pc, #156]	@ (8000494 <ble_init+0x214>)
 80003f8:	2124      	movs	r1, #36	@ 0x24
 80003fa:	4827      	ldr	r0, [pc, #156]	@ (8000498 <ble_init+0x218>)
 80003fc:	f000 fa18 	bl	8000830 <BLE_command>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d106      	bne.n	8000414 <ble_init+0x194>
		stackInitCompleteFlag|=0x40;
 8000406:	4b16      	ldr	r3, [pc, #88]	@ (8000460 <ble_init+0x1e0>)
 8000408:	881b      	ldrh	r3, [r3, #0]
 800040a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800040e:	b29a      	uxth	r2, r3
 8000410:	4b13      	ldr	r3, [pc, #76]	@ (8000460 <ble_init+0x1e0>)
 8000412:	801a      	strh	r2, [r3, #0]
	 }
	 free(rxEvent);
 8000414:	4b0f      	ldr	r3, [pc, #60]	@ (8000454 <ble_init+0x1d4>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	4618      	mov	r0, r3
 800041a:	f003 fba7 	bl	8003b6c <free>
 
	 //This will start the advertisment,
	 setConnectable();
 800041e:	f000 f989 	bl	8000734 <setConnectable>
 
	 //add the nordic UART service
	 addService(UUID_NORDIC_UART_SERVICE,NORDIC_UART_SERVICE_HANDLE,SET_ATTRIBUTES(7)); //SET_ATTRIBUTES(1+2+3*2+3+3));//1 atribute service +2 attribute char readable+3*(2 NOTIFYABLE READABLE charachteristics)
 8000422:	2207      	movs	r2, #7
 8000424:	491d      	ldr	r1, [pc, #116]	@ (800049c <ble_init+0x21c>)
 8000426:	481e      	ldr	r0, [pc, #120]	@ (80004a0 <ble_init+0x220>)
 8000428:	f000 fa4e 	bl	80008c8 <addService>
 
	 //add the nordic UART charachteristics
	 addCharacteristic(UUID_CHAR_READ,READ_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),NOTIFIBLE);
 800042c:	2310      	movs	r3, #16
 800042e:	9300      	str	r3, [sp, #0]
 8000430:	2314      	movs	r3, #20
 8000432:	4a1a      	ldr	r2, [pc, #104]	@ (800049c <ble_init+0x21c>)
 8000434:	491b      	ldr	r1, [pc, #108]	@ (80004a4 <ble_init+0x224>)
 8000436:	481c      	ldr	r0, [pc, #112]	@ (80004a8 <ble_init+0x228>)
 8000438:	f000 fa7e 	bl	8000938 <addCharacteristic>
	 addCharacteristic(UUID_CHAR_WRITE,WRITE_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),WRITABLE);
 800043c:	2304      	movs	r3, #4
 800043e:	9300      	str	r3, [sp, #0]
 8000440:	2314      	movs	r3, #20
 8000442:	4a16      	ldr	r2, [pc, #88]	@ (800049c <ble_init+0x21c>)
 8000444:	4919      	ldr	r1, [pc, #100]	@ (80004ac <ble_init+0x22c>)
 8000446:	481a      	ldr	r0, [pc, #104]	@ (80004b0 <ble_init+0x230>)
 8000448:	f000 fa76 	bl	8000938 <addCharacteristic>
 
	 if(stackInitCompleteFlag==255){
	   //turn on led blue if everything was fine
	 //  HAL_GPIO_WritePin(CPU_LED_GPIO_Port,CPU_LED_Pin,GPIO_PIN_SET);
	 }
	 return;
 800044c:	bf00      	nop
 }
 800044e:	3708      	adds	r7, #8
 8000450:	46bd      	mov	sp, r7
 8000452:	bd80      	pop	{r7, pc}
 8000454:	200002f0 	.word	0x200002f0
 8000458:	200002f4 	.word	0x200002f4
 800045c:	20000000 	.word	0x20000000
 8000460:	200002ee 	.word	0x200002ee
 8000464:	2000000c 	.word	0x2000000c
 8000468:	20000008 	.word	0x20000008
 800046c:	2000001c 	.word	0x2000001c
 8000470:	20000014 	.word	0x20000014
 8000474:	200001d8 	.word	0x200001d8
 8000478:	200001dc 	.word	0x200001dc
 800047c:	200001e0 	.word	0x200001e0
 8000480:	20000118 	.word	0x20000118
 8000484:	20000034 	.word	0x20000034
 8000488:	20000024 	.word	0x20000024
 800048c:	20000044 	.word	0x20000044
 8000490:	2000003c 	.word	0x2000003c
 8000494:	20000070 	.word	0x20000070
 8000498:	2000004c 	.word	0x2000004c
 800049c:	200002e4 	.word	0x200002e4
 80004a0:	20000120 	.word	0x20000120
 80004a4:	200002ec 	.word	0x200002ec
 80004a8:	20000140 	.word	0x20000140
 80004ac:	200002e8 	.word	0x200002e8
 80004b0:	20000130 	.word	0x20000130

080004b4 <fetchBleEvent>:
	  if(BLE_command(ACI_HAL_SET_STANDBY,sizeof(ACI_HAL_SET_STANDBY),ACI_HAL_SET_STANDBY_COMPLETE,sizeof(ACI_HAL_SET_STANDBY_COMPLETE),0)==BLE_OK){
	  }
	  free(rxEvent);
 }
 
 int fetchBleEvent(uint8_t *container, int size){
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b08c      	sub	sp, #48	@ 0x30
 80004b8:	af02      	add	r7, sp, #8
 80004ba:	6078      	str	r0, [r7, #4]
 80004bc:	6039      	str	r1, [r7, #0]
 
   uint8_t master_header[]={0x0b,0x00,0x00,0x00,0x00};
 80004be:	4a3d      	ldr	r2, [pc, #244]	@ (80005b4 <fetchBleEvent+0x100>)
 80004c0:	f107 0318 	add.w	r3, r7, #24
 80004c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80004c8:	6018      	str	r0, [r3, #0]
 80004ca:	3304      	adds	r3, #4
 80004cc:	7019      	strb	r1, [r3, #0]
   uint8_t slave_header[5];
 
   //Wait until it is available an event coming from the BLE module (GPIO PIN COULD CHANGE ACCORDING TO THE BOARD)
   if(HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 80004ce:	2140      	movs	r1, #64	@ 0x40
 80004d0:	4839      	ldr	r0, [pc, #228]	@ (80005b8 <fetchBleEvent+0x104>)
 80004d2:	f001 ff25 	bl	8002320 <HAL_GPIO_ReadPin>
 80004d6:	4603      	mov	r3, r0
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d065      	beq.n	80005a8 <fetchBleEvent+0xf4>
 
   HAL_Delay(5);
 80004dc:	2005      	movs	r0, #5
 80004de:	f001 fc3f 	bl	8001d60 <HAL_Delay>
   //PIN_CS of SPI2 LOW
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 80004e2:	2200      	movs	r2, #0
 80004e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004e8:	4834      	ldr	r0, [pc, #208]	@ (80005bc <fetchBleEvent+0x108>)
 80004ea:	f001 ff31 	bl	8002350 <HAL_GPIO_WritePin>
 
   //SPI2 in this case, it could change according to the board
   //we send a byte containing a request of reading followed by 4 dummy bytes
   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 80004ee:	f107 0210 	add.w	r2, r7, #16
 80004f2:	f107 0118 	add.w	r1, r7, #24
 80004f6:	2301      	movs	r3, #1
 80004f8:	9300      	str	r3, [sp, #0]
 80004fa:	2305      	movs	r3, #5
 80004fc:	4830      	ldr	r0, [pc, #192]	@ (80005c0 <fetchBleEvent+0x10c>)
 80004fe:	f002 ffa7 	bl	8003450 <HAL_SPI_TransmitReceive>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000502:	2201      	movs	r2, #1
 8000504:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000508:	482c      	ldr	r0, [pc, #176]	@ (80005bc <fetchBleEvent+0x108>)
 800050a:	f001 ff21 	bl	8002350 <HAL_GPIO_WritePin>
   HAL_Delay(1);
 800050e:	2001      	movs	r0, #1
 8000510:	f001 fc26 	bl	8001d60 <HAL_Delay>
   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000514:	2200      	movs	r2, #0
 8000516:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800051a:	4828      	ldr	r0, [pc, #160]	@ (80005bc <fetchBleEvent+0x108>)
 800051c:	f001 ff18 	bl	8002350 <HAL_GPIO_WritePin>
 
   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000520:	f107 0210 	add.w	r2, r7, #16
 8000524:	f107 0118 	add.w	r1, r7, #24
 8000528:	2301      	movs	r3, #1
 800052a:	9300      	str	r3, [sp, #0]
 800052c:	2305      	movs	r3, #5
 800052e:	4824      	ldr	r0, [pc, #144]	@ (80005c0 <fetchBleEvent+0x10c>)
 8000530:	f002 ff8e 	bl	8003450 <HAL_SPI_TransmitReceive>
 
   //let's get the size of data available
   int dataSize;
   dataSize=(slave_header[3]|slave_header[4]<<8);
 8000534:	7cfb      	ldrb	r3, [r7, #19]
 8000536:	461a      	mov	r2, r3
 8000538:	7d3b      	ldrb	r3, [r7, #20]
 800053a:	021b      	lsls	r3, r3, #8
 800053c:	4313      	orrs	r3, r2
 800053e:	627b      	str	r3, [r7, #36]	@ 0x24
   int i;
   char dummy=0xff;
 8000540:	23ff      	movs	r3, #255	@ 0xff
 8000542:	73fb      	strb	r3, [r7, #15]
 
   if(dataSize>size){
 8000544:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000546:	683b      	ldr	r3, [r7, #0]
 8000548:	429a      	cmp	r2, r3
 800054a:	dd01      	ble.n	8000550 <fetchBleEvent+0x9c>
	   dataSize=size;
 800054c:	683b      	ldr	r3, [r7, #0]
 800054e:	627b      	str	r3, [r7, #36]	@ 0x24
   }
 
   if(dataSize>0){
 8000550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000552:	2b00      	cmp	r3, #0
 8000554:	dd1f      	ble.n	8000596 <fetchBleEvent+0xe2>
		 //let's fill the get the bytes availables and insert them into the container variable
		   for(i=0;i<dataSize;i++){
 8000556:	2300      	movs	r3, #0
 8000558:	623b      	str	r3, [r7, #32]
 800055a:	e00d      	b.n	8000578 <fetchBleEvent+0xc4>
		   HAL_SPI_TransmitReceive(&hspi3,(uint8_t*)&dummy,container+i,1,1);
 800055c:	6a3b      	ldr	r3, [r7, #32]
 800055e:	687a      	ldr	r2, [r7, #4]
 8000560:	441a      	add	r2, r3
 8000562:	f107 010f 	add.w	r1, r7, #15
 8000566:	2301      	movs	r3, #1
 8000568:	9300      	str	r3, [sp, #0]
 800056a:	2301      	movs	r3, #1
 800056c:	4814      	ldr	r0, [pc, #80]	@ (80005c0 <fetchBleEvent+0x10c>)
 800056e:	f002 ff6f 	bl	8003450 <HAL_SPI_TransmitReceive>
		   for(i=0;i<dataSize;i++){
 8000572:	6a3b      	ldr	r3, [r7, #32]
 8000574:	3301      	adds	r3, #1
 8000576:	623b      	str	r3, [r7, #32]
 8000578:	6a3a      	ldr	r2, [r7, #32]
 800057a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800057c:	429a      	cmp	r2, r3
 800057e:	dbed      	blt.n	800055c <fetchBleEvent+0xa8>
 
		   }
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000580:	2201      	movs	r2, #1
 8000582:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000586:	480d      	ldr	r0, [pc, #52]	@ (80005bc <fetchBleEvent+0x108>)
 8000588:	f001 fee2 	bl	8002350 <HAL_GPIO_WritePin>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
		 return -1;
	   }
 
   //let's stop the SPI2
   dataAvailable=0;
 800058c:	4b0d      	ldr	r3, [pc, #52]	@ (80005c4 <fetchBleEvent+0x110>)
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
   return BLE_OK;
 8000592:	2300      	movs	r3, #0
 8000594:	e00a      	b.n	80005ac <fetchBleEvent+0xf8>
		   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000596:	2201      	movs	r2, #1
 8000598:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800059c:	4807      	ldr	r0, [pc, #28]	@ (80005bc <fetchBleEvent+0x108>)
 800059e:	f001 fed7 	bl	8002350 <HAL_GPIO_WritePin>
		 return -1;
 80005a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005a6:	e001      	b.n	80005ac <fetchBleEvent+0xf8>
   }else{
   return -2;
 80005a8:	f06f 0301 	mvn.w	r3, #1
   }
 }
 80005ac:	4618      	mov	r0, r3
 80005ae:	3728      	adds	r7, #40	@ 0x28
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	08004e84 	.word	0x08004e84
 80005b8:	48001000 	.word	0x48001000
 80005bc:	48000c00 	.word	0x48000c00
 80005c0:	200002f8 	.word	0x200002f8
 80005c4:	200002f4 	.word	0x200002f4

080005c8 <checkEventResp>:
 
 
 int checkEventResp(uint8_t *event, uint8_t *reference, int size){
 80005c8:	b480      	push	{r7}
 80005ca:	b087      	sub	sp, #28
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	60f8      	str	r0, [r7, #12]
 80005d0:	60b9      	str	r1, [r7, #8]
 80005d2:	607a      	str	r2, [r7, #4]
	 int j=0;
 80005d4:	2300      	movs	r3, #0
 80005d6:	617b      	str	r3, [r7, #20]
 
	 for(j=0;j<size;j++){
 80005d8:	2300      	movs	r3, #0
 80005da:	617b      	str	r3, [r7, #20]
 80005dc:	e00f      	b.n	80005fe <checkEventResp+0x36>
 
		 if(event[j]!=reference[j]){
 80005de:	697b      	ldr	r3, [r7, #20]
 80005e0:	68fa      	ldr	r2, [r7, #12]
 80005e2:	4413      	add	r3, r2
 80005e4:	781a      	ldrb	r2, [r3, #0]
 80005e6:	697b      	ldr	r3, [r7, #20]
 80005e8:	68b9      	ldr	r1, [r7, #8]
 80005ea:	440b      	add	r3, r1
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	429a      	cmp	r2, r3
 80005f0:	d002      	beq.n	80005f8 <checkEventResp+0x30>
			 return -1;
 80005f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005f6:	e007      	b.n	8000608 <checkEventResp+0x40>
	 for(j=0;j<size;j++){
 80005f8:	697b      	ldr	r3, [r7, #20]
 80005fa:	3301      	adds	r3, #1
 80005fc:	617b      	str	r3, [r7, #20]
 80005fe:	697a      	ldr	r2, [r7, #20]
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	429a      	cmp	r2, r3
 8000604:	dbeb      	blt.n	80005de <checkEventResp+0x16>
		 }
	 }
 
 return BLE_OK;
 8000606:	2300      	movs	r3, #0
 }
 8000608:	4618      	mov	r0, r3
 800060a:	371c      	adds	r7, #28
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr

08000614 <sendCommand>:
 
 void sendCommand(uint8_t *command,int size){
 8000614:	b580      	push	{r7, lr}
 8000616:	b08a      	sub	sp, #40	@ 0x28
 8000618:	af02      	add	r7, sp, #8
 800061a:	6078      	str	r0, [r7, #4]
 800061c:	6039      	str	r1, [r7, #0]
 
	   uint8_t master_header[]={0x0a,0x00,0x00,0x00,0x00};
 800061e:	4a1f      	ldr	r2, [pc, #124]	@ (800069c <sendCommand+0x88>)
 8000620:	f107 0310 	add.w	r3, r7, #16
 8000624:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000628:	6018      	str	r0, [r3, #0]
 800062a:	3304      	adds	r3, #4
 800062c:	7019      	strb	r1, [r3, #0]
	   uint8_t slave_header[5];
 
	   int result;
 
	 do{
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 800062e:	2200      	movs	r2, #0
 8000630:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000634:	481a      	ldr	r0, [pc, #104]	@ (80006a0 <sendCommand+0x8c>)
 8000636:	f001 fe8b 	bl	8002350 <HAL_GPIO_WritePin>
 
	   //wait until it is possible to write
	   //while(!dataAvailable);
	   HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 800063a:	f107 0208 	add.w	r2, r7, #8
 800063e:	f107 0110 	add.w	r1, r7, #16
 8000642:	2301      	movs	r3, #1
 8000644:	9300      	str	r3, [sp, #0]
 8000646:	2305      	movs	r3, #5
 8000648:	4816      	ldr	r0, [pc, #88]	@ (80006a4 <sendCommand+0x90>)
 800064a:	f002 ff01 	bl	8003450 <HAL_SPI_TransmitReceive>
	   int bufferSize=(slave_header[2]<<8|slave_header[1]);
 800064e:	7abb      	ldrb	r3, [r7, #10]
 8000650:	021b      	lsls	r3, r3, #8
 8000652:	7a7a      	ldrb	r2, [r7, #9]
 8000654:	4313      	orrs	r3, r2
 8000656:	61bb      	str	r3, [r7, #24]
	   if(bufferSize>=size){
 8000658:	69ba      	ldr	r2, [r7, #24]
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	429a      	cmp	r2, r3
 800065e:	db09      	blt.n	8000674 <sendCommand+0x60>
		 HAL_SPI_Transmit(&hspi3,command,size,1);
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	b29a      	uxth	r2, r3
 8000664:	2301      	movs	r3, #1
 8000666:	6879      	ldr	r1, [r7, #4]
 8000668:	480e      	ldr	r0, [pc, #56]	@ (80006a4 <sendCommand+0x90>)
 800066a:	f002 fd7c 	bl	8003166 <HAL_SPI_Transmit>
		 result=0;
 800066e:	2300      	movs	r3, #0
 8000670:	61fb      	str	r3, [r7, #28]
 8000672:	e002      	b.n	800067a <sendCommand+0x66>
	   }else{
		 result=-1;
 8000674:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000678:	61fb      	str	r3, [r7, #28]
	   }
	   HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 800067a:	2201      	movs	r2, #1
 800067c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000680:	4807      	ldr	r0, [pc, #28]	@ (80006a0 <sendCommand+0x8c>)
 8000682:	f001 fe65 	bl	8002350 <HAL_GPIO_WritePin>
	   dataAvailable=0;
 8000686:	4b08      	ldr	r3, [pc, #32]	@ (80006a8 <sendCommand+0x94>)
 8000688:	2200      	movs	r2, #0
 800068a:	601a      	str	r2, [r3, #0]
	 }while(result!=0);
 800068c:	69fb      	ldr	r3, [r7, #28]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d1cd      	bne.n	800062e <sendCommand+0x1a>
 
 }
 8000692:	bf00      	nop
 8000694:	bf00      	nop
 8000696:	3720      	adds	r7, #32
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	08004e8c 	.word	0x08004e8c
 80006a0:	48000c00 	.word	0x48000c00
 80006a4:	200002f8 	.word	0x200002f8
 80006a8:	200002f4 	.word	0x200002f4

080006ac <catchBLE>:
 
 void catchBLE(uint8_t * byte1, uint8_t * byte2){
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	6039      	str	r1, [r7, #0]
	 int result=fetchBleEvent(buffer,127);
 80006b6:	217f      	movs	r1, #127	@ 0x7f
 80006b8:	4819      	ldr	r0, [pc, #100]	@ (8000720 <catchBLE+0x74>)
 80006ba:	f7ff fefb 	bl	80004b4 <fetchBleEvent>
 80006be:	60f8      	str	r0, [r7, #12]
	 if(result==BLE_OK){
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d128      	bne.n	8000718 <catchBLE+0x6c>
		 if(checkEventResp(buffer,EVENT_DISCONNECTED,3)==BLE_OK){
 80006c6:	2203      	movs	r2, #3
 80006c8:	4916      	ldr	r1, [pc, #88]	@ (8000724 <catchBLE+0x78>)
 80006ca:	4815      	ldr	r0, [pc, #84]	@ (8000720 <catchBLE+0x74>)
 80006cc:	f7ff ff7c 	bl	80005c8 <checkEventResp>
			 //setConnectable();
		 }
		 if(checkEventResp(buffer, EVENT_CONNECTED, 5)==BLE_OK){
 80006d0:	2205      	movs	r2, #5
 80006d2:	4915      	ldr	r1, [pc, #84]	@ (8000728 <catchBLE+0x7c>)
 80006d4:	4812      	ldr	r0, [pc, #72]	@ (8000720 <catchBLE+0x74>)
 80006d6:	f7ff ff77 	bl	80005c8 <checkEventResp>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d109      	bne.n	80006f4 <catchBLE+0x48>
			 // Little Endian Format
			 *(connectionHandler) = buffer[5];
 80006e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <catchBLE+0x74>)
 80006e2:	795b      	ldrb	r3, [r3, #5]
 80006e4:	b21a      	sxth	r2, r3
 80006e6:	4b11      	ldr	r3, [pc, #68]	@ (800072c <catchBLE+0x80>)
 80006e8:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 80006ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000720 <catchBLE+0x74>)
 80006ec:	799b      	ldrb	r3, [r3, #6]
 80006ee:	b21a      	sxth	r2, r3
 80006f0:	4b0e      	ldr	r3, [pc, #56]	@ (800072c <catchBLE+0x80>)
 80006f2:	805a      	strh	r2, [r3, #2]
		 }
		 if (checkEventResp(buffer, EVENT_GATT_CHANGED, 5) == BLE_OK){
 80006f4:	2205      	movs	r2, #5
 80006f6:	490e      	ldr	r1, [pc, #56]	@ (8000730 <catchBLE+0x84>)
 80006f8:	4809      	ldr	r0, [pc, #36]	@ (8000720 <catchBLE+0x74>)
 80006fa:	f7ff ff65 	bl	80005c8 <checkEventResp>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d109      	bne.n	8000718 <catchBLE+0x6c>
			 *(connectionHandler) = buffer[5];
 8000704:	4b06      	ldr	r3, [pc, #24]	@ (8000720 <catchBLE+0x74>)
 8000706:	795b      	ldrb	r3, [r3, #5]
 8000708:	b21a      	sxth	r2, r3
 800070a:	4b08      	ldr	r3, [pc, #32]	@ (800072c <catchBLE+0x80>)
 800070c:	801a      	strh	r2, [r3, #0]
			 *(connectionHandler + 1) = buffer[6];
 800070e:	4b04      	ldr	r3, [pc, #16]	@ (8000720 <catchBLE+0x74>)
 8000710:	799b      	ldrb	r3, [r3, #6]
 8000712:	b21a      	sxth	r2, r3
 8000714:	4b05      	ldr	r3, [pc, #20]	@ (800072c <catchBLE+0x80>)
 8000716:	805a      	strh	r2, [r3, #2]
		 }
	 }else{
		 //something bad is happening if I am here
	 }
 }
 8000718:	bf00      	nop
 800071a:	3710      	adds	r7, #16
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	200001e4 	.word	0x200001e4
 8000724:	200000f0 	.word	0x200000f0
 8000728:	200000fc 	.word	0x200000fc
 800072c:	20000150 	.word	0x20000150
 8000730:	20000104 	.word	0x20000104

08000734 <setConnectable>:
 
 void setConnectable(){
 8000734:	b590      	push	{r4, r7, lr}
 8000736:	b085      	sub	sp, #20
 8000738:	af00      	add	r7, sp, #0
 		uint8_t* rxEvent;
 		//Start advertising
 		uint8_t *localname;
 		int res;
 		localname=(uint8_t*)malloc(sizeof(deviceName)+5);//carattere di terminazione+listauid+slavetemp
 800073a:	200a      	movs	r0, #10
 800073c:	f003 fa0e 	bl	8003b5c <malloc>
 8000740:	4603      	mov	r3, r0
 8000742:	60fb      	str	r3, [r7, #12]
 		memcpy(localname,deviceName,sizeof(deviceName));
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	4a36      	ldr	r2, [pc, #216]	@ (8000820 <setConnectable+0xec>)
 8000748:	6810      	ldr	r0, [r2, #0]
 800074a:	6018      	str	r0, [r3, #0]
 800074c:	7912      	ldrb	r2, [r2, #4]
 800074e:	711a      	strb	r2, [r3, #4]
 		localname[sizeof(deviceName)+1]=0x00;
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	3306      	adds	r3, #6
 8000754:	2200      	movs	r2, #0
 8000756:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)+2]=0x00;
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	3307      	adds	r3, #7
 800075c:	2200      	movs	r2, #0
 800075e:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)+3]=0x00;
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	3308      	adds	r3, #8
 8000764:	2200      	movs	r2, #0
 8000766:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)+4]=0x00;
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	3309      	adds	r3, #9
 800076c:	2200      	movs	r2, #0
 800076e:	701a      	strb	r2, [r3, #0]
 		localname[sizeof(deviceName)]=0x00;
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	3305      	adds	r3, #5
 8000774:	2200      	movs	r2, #0
 8000776:	701a      	strb	r2, [r3, #0]


 		ACI_GAP_SET_DISCOVERABLE[11]=sizeof(deviceName)+1;
 8000778:	4b2a      	ldr	r3, [pc, #168]	@ (8000824 <setConnectable+0xf0>)
 800077a:	2206      	movs	r2, #6
 800077c:	72da      	strb	r2, [r3, #11]
 		ACI_GAP_SET_DISCOVERABLE[3]=sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE)-4;
 800077e:	4b29      	ldr	r3, [pc, #164]	@ (8000824 <setConnectable+0xf0>)
 8000780:	2213      	movs	r2, #19
 8000782:	70da      	strb	r2, [r3, #3]

 		uint8_t *discoverableCommand;
 		discoverableCommand=(uint8_t*)malloc(sizeof(ACI_GAP_SET_DISCOVERABLE)+sizeof(deviceName)+5);
 8000784:	2017      	movs	r0, #23
 8000786:	f003 f9e9 	bl	8003b5c <malloc>
 800078a:	4603      	mov	r3, r0
 800078c:	60bb      	str	r3, [r7, #8]
 		memcpy(discoverableCommand,ACI_GAP_SET_DISCOVERABLE,sizeof(ACI_GAP_SET_DISCOVERABLE));
 800078e:	68bb      	ldr	r3, [r7, #8]
 8000790:	4a24      	ldr	r2, [pc, #144]	@ (8000824 <setConnectable+0xf0>)
 8000792:	461c      	mov	r4, r3
 8000794:	4613      	mov	r3, r2
 8000796:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000798:	6020      	str	r0, [r4, #0]
 800079a:	6061      	str	r1, [r4, #4]
 800079c:	60a2      	str	r2, [r4, #8]
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	7323      	strb	r3, [r4, #12]
 		memcpy(discoverableCommand+sizeof(ACI_GAP_SET_DISCOVERABLE),localname,sizeof(deviceName)+5);
 80007a2:	68bb      	ldr	r3, [r7, #8]
 80007a4:	330d      	adds	r3, #13
 80007a6:	220a      	movs	r2, #10
 80007a8:	68f9      	ldr	r1, [r7, #12]
 80007aa:	4618      	mov	r0, r3
 80007ac:	f003 fc3f 	bl	800402e <memcpy>

 		// remove existing buffer content
 		rxEvent=(uint8_t*)malloc(7);
 80007b0:	2007      	movs	r0, #7
 80007b2:	f003 f9d3 	bl	8003b5c <malloc>
 80007b6:	4603      	mov	r3, r0
 80007b8:	607b      	str	r3, [r7, #4]
 		res=fetchBleEvent(rxEvent,7);
 80007ba:	2107      	movs	r1, #7
 80007bc:	6878      	ldr	r0, [r7, #4]
 80007be:	f7ff fe79 	bl	80004b4 <fetchBleEvent>
 80007c2:	6038      	str	r0, [r7, #0]

 		// send the command to make the peripheral discoverable
 		sendCommand(discoverableCommand,sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE));
 80007c4:	2117      	movs	r1, #23
 80007c6:	68b8      	ldr	r0, [r7, #8]
 80007c8:	f7ff ff24 	bl	8000614 <sendCommand>
 		HAL_Delay(100);
 80007cc:	2064      	movs	r0, #100	@ 0x64
 80007ce:	f001 fac7 	bl	8001d60 <HAL_Delay>
 		res=fetchBleEvent(rxEvent,7);
 80007d2:	2107      	movs	r1, #7
 80007d4:	6878      	ldr	r0, [r7, #4]
 80007d6:	f7ff fe6d 	bl	80004b4 <fetchBleEvent>
 80007da:	6038      	str	r0, [r7, #0]
 		if(res==BLE_OK){
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d10e      	bne.n	8000800 <setConnectable+0xcc>
 		   if(checkEventResp(rxEvent, ACI_GAP_SET_DISCOVERABLE_COMPLETE, 7)==BLE_OK){
 80007e2:	2207      	movs	r2, #7
 80007e4:	4910      	ldr	r1, [pc, #64]	@ (8000828 <setConnectable+0xf4>)
 80007e6:	6878      	ldr	r0, [r7, #4]
 80007e8:	f7ff feee 	bl	80005c8 <checkEventResp>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d106      	bne.n	8000800 <setConnectable+0xcc>
 			  stackInitCompleteFlag|=0x80;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	@ (800082c <setConnectable+0xf8>)
 80007f4:	881b      	ldrh	r3, [r3, #0]
 80007f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007fa:	b29a      	uxth	r2, r3
 80007fc:	4b0b      	ldr	r3, [pc, #44]	@ (800082c <setConnectable+0xf8>)
 80007fe:	801a      	strh	r2, [r3, #0]
 		   }
 		}
 		free(rxEvent);
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f003 f9b3 	bl	8003b6c <free>
 		free(discoverableCommand);
 8000806:	68b8      	ldr	r0, [r7, #8]
 8000808:	f003 f9b0 	bl	8003b6c <free>
 		free(localname);
 800080c:	68f8      	ldr	r0, [r7, #12]
 800080e:	f003 f9ad 	bl	8003b6c <free>
 		HAL_Delay(10);
 8000812:	200a      	movs	r0, #10
 8000814:	f001 faa4 	bl	8001d60 <HAL_Delay>
  }
 8000818:	bf00      	nop
 800081a:	3714      	adds	r7, #20
 800081c:	46bd      	mov	sp, r7
 800081e:	bd90      	pop	{r4, r7, pc}
 8000820:	20000118 	.word	0x20000118
 8000824:	20000078 	.word	0x20000078
 8000828:	20000088 	.word	0x20000088
 800082c:	200002ee 	.word	0x200002ee

08000830 <BLE_command>:
  * @param sizeRes Expected size of the response result.
  * @param returnHandles Number of handles expected in the response (each handle occupies 2 bytes).
  * @return int Returns BLE_OK if the command was successfully executed and the event response is valid,
  *             or an error code if something went wrong.
  */
 int BLE_command(uint8_t* command, int size, uint8_t* result, int sizeRes, int returnHandles){
 8000830:	b580      	push	{r7, lr}
 8000832:	b086      	sub	sp, #24
 8000834:	af00      	add	r7, sp, #0
 8000836:	60f8      	str	r0, [r7, #12]
 8000838:	60b9      	str	r1, [r7, #8]
 800083a:	607a      	str	r2, [r7, #4]
 800083c:	603b      	str	r3, [r7, #0]
		int response;
 
		sendCommand(command,size);
 800083e:	68b9      	ldr	r1, [r7, #8]
 8000840:	68f8      	ldr	r0, [r7, #12]
 8000842:	f7ff fee7 	bl	8000614 <sendCommand>
		rxEvent=(uint8_t*)malloc(sizeRes+2*returnHandles);
 8000846:	6a3b      	ldr	r3, [r7, #32]
 8000848:	005a      	lsls	r2, r3, #1
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	4413      	add	r3, r2
 800084e:	4618      	mov	r0, r3
 8000850:	f003 f984 	bl	8003b5c <malloc>
 8000854:	4603      	mov	r3, r0
 8000856:	461a      	mov	r2, r3
 8000858:	4b19      	ldr	r3, [pc, #100]	@ (80008c0 <BLE_command+0x90>)
 800085a:	601a      	str	r2, [r3, #0]
 
		long contatore=0;
 800085c:	2300      	movs	r3, #0
 800085e:	613b      	str	r3, [r7, #16]
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000860:	e007      	b.n	8000872 <BLE_command+0x42>
			contatore++;
 8000862:	693b      	ldr	r3, [r7, #16]
 8000864:	3301      	adds	r3, #1
 8000866:	613b      	str	r3, [r7, #16]
			if(contatore>30000){
 8000868:	693b      	ldr	r3, [r7, #16]
 800086a:	f247 5230 	movw	r2, #30000	@ 0x7530
 800086e:	4293      	cmp	r3, r2
 8000870:	dc07      	bgt.n	8000882 <BLE_command+0x52>
		while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000872:	2140      	movs	r1, #64	@ 0x40
 8000874:	4813      	ldr	r0, [pc, #76]	@ (80008c4 <BLE_command+0x94>)
 8000876:	f001 fd53 	bl	8002320 <HAL_GPIO_ReadPin>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d0f0      	beq.n	8000862 <BLE_command+0x32>
 8000880:	e000      	b.n	8000884 <BLE_command+0x54>
				break;
 8000882:	bf00      	nop
			}
		}
 
 
		response=fetchBleEvent(rxEvent,sizeRes+returnHandles*2);
 8000884:	4b0e      	ldr	r3, [pc, #56]	@ (80008c0 <BLE_command+0x90>)
 8000886:	6818      	ldr	r0, [r3, #0]
 8000888:	6a3b      	ldr	r3, [r7, #32]
 800088a:	005a      	lsls	r2, r3, #1
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	4413      	add	r3, r2
 8000890:	4619      	mov	r1, r3
 8000892:	f7ff fe0f 	bl	80004b4 <fetchBleEvent>
 8000896:	6178      	str	r0, [r7, #20]
		if(response==BLE_OK){
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	2b00      	cmp	r3, #0
 800089c:	d107      	bne.n	80008ae <BLE_command+0x7e>
			response=checkEventResp(rxEvent,result,sizeRes);
 800089e:	4b08      	ldr	r3, [pc, #32]	@ (80008c0 <BLE_command+0x90>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	683a      	ldr	r2, [r7, #0]
 80008a4:	6879      	ldr	r1, [r7, #4]
 80008a6:	4618      	mov	r0, r3
 80008a8:	f7ff fe8e 	bl	80005c8 <checkEventResp>
 80008ac:	6178      	str	r0, [r7, #20]
		}
		HAL_Delay(10);
 80008ae:	200a      	movs	r0, #10
 80008b0:	f001 fa56 	bl	8001d60 <HAL_Delay>
 
 
	 return response;
 80008b4:	697b      	ldr	r3, [r7, #20]
 }
 80008b6:	4618      	mov	r0, r3
 80008b8:	3718      	adds	r7, #24
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	200002f0 	.word	0x200002f0
 80008c4:	48001000 	.word	0x48001000

080008c8 <addService>:
 
 void addService(uint8_t* UUID, uint8_t* handle, int attributes){
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af02      	add	r7, sp, #8
 80008ce:	60f8      	str	r0, [r7, #12]
 80008d0:	60b9      	str	r1, [r7, #8]
 80008d2:	607a      	str	r2, [r7, #4]
 
 
	 //memcpy
	 memcpy(ADD_PRIMARY_SERVICE+5,UUID,16);
 80008d4:	4b14      	ldr	r3, [pc, #80]	@ (8000928 <addService+0x60>)
 80008d6:	2210      	movs	r2, #16
 80008d8:	68f9      	ldr	r1, [r7, #12]
 80008da:	4618      	mov	r0, r3
 80008dc:	f003 fba7 	bl	800402e <memcpy>
	 ADD_PRIMARY_SERVICE[22]=attributes;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	b2da      	uxtb	r2, r3
 80008e4:	4b11      	ldr	r3, [pc, #68]	@ (800092c <addService+0x64>)
 80008e6:	759a      	strb	r2, [r3, #22]
		if(BLE_command(ADD_PRIMARY_SERVICE,sizeof(ADD_PRIMARY_SERVICE),ADD_PRIMARY_SERVICE_COMPLETE,sizeof(ADD_PRIMARY_SERVICE_COMPLETE),1)==BLE_OK){
 80008e8:	2301      	movs	r3, #1
 80008ea:	9300      	str	r3, [sp, #0]
 80008ec:	2307      	movs	r3, #7
 80008ee:	4a10      	ldr	r2, [pc, #64]	@ (8000930 <addService+0x68>)
 80008f0:	2117      	movs	r1, #23
 80008f2:	480e      	ldr	r0, [pc, #56]	@ (800092c <addService+0x64>)
 80008f4:	f7ff ff9c 	bl	8000830 <BLE_command>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d10a      	bne.n	8000914 <addService+0x4c>
			handle[0]=rxEvent[7];
 80008fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000934 <addService+0x6c>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	79da      	ldrb	r2, [r3, #7]
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	701a      	strb	r2, [r3, #0]
			handle[1]=rxEvent[8];
 8000908:	4b0a      	ldr	r3, [pc, #40]	@ (8000934 <addService+0x6c>)
 800090a:	681a      	ldr	r2, [r3, #0]
 800090c:	68bb      	ldr	r3, [r7, #8]
 800090e:	3301      	adds	r3, #1
 8000910:	7a12      	ldrb	r2, [r2, #8]
 8000912:	701a      	strb	r2, [r3, #0]
		 }
		free(rxEvent);
 8000914:	4b07      	ldr	r3, [pc, #28]	@ (8000934 <addService+0x6c>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4618      	mov	r0, r3
 800091a:	f003 f927 	bl	8003b6c <free>
 }
 800091e:	bf00      	nop
 8000920:	3710      	adds	r7, #16
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	20000095 	.word	0x20000095
 800092c:	20000090 	.word	0x20000090
 8000930:	200000a8 	.word	0x200000a8
 8000934:	200002f0 	.word	0x200002f0

08000938 <addCharacteristic>:
 
 void addCharacteristic(uint8_t* UUID,uint8_t* handleChar, uint8_t* handleService, uint8_t maxsize, uint8_t proprieties){
 8000938:	b580      	push	{r7, lr}
 800093a:	b086      	sub	sp, #24
 800093c:	af02      	add	r7, sp, #8
 800093e:	60f8      	str	r0, [r7, #12]
 8000940:	60b9      	str	r1, [r7, #8]
 8000942:	607a      	str	r2, [r7, #4]
 8000944:	70fb      	strb	r3, [r7, #3]
	 memcpy(ADD_CUSTOM_CHAR+7,UUID,16);
 8000946:	4b19      	ldr	r3, [pc, #100]	@ (80009ac <addCharacteristic+0x74>)
 8000948:	2210      	movs	r2, #16
 800094a:	68f9      	ldr	r1, [r7, #12]
 800094c:	4618      	mov	r0, r3
 800094e:	f003 fb6e 	bl	800402e <memcpy>
 
	 ADD_CUSTOM_CHAR[4]= handleService[0];
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	781a      	ldrb	r2, [r3, #0]
 8000956:	4b16      	ldr	r3, [pc, #88]	@ (80009b0 <addCharacteristic+0x78>)
 8000958:	711a      	strb	r2, [r3, #4]
	 ADD_CUSTOM_CHAR[5]= handleService[1];
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	785a      	ldrb	r2, [r3, #1]
 800095e:	4b14      	ldr	r3, [pc, #80]	@ (80009b0 <addCharacteristic+0x78>)
 8000960:	715a      	strb	r2, [r3, #5]
	 ADD_CUSTOM_CHAR[23]= maxsize;
 8000962:	4a13      	ldr	r2, [pc, #76]	@ (80009b0 <addCharacteristic+0x78>)
 8000964:	78fb      	ldrb	r3, [r7, #3]
 8000966:	75d3      	strb	r3, [r2, #23]
	 ADD_CUSTOM_CHAR[25]= proprieties;
 8000968:	4a11      	ldr	r2, [pc, #68]	@ (80009b0 <addCharacteristic+0x78>)
 800096a:	7e3b      	ldrb	r3, [r7, #24]
 800096c:	7653      	strb	r3, [r2, #25]
	 if(BLE_command(ADD_CUSTOM_CHAR,sizeof(ADD_CUSTOM_CHAR),ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),1)==BLE_OK){
 800096e:	2301      	movs	r3, #1
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	2307      	movs	r3, #7
 8000974:	4a0f      	ldr	r2, [pc, #60]	@ (80009b4 <addCharacteristic+0x7c>)
 8000976:	211e      	movs	r1, #30
 8000978:	480d      	ldr	r0, [pc, #52]	@ (80009b0 <addCharacteristic+0x78>)
 800097a:	f7ff ff59 	bl	8000830 <BLE_command>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d10a      	bne.n	800099a <addCharacteristic+0x62>
		 handleChar[0]=rxEvent[7];
 8000984:	4b0c      	ldr	r3, [pc, #48]	@ (80009b8 <addCharacteristic+0x80>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	79da      	ldrb	r2, [r3, #7]
 800098a:	68bb      	ldr	r3, [r7, #8]
 800098c:	701a      	strb	r2, [r3, #0]
		 handleChar[1]=rxEvent[8];
 800098e:	4b0a      	ldr	r3, [pc, #40]	@ (80009b8 <addCharacteristic+0x80>)
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	68bb      	ldr	r3, [r7, #8]
 8000994:	3301      	adds	r3, #1
 8000996:	7a12      	ldrb	r2, [r2, #8]
 8000998:	701a      	strb	r2, [r3, #0]
	 }
	 free(rxEvent);
 800099a:	4b07      	ldr	r3, [pc, #28]	@ (80009b8 <addCharacteristic+0x80>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4618      	mov	r0, r3
 80009a0:	f003 f8e4 	bl	8003b6c <free>
 }
 80009a4:	bf00      	nop
 80009a6:	3710      	adds	r7, #16
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	200000b7 	.word	0x200000b7
 80009b0:	200000b0 	.word	0x200000b0
 80009b4:	200000d0 	.word	0x200000d0
 80009b8:	200002f0 	.word	0x200002f0

080009bc <updateCharValue>:
 
 void updateCharValue(uint8_t* handleService,uint8_t* handleChar, int offset, int size,uint8_t* data){
 80009bc:	b580      	push	{r7, lr}
 80009be:	b088      	sub	sp, #32
 80009c0:	af02      	add	r7, sp, #8
 80009c2:	60f8      	str	r0, [r7, #12]
 80009c4:	60b9      	str	r1, [r7, #8]
 80009c6:	607a      	str	r2, [r7, #4]
 80009c8:	603b      	str	r3, [r7, #0]
	 UPDATE_CHAR[3]=size+6;
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	3306      	adds	r3, #6
 80009d0:	b2da      	uxtb	r2, r3
 80009d2:	4b21      	ldr	r3, [pc, #132]	@ (8000a58 <updateCharValue+0x9c>)
 80009d4:	70da      	strb	r2, [r3, #3]
	 UPDATE_CHAR[4]=handleService[0];
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	781a      	ldrb	r2, [r3, #0]
 80009da:	4b1f      	ldr	r3, [pc, #124]	@ (8000a58 <updateCharValue+0x9c>)
 80009dc:	711a      	strb	r2, [r3, #4]
	 UPDATE_CHAR[5]=handleService[1];
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	785a      	ldrb	r2, [r3, #1]
 80009e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a58 <updateCharValue+0x9c>)
 80009e4:	715a      	strb	r2, [r3, #5]
	 UPDATE_CHAR[6]=handleChar[0];
 80009e6:	68bb      	ldr	r3, [r7, #8]
 80009e8:	781a      	ldrb	r2, [r3, #0]
 80009ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000a58 <updateCharValue+0x9c>)
 80009ec:	719a      	strb	r2, [r3, #6]
	 UPDATE_CHAR[7]=handleChar[1];
 80009ee:	68bb      	ldr	r3, [r7, #8]
 80009f0:	785a      	ldrb	r2, [r3, #1]
 80009f2:	4b19      	ldr	r3, [pc, #100]	@ (8000a58 <updateCharValue+0x9c>)
 80009f4:	71da      	strb	r2, [r3, #7]
	 UPDATE_CHAR[8]=offset;
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	b2da      	uxtb	r2, r3
 80009fa:	4b17      	ldr	r3, [pc, #92]	@ (8000a58 <updateCharValue+0x9c>)
 80009fc:	721a      	strb	r2, [r3, #8]
	 UPDATE_CHAR[9]=size;
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	b2da      	uxtb	r2, r3
 8000a02:	4b15      	ldr	r3, [pc, #84]	@ (8000a58 <updateCharValue+0x9c>)
 8000a04:	725a      	strb	r2, [r3, #9]
 
	 uint8_t* commandComplete;
	 commandComplete=(uint8_t*)malloc(10+size);
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	330a      	adds	r3, #10
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f003 f8a6 	bl	8003b5c <malloc>
 8000a10:	4603      	mov	r3, r0
 8000a12:	617b      	str	r3, [r7, #20]
	 memcpy(commandComplete,UPDATE_CHAR,10);
 8000a14:	220a      	movs	r2, #10
 8000a16:	4910      	ldr	r1, [pc, #64]	@ (8000a58 <updateCharValue+0x9c>)
 8000a18:	6978      	ldr	r0, [r7, #20]
 8000a1a:	f003 fb08 	bl	800402e <memcpy>
	 memcpy(commandComplete+10,data,size);
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	330a      	adds	r3, #10
 8000a22:	683a      	ldr	r2, [r7, #0]
 8000a24:	6a39      	ldr	r1, [r7, #32]
 8000a26:	4618      	mov	r0, r3
 8000a28:	f003 fb01 	bl	800402e <memcpy>
 
	 BLE_command(commandComplete,10+size,ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),0);
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	f103 010a 	add.w	r1, r3, #10
 8000a32:	2300      	movs	r3, #0
 8000a34:	9300      	str	r3, [sp, #0]
 8000a36:	2307      	movs	r3, #7
 8000a38:	4a08      	ldr	r2, [pc, #32]	@ (8000a5c <updateCharValue+0xa0>)
 8000a3a:	6978      	ldr	r0, [r7, #20]
 8000a3c:	f7ff fef8 	bl	8000830 <BLE_command>
 
	 free(commandComplete);
 8000a40:	6978      	ldr	r0, [r7, #20]
 8000a42:	f003 f893 	bl	8003b6c <free>
	 free(rxEvent);
 8000a46:	4b06      	ldr	r3, [pc, #24]	@ (8000a60 <updateCharValue+0xa4>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f003 f88e 	bl	8003b6c <free>
 }
 8000a50:	bf00      	nop
 8000a52:	3718      	adds	r7, #24
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	200000d8 	.word	0x200000d8
 8000a5c:	200000d0 	.word	0x200000d0
 8000a60:	200002f0 	.word	0x200002f0

08000a64 <disconnectBLE>:
 
 /** 
  * @brief Disconnects the peripheral from the central
 */
 void disconnectBLE(){
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b086      	sub	sp, #24
 8000a68:	af02      	add	r7, sp, #8
	 if (connectionHandler[0] == -1 && connectionHandler[1] == -1){
 8000a6a:	4b24      	ldr	r3, [pc, #144]	@ (8000afc <disconnectBLE+0x98>)
 8000a6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000a74:	d105      	bne.n	8000a82 <disconnectBLE+0x1e>
 8000a76:	4b21      	ldr	r3, [pc, #132]	@ (8000afc <disconnectBLE+0x98>)
 8000a78:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000a7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000a80:	d037      	beq.n	8000af2 <disconnectBLE+0x8e>
		// should not be -1
		return;
	 }
	 uint8_t command[7];
	 memcpy(command, DISCONNECT, 4);
 8000a82:	4b1f      	ldr	r3, [pc, #124]	@ (8000b00 <disconnectBLE+0x9c>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	607b      	str	r3, [r7, #4]
	 command[4] = connectionHandler[0];
 8000a88:	4b1c      	ldr	r3, [pc, #112]	@ (8000afc <disconnectBLE+0x98>)
 8000a8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	723b      	strb	r3, [r7, #8]
	 command[5] = connectionHandler[1];
 8000a92:	4b1a      	ldr	r3, [pc, #104]	@ (8000afc <disconnectBLE+0x98>)
 8000a94:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000a98:	b2db      	uxtb	r3, r3
 8000a9a:	727b      	strb	r3, [r7, #9]
	 command[6] = 0x13;
 8000a9c:	2313      	movs	r3, #19
 8000a9e:	72bb      	strb	r3, [r7, #10]
	 if(BLE_command(command,sizeof(command),EVENT_DISCONNECT_PENDING,7,0)==BLE_OK){
 8000aa0:	1d38      	adds	r0, r7, #4
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	9300      	str	r3, [sp, #0]
 8000aa6:	2307      	movs	r3, #7
 8000aa8:	4a16      	ldr	r2, [pc, #88]	@ (8000b04 <disconnectBLE+0xa0>)
 8000aaa:	2107      	movs	r1, #7
 8000aac:	f7ff fec0 	bl	8000830 <BLE_command>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d11e      	bne.n	8000af4 <disconnectBLE+0x90>
		 int result=fetchBleEvent(buffer,127);
 8000ab6:	217f      	movs	r1, #127	@ 0x7f
 8000ab8:	4813      	ldr	r0, [pc, #76]	@ (8000b08 <disconnectBLE+0xa4>)
 8000aba:	f7ff fcfb 	bl	80004b4 <fetchBleEvent>
 8000abe:	60f8      	str	r0, [r7, #12]
		 if(result==BLE_OK){
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d10f      	bne.n	8000ae6 <disconnectBLE+0x82>
			  if(checkEventResp(buffer,EVENT_DISCONNECTED,4)==BLE_OK){
 8000ac6:	2204      	movs	r2, #4
 8000ac8:	4910      	ldr	r1, [pc, #64]	@ (8000b0c <disconnectBLE+0xa8>)
 8000aca:	480f      	ldr	r0, [pc, #60]	@ (8000b08 <disconnectBLE+0xa4>)
 8000acc:	f7ff fd7c 	bl	80005c8 <checkEventResp>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d107      	bne.n	8000ae6 <disconnectBLE+0x82>
				  //setConnectable();
				  connectionHandler[0] = -1;
 8000ad6:	4b09      	ldr	r3, [pc, #36]	@ (8000afc <disconnectBLE+0x98>)
 8000ad8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000adc:	801a      	strh	r2, [r3, #0]
				  connectionHandler[1] = -1;
 8000ade:	4b07      	ldr	r3, [pc, #28]	@ (8000afc <disconnectBLE+0x98>)
 8000ae0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ae4:	805a      	strh	r2, [r3, #2]
			  }
		 }
	 free(rxEvent);
 8000ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8000b10 <disconnectBLE+0xac>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4618      	mov	r0, r3
 8000aec:	f003 f83e 	bl	8003b6c <free>
 8000af0:	e000      	b.n	8000af4 <disconnectBLE+0x90>
		return;
 8000af2:	bf00      	nop
	 }
 }
 8000af4:	3710      	adds	r7, #16
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	20000150 	.word	0x20000150
 8000b00:	200000e8 	.word	0x200000e8
 8000b04:	200000f4 	.word	0x200000f4
 8000b08:	200001e4 	.word	0x200001e4
 8000b0c:	200000f0 	.word	0x200000f0
 8000b10:	200002f0 	.word	0x200002f0

08000b14 <setDiscoverability>:
 /**
  * DO NOT CHANGE FUNCTION definition
  * @brief Sets the discoverability of the peripheral
  * @param mode 0 => Non Discoverable, 1 => Discoverable
  * */
 void setDiscoverability(uint8_t mode){
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af02      	add	r7, sp, #8
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	71fb      	strb	r3, [r7, #7]
	 if (mode == 1){
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	2b01      	cmp	r3, #1
 8000b22:	d102      	bne.n	8000b2a <setDiscoverability+0x16>
		 setConnectable();
 8000b24:	f7ff fe06 	bl	8000734 <setConnectable>
		 free(rxEvent);
	 }
	 else{
		 // Do nothing
	 }
 }
 8000b28:	e00f      	b.n	8000b4a <setDiscoverability+0x36>
	 else if (mode == 0){
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d10c      	bne.n	8000b4a <setDiscoverability+0x36>
		 if(BLE_command(ACI_GAP_SET_NON_DISCOVERABLE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE),ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE),0)==BLE_OK){
 8000b30:	2300      	movs	r3, #0
 8000b32:	9300      	str	r3, [sp, #0]
 8000b34:	2307      	movs	r3, #7
 8000b36:	4a07      	ldr	r2, [pc, #28]	@ (8000b54 <setDiscoverability+0x40>)
 8000b38:	2104      	movs	r1, #4
 8000b3a:	4807      	ldr	r0, [pc, #28]	@ (8000b58 <setDiscoverability+0x44>)
 8000b3c:	f7ff fe78 	bl	8000830 <BLE_command>
		 free(rxEvent);
 8000b40:	4b06      	ldr	r3, [pc, #24]	@ (8000b5c <setDiscoverability+0x48>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4618      	mov	r0, r3
 8000b46:	f003 f811 	bl	8003b6c <free>
 }
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	20000110 	.word	0x20000110
 8000b58:	2000010c 	.word	0x2000010c
 8000b5c:	200002f0 	.word	0x200002f0

08000b60 <i2c_init>:
#include "i2c.h"
#include <stm32l475xx.h>

void i2c_init() {
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
    /* Enable clocks for GPIOB and I2C2 */
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8000b64:	4b2a      	ldr	r3, [pc, #168]	@ (8000c10 <i2c_init+0xb0>)
 8000b66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b68:	4a29      	ldr	r2, [pc, #164]	@ (8000c10 <i2c_init+0xb0>)
 8000b6a:	f043 0302 	orr.w	r3, r3, #2
 8000b6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
    RCC->APB1ENR1 |= RCC_APB1ENR1_I2C2EN;
 8000b70:	4b27      	ldr	r3, [pc, #156]	@ (8000c10 <i2c_init+0xb0>)
 8000b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b74:	4a26      	ldr	r2, [pc, #152]	@ (8000c10 <i2c_init+0xb0>)
 8000b76:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b7a:	6593      	str	r3, [r2, #88]	@ 0x58

    /* Configure PB10 and PB11 for alternate function (I2C2) */
    GPIOB->MODER &= ~((3U << (10 * 2)) | (3U << (11 * 2)));
 8000b7c:	4b25      	ldr	r3, [pc, #148]	@ (8000c14 <i2c_init+0xb4>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a24      	ldr	r2, [pc, #144]	@ (8000c14 <i2c_init+0xb4>)
 8000b82:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8000b86:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= ((2U << (10 * 2)) | (2U << (11 * 2)));
 8000b88:	4b22      	ldr	r3, [pc, #136]	@ (8000c14 <i2c_init+0xb4>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a21      	ldr	r2, [pc, #132]	@ (8000c14 <i2c_init+0xb4>)
 8000b8e:	f443 0320 	orr.w	r3, r3, #10485760	@ 0xa00000
 8000b92:	6013      	str	r3, [r2, #0]

    GPIOB->AFR[1] &= ~((0xFU << ((10 - 8) * 4)) | (0xFU << ((11 - 8) * 4)));
 8000b94:	4b1f      	ldr	r3, [pc, #124]	@ (8000c14 <i2c_init+0xb4>)
 8000b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b98:	4a1e      	ldr	r2, [pc, #120]	@ (8000c14 <i2c_init+0xb4>)
 8000b9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000b9e:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] |= ((4U << ((10 - 8) * 4)) | (4U << ((11 - 8) * 4)));
 8000ba0:	4b1c      	ldr	r3, [pc, #112]	@ (8000c14 <i2c_init+0xb4>)
 8000ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ba4:	4a1b      	ldr	r2, [pc, #108]	@ (8000c14 <i2c_init+0xb4>)
 8000ba6:	f443 4388 	orr.w	r3, r3, #17408	@ 0x4400
 8000baa:	6253      	str	r3, [r2, #36]	@ 0x24

    GPIOB->OTYPER |= (1U << 10) | (1U << 11);
 8000bac:	4b19      	ldr	r3, [pc, #100]	@ (8000c14 <i2c_init+0xb4>)
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	4a18      	ldr	r2, [pc, #96]	@ (8000c14 <i2c_init+0xb4>)
 8000bb2:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8000bb6:	6053      	str	r3, [r2, #4]
    GPIOB->OSPEEDR |= ((3U << (10 * 2)) | (3U << (11 * 2)));
 8000bb8:	4b16      	ldr	r3, [pc, #88]	@ (8000c14 <i2c_init+0xb4>)
 8000bba:	689b      	ldr	r3, [r3, #8]
 8000bbc:	4a15      	ldr	r2, [pc, #84]	@ (8000c14 <i2c_init+0xb4>)
 8000bbe:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bc2:	6093      	str	r3, [r2, #8]
    GPIOB->PUPDR &= ~((3U << (10 * 2)) | (3U << (11 * 2)));
 8000bc4:	4b13      	ldr	r3, [pc, #76]	@ (8000c14 <i2c_init+0xb4>)
 8000bc6:	68db      	ldr	r3, [r3, #12]
 8000bc8:	4a12      	ldr	r2, [pc, #72]	@ (8000c14 <i2c_init+0xb4>)
 8000bca:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8000bce:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR |= ((1U << (10 * 2)) | (1U << (11 * 2)));
 8000bd0:	4b10      	ldr	r3, [pc, #64]	@ (8000c14 <i2c_init+0xb4>)
 8000bd2:	68db      	ldr	r3, [r3, #12]
 8000bd4:	4a0f      	ldr	r2, [pc, #60]	@ (8000c14 <i2c_init+0xb4>)
 8000bd6:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 8000bda:	60d3      	str	r3, [r2, #12]

    /* Reset and configure I2C2 */
    I2C2->CR1 |= I2C_CR1_SWRST;
 8000bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8000c18 <i2c_init+0xb8>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a0d      	ldr	r2, [pc, #52]	@ (8000c18 <i2c_init+0xb8>)
 8000be2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000be6:	6013      	str	r3, [r2, #0]
    I2C2->CR1 &= ~I2C_CR1_SWRST;
 8000be8:	4b0b      	ldr	r3, [pc, #44]	@ (8000c18 <i2c_init+0xb8>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a0a      	ldr	r2, [pc, #40]	@ (8000c18 <i2c_init+0xb8>)
 8000bee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000bf2:	6013      	str	r3, [r2, #0]

    //Set PRESC = 1, SCLDEL = 0, SDADEL = 0, SCLH = 533, SCLL = 533 all at once; results in I2C clock frequency of around 15 kHz
    I2C2->TIMINGR = 0x10707D15;
 8000bf4:	4b08      	ldr	r3, [pc, #32]	@ (8000c18 <i2c_init+0xb8>)
 8000bf6:	4a09      	ldr	r2, [pc, #36]	@ (8000c1c <i2c_init+0xbc>)
 8000bf8:	611a      	str	r2, [r3, #16]

    I2C2->CR1 |= I2C_CR1_PE;
 8000bfa:	4b07      	ldr	r3, [pc, #28]	@ (8000c18 <i2c_init+0xb8>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a06      	ldr	r2, [pc, #24]	@ (8000c18 <i2c_init+0xb8>)
 8000c00:	f043 0301 	orr.w	r3, r3, #1
 8000c04:	6013      	str	r3, [r2, #0]
}
 8000c06:	bf00      	nop
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr
 8000c10:	40021000 	.word	0x40021000
 8000c14:	48000400 	.word	0x48000400
 8000c18:	40005800 	.word	0x40005800
 8000c1c:	10707d15 	.word	0x10707d15

08000c20 <i2c_transaction>:

uint8_t i2c_transaction(uint8_t address, uint8_t dir, uint8_t* data, uint8_t len) {
 8000c20:	b480      	push	{r7}
 8000c22:	b085      	sub	sp, #20
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	603a      	str	r2, [r7, #0]
 8000c28:	461a      	mov	r2, r3
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	71fb      	strb	r3, [r7, #7]
 8000c2e:	460b      	mov	r3, r1
 8000c30:	71bb      	strb	r3, [r7, #6]
 8000c32:	4613      	mov	r3, r2
 8000c34:	717b      	strb	r3, [r7, #5]
    while (I2C2->ISR & I2C_ISR_BUSY){
 8000c36:	e007      	b.n	8000c48 <i2c_transaction+0x28>
        if (I2C2->ISR & I2C_ISR_TIMEOUT) return 1;
 8000c38:	4b47      	ldr	r3, [pc, #284]	@ (8000d58 <i2c_transaction+0x138>)
 8000c3a:	699b      	ldr	r3, [r3, #24]
 8000c3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <i2c_transaction+0x28>
 8000c44:	2301      	movs	r3, #1
 8000c46:	e080      	b.n	8000d4a <i2c_transaction+0x12a>
    while (I2C2->ISR & I2C_ISR_BUSY){
 8000c48:	4b43      	ldr	r3, [pc, #268]	@ (8000d58 <i2c_transaction+0x138>)
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d1f1      	bne.n	8000c38 <i2c_transaction+0x18>
    }

    I2C2->CR2 = 0;
 8000c54:	4b40      	ldr	r3, [pc, #256]	@ (8000d58 <i2c_transaction+0x138>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	605a      	str	r2, [r3, #4]
    I2C2->CR2 |= (address << 1) | (len << I2C_CR2_NBYTES_Pos) | I2C_CR2_AUTOEND;
 8000c5a:	4b3f      	ldr	r3, [pc, #252]	@ (8000d58 <i2c_transaction+0x138>)
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	79fa      	ldrb	r2, [r7, #7]
 8000c60:	0051      	lsls	r1, r2, #1
 8000c62:	797a      	ldrb	r2, [r7, #5]
 8000c64:	0412      	lsls	r2, r2, #16
 8000c66:	430a      	orrs	r2, r1
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	4a3b      	ldr	r2, [pc, #236]	@ (8000d58 <i2c_transaction+0x138>)
 8000c6c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c70:	6053      	str	r3, [r2, #4]

    if (dir == 0) {
 8000c72:	79bb      	ldrb	r3, [r7, #6]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d12a      	bne.n	8000cce <i2c_transaction+0xae>
        I2C2->CR2 &= ~I2C_CR2_RD_WRN;
 8000c78:	4b37      	ldr	r3, [pc, #220]	@ (8000d58 <i2c_transaction+0x138>)
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	4a36      	ldr	r2, [pc, #216]	@ (8000d58 <i2c_transaction+0x138>)
 8000c7e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000c82:	6053      	str	r3, [r2, #4]
        I2C2->CR2 |= I2C_CR2_START;
 8000c84:	4b34      	ldr	r3, [pc, #208]	@ (8000d58 <i2c_transaction+0x138>)
 8000c86:	685b      	ldr	r3, [r3, #4]
 8000c88:	4a33      	ldr	r2, [pc, #204]	@ (8000d58 <i2c_transaction+0x138>)
 8000c8a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000c8e:	6053      	str	r3, [r2, #4]

        for (uint8_t i = 0; i < len; i++) {
 8000c90:	2300      	movs	r3, #0
 8000c92:	73fb      	strb	r3, [r7, #15]
 8000c94:	e016      	b.n	8000cc4 <i2c_transaction+0xa4>
            while (!(I2C2->ISR & I2C_ISR_TXIS)) {
            	if (I2C2->ISR & I2C_ISR_TIMEOUT) return 2;
 8000c96:	4b30      	ldr	r3, [pc, #192]	@ (8000d58 <i2c_transaction+0x138>)
 8000c98:	699b      	ldr	r3, [r3, #24]
 8000c9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <i2c_transaction+0x86>
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	e051      	b.n	8000d4a <i2c_transaction+0x12a>
            while (!(I2C2->ISR & I2C_ISR_TXIS)) {
 8000ca6:	4b2c      	ldr	r3, [pc, #176]	@ (8000d58 <i2c_transaction+0x138>)
 8000ca8:	699b      	ldr	r3, [r3, #24]
 8000caa:	f003 0302 	and.w	r3, r3, #2
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d0f1      	beq.n	8000c96 <i2c_transaction+0x76>
            }
            I2C2->TXDR = data[i];
 8000cb2:	7bfb      	ldrb	r3, [r7, #15]
 8000cb4:	683a      	ldr	r2, [r7, #0]
 8000cb6:	4413      	add	r3, r2
 8000cb8:	781a      	ldrb	r2, [r3, #0]
 8000cba:	4b27      	ldr	r3, [pc, #156]	@ (8000d58 <i2c_transaction+0x138>)
 8000cbc:	629a      	str	r2, [r3, #40]	@ 0x28
        for (uint8_t i = 0; i < len; i++) {
 8000cbe:	7bfb      	ldrb	r3, [r7, #15]
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	73fb      	strb	r3, [r7, #15]
 8000cc4:	7bfa      	ldrb	r2, [r7, #15]
 8000cc6:	797b      	ldrb	r3, [r7, #5]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	d3ec      	bcc.n	8000ca6 <i2c_transaction+0x86>
 8000ccc:	e033      	b.n	8000d36 <i2c_transaction+0x116>
        }
    }
    else {
        I2C2->CR2 |= I2C_CR2_RD_WRN;
 8000cce:	4b22      	ldr	r3, [pc, #136]	@ (8000d58 <i2c_transaction+0x138>)
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	4a21      	ldr	r2, [pc, #132]	@ (8000d58 <i2c_transaction+0x138>)
 8000cd4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000cd8:	6053      	str	r3, [r2, #4]
        I2C2->CR2 |= I2C_CR2_START;
 8000cda:	4b1f      	ldr	r3, [pc, #124]	@ (8000d58 <i2c_transaction+0x138>)
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	4a1e      	ldr	r2, [pc, #120]	@ (8000d58 <i2c_transaction+0x138>)
 8000ce0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000ce4:	6053      	str	r3, [r2, #4]

        for (uint8_t i = 0; i < len; i++) {
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	73bb      	strb	r3, [r7, #14]
 8000cea:	e017      	b.n	8000d1c <i2c_transaction+0xfc>
            while (!(I2C2->ISR & I2C_ISR_RXNE)) {
            	if (I2C2->ISR & I2C_ISR_TIMEOUT) return 3;
 8000cec:	4b1a      	ldr	r3, [pc, #104]	@ (8000d58 <i2c_transaction+0x138>)
 8000cee:	699b      	ldr	r3, [r3, #24]
 8000cf0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <i2c_transaction+0xdc>
 8000cf8:	2303      	movs	r3, #3
 8000cfa:	e026      	b.n	8000d4a <i2c_transaction+0x12a>
            while (!(I2C2->ISR & I2C_ISR_RXNE)) {
 8000cfc:	4b16      	ldr	r3, [pc, #88]	@ (8000d58 <i2c_transaction+0x138>)
 8000cfe:	699b      	ldr	r3, [r3, #24]
 8000d00:	f003 0304 	and.w	r3, r3, #4
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d0f1      	beq.n	8000cec <i2c_transaction+0xcc>
            }
            data[i] = I2C2->RXDR;
 8000d08:	4b13      	ldr	r3, [pc, #76]	@ (8000d58 <i2c_transaction+0x138>)
 8000d0a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8000d0c:	7bbb      	ldrb	r3, [r7, #14]
 8000d0e:	683a      	ldr	r2, [r7, #0]
 8000d10:	4413      	add	r3, r2
 8000d12:	b2ca      	uxtb	r2, r1
 8000d14:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 0; i < len; i++) {
 8000d16:	7bbb      	ldrb	r3, [r7, #14]
 8000d18:	3301      	adds	r3, #1
 8000d1a:	73bb      	strb	r3, [r7, #14]
 8000d1c:	7bba      	ldrb	r2, [r7, #14]
 8000d1e:	797b      	ldrb	r3, [r7, #5]
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d3eb      	bcc.n	8000cfc <i2c_transaction+0xdc>
        }
    }

    while (!(I2C2->ISR & I2C_ISR_STOPF)) {
 8000d24:	e007      	b.n	8000d36 <i2c_transaction+0x116>
    	if (I2C2->ISR & I2C_ISR_TIMEOUT) return 4;
 8000d26:	4b0c      	ldr	r3, [pc, #48]	@ (8000d58 <i2c_transaction+0x138>)
 8000d28:	699b      	ldr	r3, [r3, #24]
 8000d2a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <i2c_transaction+0x116>
 8000d32:	2304      	movs	r3, #4
 8000d34:	e009      	b.n	8000d4a <i2c_transaction+0x12a>
    while (!(I2C2->ISR & I2C_ISR_STOPF)) {
 8000d36:	4b08      	ldr	r3, [pc, #32]	@ (8000d58 <i2c_transaction+0x138>)
 8000d38:	699b      	ldr	r3, [r3, #24]
 8000d3a:	f003 0320 	and.w	r3, r3, #32
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d0f1      	beq.n	8000d26 <i2c_transaction+0x106>
    }
    I2C2->ICR = I2C_ICR_STOPCF;
 8000d42:	4b05      	ldr	r3, [pc, #20]	@ (8000d58 <i2c_transaction+0x138>)
 8000d44:	2220      	movs	r2, #32
 8000d46:	61da      	str	r2, [r3, #28]

    return 0;
 8000d48:	2300      	movs	r3, #0
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	3714      	adds	r7, #20
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	40005800 	.word	0x40005800

08000d5c <leds_set>:
	/* Turn off the LED for PB14*/
	GPIOB->ODR &= ~GPIO_ODR_OD14;
}

void leds_set(uint8_t led)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	4603      	mov	r3, r0
 8000d64:	71fb      	strb	r3, [r7, #7]
  if(led == 0b11) {
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	2b03      	cmp	r3, #3
 8000d6a:	d10e      	bne.n	8000d8a <leds_set+0x2e>
	  GPIOA->ODR |= GPIO_ODR_OD5;
 8000d6c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000d70:	695b      	ldr	r3, [r3, #20]
 8000d72:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000d76:	f043 0320 	orr.w	r3, r3, #32
 8000d7a:	6153      	str	r3, [r2, #20]
	  GPIOB->ODR |= GPIO_ODR_OD14;
 8000d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000dfc <leds_set+0xa0>)
 8000d7e:	695b      	ldr	r3, [r3, #20]
 8000d80:	4a1e      	ldr	r2, [pc, #120]	@ (8000dfc <leds_set+0xa0>)
 8000d82:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d86:	6153      	str	r3, [r2, #20]
  }
  else {
	  GPIOA->ODR &= ~GPIO_ODR_OD5;
	  GPIOB->ODR &= ~GPIO_ODR_OD14;
  }
}
 8000d88:	e031      	b.n	8000dee <leds_set+0x92>
  else if(led == 0b10) {
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	2b02      	cmp	r3, #2
 8000d8e:	d10e      	bne.n	8000dae <leds_set+0x52>
	  GPIOB->ODR |= GPIO_ODR_OD14;
 8000d90:	4b1a      	ldr	r3, [pc, #104]	@ (8000dfc <leds_set+0xa0>)
 8000d92:	695b      	ldr	r3, [r3, #20]
 8000d94:	4a19      	ldr	r2, [pc, #100]	@ (8000dfc <leds_set+0xa0>)
 8000d96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d9a:	6153      	str	r3, [r2, #20]
	  GPIOA->ODR &= ~GPIO_ODR_OD5;
 8000d9c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000da0:	695b      	ldr	r3, [r3, #20]
 8000da2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000da6:	f023 0320 	bic.w	r3, r3, #32
 8000daa:	6153      	str	r3, [r2, #20]
}
 8000dac:	e01f      	b.n	8000dee <leds_set+0x92>
  else if(led == 0b01) {
 8000dae:	79fb      	ldrb	r3, [r7, #7]
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d10e      	bne.n	8000dd2 <leds_set+0x76>
	  GPIOA->ODR |= GPIO_ODR_OD5;
 8000db4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000db8:	695b      	ldr	r3, [r3, #20]
 8000dba:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000dbe:	f043 0320 	orr.w	r3, r3, #32
 8000dc2:	6153      	str	r3, [r2, #20]
	  GPIOB->ODR &= ~GPIO_ODR_OD14;
 8000dc4:	4b0d      	ldr	r3, [pc, #52]	@ (8000dfc <leds_set+0xa0>)
 8000dc6:	695b      	ldr	r3, [r3, #20]
 8000dc8:	4a0c      	ldr	r2, [pc, #48]	@ (8000dfc <leds_set+0xa0>)
 8000dca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000dce:	6153      	str	r3, [r2, #20]
}
 8000dd0:	e00d      	b.n	8000dee <leds_set+0x92>
	  GPIOA->ODR &= ~GPIO_ODR_OD5;
 8000dd2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000dd6:	695b      	ldr	r3, [r3, #20]
 8000dd8:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000ddc:	f023 0320 	bic.w	r3, r3, #32
 8000de0:	6153      	str	r3, [r2, #20]
	  GPIOB->ODR &= ~GPIO_ODR_OD14;
 8000de2:	4b06      	ldr	r3, [pc, #24]	@ (8000dfc <leds_set+0xa0>)
 8000de4:	695b      	ldr	r3, [r3, #20]
 8000de6:	4a05      	ldr	r2, [pc, #20]	@ (8000dfc <leds_set+0xa0>)
 8000de8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000dec:	6153      	str	r3, [r2, #20]
}
 8000dee:	bf00      	nop
 8000df0:	370c      	adds	r7, #12
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	48000400 	.word	0x48000400

08000e00 <lsm6dsl_write_reg>:
#define WAKE_UP_THS			  0x5B
#define TAP_CFG               0x58
#define MD1_CFG               0x5E

//Helper functions to encapsulate read/writes with I2C
static uint8_t lsm6dsl_write_reg(uint8_t reg, uint8_t value, uint8_t len) {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	71fb      	strb	r3, [r7, #7]
 8000e0a:	460b      	mov	r3, r1
 8000e0c:	71bb      	strb	r3, [r7, #6]
 8000e0e:	4613      	mov	r3, r2
 8000e10:	717b      	strb	r3, [r7, #5]
    uint8_t data[2] = {reg, value};
 8000e12:	79fb      	ldrb	r3, [r7, #7]
 8000e14:	733b      	strb	r3, [r7, #12]
 8000e16:	79bb      	ldrb	r3, [r7, #6]
 8000e18:	737b      	strb	r3, [r7, #13]
    return i2c_transaction(LSM6DSL_ADDR, 0, data, len + 1);
 8000e1a:	797b      	ldrb	r3, [r7, #5]
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	f107 020c 	add.w	r2, r7, #12
 8000e24:	2100      	movs	r1, #0
 8000e26:	206a      	movs	r0, #106	@ 0x6a
 8000e28:	f7ff fefa 	bl	8000c20 <i2c_transaction>
 8000e2c:	4603      	mov	r3, r0
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3710      	adds	r7, #16
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
	...

08000e38 <lsm6dsl_read_reg>:

static uint8_t lsm6dsl_read_reg(uint8_t reg, uint8_t* value, uint8_t len) {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b084      	sub	sp, #16
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	6039      	str	r1, [r7, #0]
 8000e42:	71fb      	strb	r3, [r7, #7]
 8000e44:	4613      	mov	r3, r2
 8000e46:	71bb      	strb	r3, [r7, #6]
    uint8_t status = i2c_transaction(LSM6DSL_ADDR, 0, &reg, 1);
 8000e48:	1dfa      	adds	r2, r7, #7
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	206a      	movs	r0, #106	@ 0x6a
 8000e50:	f7ff fee6 	bl	8000c20 <i2c_transaction>
 8000e54:	4603      	mov	r3, r0
 8000e56:	73fb      	strb	r3, [r7, #15]
    if (status != 0) {
 8000e58:	7bfb      	ldrb	r3, [r7, #15]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d006      	beq.n	8000e6c <lsm6dsl_read_reg+0x34>
    	printf("LSM6DSL: Error setting up read address (err %d)\n", status);
 8000e5e:	7bfb      	ldrb	r3, [r7, #15]
 8000e60:	4619      	mov	r1, r3
 8000e62:	4808      	ldr	r0, [pc, #32]	@ (8000e84 <lsm6dsl_read_reg+0x4c>)
 8000e64:	f003 f81a 	bl	8003e9c <iprintf>
    	return status;
 8000e68:	7bfb      	ldrb	r3, [r7, #15]
 8000e6a:	e006      	b.n	8000e7a <lsm6dsl_read_reg+0x42>
    }
    return i2c_transaction(LSM6DSL_ADDR, 1, value, len);
 8000e6c:	79bb      	ldrb	r3, [r7, #6]
 8000e6e:	683a      	ldr	r2, [r7, #0]
 8000e70:	2101      	movs	r1, #1
 8000e72:	206a      	movs	r0, #106	@ 0x6a
 8000e74:	f7ff fed4 	bl	8000c20 <i2c_transaction>
 8000e78:	4603      	mov	r3, r0
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3710      	adds	r7, #16
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	08004e94 	.word	0x08004e94

08000e88 <lsm6dsl_init>:

void lsm6dsl_init() {
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
    uint8_t status;
    uint8_t who_am_i = 0;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	71bb      	strb	r3, [r7, #6]

    status = lsm6dsl_read_reg(WHO_AM_I_REG, &who_am_i, 1);
 8000e92:	1dbb      	adds	r3, r7, #6
 8000e94:	2201      	movs	r2, #1
 8000e96:	4619      	mov	r1, r3
 8000e98:	200f      	movs	r0, #15
 8000e9a:	f7ff ffcd 	bl	8000e38 <lsm6dsl_read_reg>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	71fb      	strb	r3, [r7, #7]
    if (status != 0) printf("LSM6DSL: Error reading WHO_AM_I register (err %d)\n", status);
 8000ea2:	79fb      	ldrb	r3, [r7, #7]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d004      	beq.n	8000eb2 <lsm6dsl_init+0x2a>
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	4619      	mov	r1, r3
 8000eac:	481d      	ldr	r0, [pc, #116]	@ (8000f24 <lsm6dsl_init+0x9c>)
 8000eae:	f002 fff5 	bl	8003e9c <iprintf>
    // Check WHO_AM_I has the expected value
    if (who_am_i != LSM6DSL_ADDR) printf("LSM6DSL: Unexpected WHO_AM_I value: 0x%02X\n", who_am_i);
 8000eb2:	79bb      	ldrb	r3, [r7, #6]
 8000eb4:	2b6a      	cmp	r3, #106	@ 0x6a
 8000eb6:	d005      	beq.n	8000ec4 <lsm6dsl_init+0x3c>
 8000eb8:	79bb      	ldrb	r3, [r7, #6]
 8000eba:	4619      	mov	r1, r3
 8000ebc:	481a      	ldr	r0, [pc, #104]	@ (8000f28 <lsm6dsl_init+0xa0>)
 8000ebe:	f002 ffed 	bl	8003e9c <iprintf>
 8000ec2:	e004      	b.n	8000ece <lsm6dsl_init+0x46>
    else printf("LSM6DSL: WHO_AM_I = 0x%02X\n", who_am_i);
 8000ec4:	79bb      	ldrb	r3, [r7, #6]
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4818      	ldr	r0, [pc, #96]	@ (8000f2c <lsm6dsl_init+0xa4>)
 8000eca:	f002 ffe7 	bl	8003e9c <iprintf>

    status = lsm6dsl_write_reg(CTRL3_C, 0x04, 1);
 8000ece:	2201      	movs	r2, #1
 8000ed0:	2104      	movs	r1, #4
 8000ed2:	2012      	movs	r0, #18
 8000ed4:	f7ff ff94 	bl	8000e00 <lsm6dsl_write_reg>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	71fb      	strb	r3, [r7, #7]
    if (status != 0) printf("LSM6DSL: Error configuring CTRL3_C (err %d)\n", status);
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d005      	beq.n	8000eee <lsm6dsl_init+0x66>
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4812      	ldr	r0, [pc, #72]	@ (8000f30 <lsm6dsl_init+0xa8>)
 8000ee8:	f002 ffd8 	bl	8003e9c <iprintf>
 8000eec:	e002      	b.n	8000ef4 <lsm6dsl_init+0x6c>
    else printf("LSM6DSL: CTRL3_C configured (auto-increment enabled)\n");
 8000eee:	4811      	ldr	r0, [pc, #68]	@ (8000f34 <lsm6dsl_init+0xac>)
 8000ef0:	f003 f83c 	bl	8003f6c <puts>

    // Sets the acc ODR to run at the lowest Hz offered, which would be 1.6 Hz
//    status = lsm6dsl_write_reg(CTRL1_XL, 0b10110000, 1);
//    if (status != 0) printf("LSM6DSL: Error writing CTRL1_XL (err %d)\n", status);
//    else printf("LSM6DSL: CTRL1_XL configured (0b10110000)\n");
    status = lsm6dsl_write_reg(CTRL1_XL, 0x60, 1);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	2160      	movs	r1, #96	@ 0x60
 8000ef8:	2010      	movs	r0, #16
 8000efa:	f7ff ff81 	bl	8000e00 <lsm6dsl_write_reg>
 8000efe:	4603      	mov	r3, r0
 8000f00:	71fb      	strb	r3, [r7, #7]
    if (status != 0) printf("LSM6DSL: Error writing CTRL1_XL (err %d)\n", status);
 8000f02:	79fb      	ldrb	r3, [r7, #7]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d005      	beq.n	8000f14 <lsm6dsl_init+0x8c>
 8000f08:	79fb      	ldrb	r3, [r7, #7]
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	480a      	ldr	r0, [pc, #40]	@ (8000f38 <lsm6dsl_init+0xb0>)
 8000f0e:	f002 ffc5 	bl	8003e9c <iprintf>
//	GPIO_InitTypeDef GPIO_InitStruct = {0};
//	GPIO_InitStruct.Pin = GPIO_PIN_11;
//	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;  // Interrupt on falling edge
//	GPIO_InitStruct.Pull = GPIO_NOPULL;
//	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
}
 8000f12:	e002      	b.n	8000f1a <lsm6dsl_init+0x92>
    else printf("LSM6DSL: CTRL1_XL configured (0x60)\n");
 8000f14:	4809      	ldr	r0, [pc, #36]	@ (8000f3c <lsm6dsl_init+0xb4>)
 8000f16:	f003 f829 	bl	8003f6c <puts>
}
 8000f1a:	bf00      	nop
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	08004ec8 	.word	0x08004ec8
 8000f28:	08004efc 	.word	0x08004efc
 8000f2c:	08004f28 	.word	0x08004f28
 8000f30:	08004f44 	.word	0x08004f44
 8000f34:	08004f74 	.word	0x08004f74
 8000f38:	08004fac 	.word	0x08004fac
 8000f3c:	08004fd8 	.word	0x08004fd8

08000f40 <lsm6dsl_read_xyz>:

void lsm6dsl_read_xyz(int16_t* x, int16_t* y, int16_t* z) {
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b086      	sub	sp, #24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	607a      	str	r2, [r7, #4]
    uint8_t status;
    uint8_t data[6];
    uint8_t reg = OUTX_L_XL;
 8000f4c:	2328      	movs	r3, #40	@ 0x28
 8000f4e:	75fb      	strb	r3, [r7, #23]

    status = lsm6dsl_read_reg(reg, data, 6);
 8000f50:	f107 0110 	add.w	r1, r7, #16
 8000f54:	7dfb      	ldrb	r3, [r7, #23]
 8000f56:	2206      	movs	r2, #6
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f7ff ff6d 	bl	8000e38 <lsm6dsl_read_reg>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	75bb      	strb	r3, [r7, #22]
    if (status != 0) printf("LSM6DSL: Error reading acceleration data (err %d)\n", status);
 8000f62:	7dbb      	ldrb	r3, [r7, #22]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d004      	beq.n	8000f72 <lsm6dsl_read_xyz+0x32>
 8000f68:	7dbb      	ldrb	r3, [r7, #22]
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4810      	ldr	r0, [pc, #64]	@ (8000fb0 <lsm6dsl_read_xyz+0x70>)
 8000f6e:	f002 ff95 	bl	8003e9c <iprintf>

    //Store data values in the appropriate location; combine low and high values for each X,Y,Z value
    *x = (int16_t)((data[1] << 8) | data[0]);
 8000f72:	7c7b      	ldrb	r3, [r7, #17]
 8000f74:	021b      	lsls	r3, r3, #8
 8000f76:	b21a      	sxth	r2, r3
 8000f78:	7c3b      	ldrb	r3, [r7, #16]
 8000f7a:	b21b      	sxth	r3, r3
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	b21a      	sxth	r2, r3
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	801a      	strh	r2, [r3, #0]
    *y = (int16_t)((data[3] << 8) | data[2]);
 8000f84:	7cfb      	ldrb	r3, [r7, #19]
 8000f86:	021b      	lsls	r3, r3, #8
 8000f88:	b21a      	sxth	r2, r3
 8000f8a:	7cbb      	ldrb	r3, [r7, #18]
 8000f8c:	b21b      	sxth	r3, r3
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	b21a      	sxth	r2, r3
 8000f92:	68bb      	ldr	r3, [r7, #8]
 8000f94:	801a      	strh	r2, [r3, #0]
    *z = (int16_t)((data[5] << 8) | data[4]);
 8000f96:	7d7b      	ldrb	r3, [r7, #21]
 8000f98:	021b      	lsls	r3, r3, #8
 8000f9a:	b21a      	sxth	r2, r3
 8000f9c:	7d3b      	ldrb	r3, [r7, #20]
 8000f9e:	b21b      	sxth	r3, r3
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	b21a      	sxth	r2, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	801a      	strh	r2, [r3, #0]
}
 8000fa8:	bf00      	nop
 8000faa:	3718      	adds	r7, #24
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	08004ffc 	.word	0x08004ffc

08000fb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	db0b      	blt.n	8000fde <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	f003 021f 	and.w	r2, r3, #31
 8000fcc:	4907      	ldr	r1, [pc, #28]	@ (8000fec <__NVIC_EnableIRQ+0x38>)
 8000fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd2:	095b      	lsrs	r3, r3, #5
 8000fd4:	2001      	movs	r0, #1
 8000fd6:	fa00 f202 	lsl.w	r2, r0, r2
 8000fda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fde:	bf00      	nop
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	e000e100 	.word	0xe000e100

08000ff0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	6039      	str	r1, [r7, #0]
 8000ffa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ffc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001000:	2b00      	cmp	r3, #0
 8001002:	db0a      	blt.n	800101a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	b2da      	uxtb	r2, r3
 8001008:	490c      	ldr	r1, [pc, #48]	@ (800103c <__NVIC_SetPriority+0x4c>)
 800100a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100e:	0112      	lsls	r2, r2, #4
 8001010:	b2d2      	uxtb	r2, r2
 8001012:	440b      	add	r3, r1
 8001014:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001018:	e00a      	b.n	8001030 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	b2da      	uxtb	r2, r3
 800101e:	4908      	ldr	r1, [pc, #32]	@ (8001040 <__NVIC_SetPriority+0x50>)
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	f003 030f 	and.w	r3, r3, #15
 8001026:	3b04      	subs	r3, #4
 8001028:	0112      	lsls	r2, r2, #4
 800102a:	b2d2      	uxtb	r2, r2
 800102c:	440b      	add	r3, r1
 800102e:	761a      	strb	r2, [r3, #24]
}
 8001030:	bf00      	nop
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	e000e100 	.word	0xe000e100
 8001040:	e000ed00 	.word	0xe000ed00

08001044 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800104c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001050:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001054:	f003 0301 	and.w	r3, r3, #1
 8001058:	2b00      	cmp	r3, #0
 800105a:	d013      	beq.n	8001084 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800105c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001060:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001064:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001068:	2b00      	cmp	r3, #0
 800106a:	d00b      	beq.n	8001084 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800106c:	e000      	b.n	8001070 <ITM_SendChar+0x2c>
    {
      __NOP();
 800106e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001070:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d0f9      	beq.n	800106e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800107a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800107e:	687a      	ldr	r2, [r7, #4]
 8001080:	b2d2      	uxtb	r2, r2
 8001082:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001084:	687b      	ldr	r3, [r7, #4]
}
 8001086:	4618      	mov	r0, r3
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
	...

08001094 <cycles_to_seconds>:
	int minutes = total_s / 60;

	return minutes;
}

int cycles_to_seconds(int cycles, int ms_per_cycle) {
 8001094:	b480      	push	{r7}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	6039      	str	r1, [r7, #0]
	int total_ms = cycles * ms_per_cycle;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	683a      	ldr	r2, [r7, #0]
 80010a2:	fb02 f303 	mul.w	r3, r2, r3
 80010a6:	60fb      	str	r3, [r7, #12]
	int total_s = total_ms / 1000;
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	4a07      	ldr	r2, [pc, #28]	@ (80010c8 <cycles_to_seconds+0x34>)
 80010ac:	fb82 1203 	smull	r1, r2, r2, r3
 80010b0:	1192      	asrs	r2, r2, #6
 80010b2:	17db      	asrs	r3, r3, #31
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	60bb      	str	r3, [r7, #8]

	return total_s;
 80010b8:	68bb      	ldr	r3, [r7, #8]
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3714      	adds	r7, #20
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	10624dd3 	.word	0x10624dd3

080010cc <TIM2_IRQHandler>:
volatile int lost_counter = 0; // tracks how long motion is below threshold in number of cycles
extern uint8_t deviceName[];
volatile bool timeForMessage = false;

//Notifies when it's time to read accelerometer values
void TIM2_IRQHandler() {
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
	//Interrupt handler that will fire at the end of each period of TIM2.
	//Note that global variables that are modified in interrupt handlers must be declared as volatile
	if(TIM2->SR & TIM_SR_UIF){
 80010d0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010d4:	691b      	ldr	r3, [r3, #16]
 80010d6:	f003 0301 	and.w	r3, r3, #1
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d00f      	beq.n	80010fe <TIM2_IRQHandler+0x32>
		TIM2->SR &= ~TIM_SR_UIF;
 80010de:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010e2:	691b      	ldr	r3, [r3, #16]
 80010e4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010e8:	f023 0301 	bic.w	r3, r3, #1
 80010ec:	6113      	str	r3, [r2, #16]
		readAccel = true;
 80010ee:	4b06      	ldr	r3, [pc, #24]	@ (8001108 <TIM2_IRQHandler+0x3c>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	701a      	strb	r2, [r3, #0]
		lost_counter += 1; //this gets reset in main if not lost
 80010f4:	4b05      	ldr	r3, [pc, #20]	@ (800110c <TIM2_IRQHandler+0x40>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	3301      	adds	r3, #1
 80010fa:	4a04      	ldr	r2, [pc, #16]	@ (800110c <TIM2_IRQHandler+0x40>)
 80010fc:	6013      	str	r3, [r2, #0]
	}
}
 80010fe:	bf00      	nop
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr
 8001108:	2000035d 	.word	0x2000035d
 800110c:	20000360 	.word	0x20000360

08001110 <TIM3_IRQHandler>:

//When the device is lost, sets timeForMessage every 10 seconds
void TIM3_IRQHandler() {
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
	if(TIM3->SR & TIM_SR_UIF){
 8001114:	4b0c      	ldr	r3, [pc, #48]	@ (8001148 <TIM3_IRQHandler+0x38>)
 8001116:	691b      	ldr	r3, [r3, #16]
 8001118:	f003 0301 	and.w	r3, r3, #1
 800111c:	2b00      	cmp	r3, #0
 800111e:	d00d      	beq.n	800113c <TIM3_IRQHandler+0x2c>
		TIM3->SR &= ~TIM_SR_UIF;
 8001120:	4b09      	ldr	r3, [pc, #36]	@ (8001148 <TIM3_IRQHandler+0x38>)
 8001122:	691b      	ldr	r3, [r3, #16]
 8001124:	4a08      	ldr	r2, [pc, #32]	@ (8001148 <TIM3_IRQHandler+0x38>)
 8001126:	f023 0301 	bic.w	r3, r3, #1
 800112a:	6113      	str	r3, [r2, #16]
		if(isLost) {
 800112c:	4b07      	ldr	r3, [pc, #28]	@ (800114c <TIM3_IRQHandler+0x3c>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	b2db      	uxtb	r3, r3
 8001132:	2b00      	cmp	r3, #0
 8001134:	d002      	beq.n	800113c <TIM3_IRQHandler+0x2c>
			timeForMessage = true;
 8001136:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <TIM3_IRQHandler+0x40>)
 8001138:	2201      	movs	r2, #1
 800113a:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800113c:	bf00      	nop
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	40000400 	.word	0x40000400
 800114c:	2000035c 	.word	0x2000035c
 8001150:	20000364 	.word	0x20000364

08001154 <_write>:

int _write(int file, char *ptr, int len) {
 8001154:	b580      	push	{r7, lr}
 8001156:	b086      	sub	sp, #24
 8001158:	af00      	add	r7, sp, #0
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	60b9      	str	r1, [r7, #8]
 800115e:	607a      	str	r2, [r7, #4]
    int i = 0;
 8001160:	2300      	movs	r3, #0
 8001162:	617b      	str	r3, [r7, #20]
    for (i = 0; i < len; i++) {
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]
 8001168:	e009      	b.n	800117e <_write+0x2a>
        ITM_SendChar(*ptr++);
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	1c5a      	adds	r2, r3, #1
 800116e:	60ba      	str	r2, [r7, #8]
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff ff66 	bl	8001044 <ITM_SendChar>
    for (i = 0; i < len; i++) {
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	3301      	adds	r3, #1
 800117c:	617b      	str	r3, [r7, #20]
 800117e:	697a      	ldr	r2, [r7, #20]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	429a      	cmp	r2, r3
 8001184:	dbf1      	blt.n	800116a <_write+0x16>
    }
    return len;
 8001186:	687b      	ldr	r3, [r7, #4]
}
 8001188:	4618      	mov	r0, r3
 800118a:	3718      	adds	r7, #24
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <LPTIM1_IRQHandler>:

//Notifies when it's time to read accelerometer values
void LPTIM1_IRQHandler() {
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
    // Check if the interrupt is caused by the auto-reload match flag (ARRM) or another condition.
    if (LPTIM1->ISR & LPTIM_ISR_ARRM) {
 8001194:	4b0c      	ldr	r3, [pc, #48]	@ (80011c8 <LPTIM1_IRQHandler+0x38>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f003 0302 	and.w	r3, r3, #2
 800119c:	2b00      	cmp	r3, #0
 800119e:	d00d      	beq.n	80011bc <LPTIM1_IRQHandler+0x2c>
        readAccel = true;
 80011a0:	4b0a      	ldr	r3, [pc, #40]	@ (80011cc <LPTIM1_IRQHandler+0x3c>)
 80011a2:	2201      	movs	r2, #1
 80011a4:	701a      	strb	r2, [r3, #0]
        lost_counter += 1; //this gets reset in main if not lost
 80011a6:	4b0a      	ldr	r3, [pc, #40]	@ (80011d0 <LPTIM1_IRQHandler+0x40>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	3301      	adds	r3, #1
 80011ac:	4a08      	ldr	r2, [pc, #32]	@ (80011d0 <LPTIM1_IRQHandler+0x40>)
 80011ae:	6013      	str	r3, [r2, #0]
        LPTIM1->ISR &= ~LPTIM_ISR_ARRM; //clear interrupt flag
 80011b0:	4b05      	ldr	r3, [pc, #20]	@ (80011c8 <LPTIM1_IRQHandler+0x38>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a04      	ldr	r2, [pc, #16]	@ (80011c8 <LPTIM1_IRQHandler+0x38>)
 80011b6:	f023 0302 	bic.w	r3, r3, #2
 80011ba:	6013      	str	r3, [r2, #0]
    }
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	40007c00 	.word	0x40007c00
 80011cc:	2000035d 	.word	0x2000035d
 80011d0:	20000360 	.word	0x20000360

080011d4 <LPTIM2_IRQHandler>:

//When the device is lost, sets timeForMessage every 10 seconds
void LPTIM2_IRQHandler() {
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
    // Check if the interrupt is caused by the auto-reload match flag (ARRM) or another condition.
    if (LPTIM2->ISR & LPTIM_ISR_ARRM) {
 80011d8:	4b0c      	ldr	r3, [pc, #48]	@ (800120c <LPTIM2_IRQHandler+0x38>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f003 0302 	and.w	r3, r3, #2
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d00d      	beq.n	8001200 <LPTIM2_IRQHandler+0x2c>
    	if(isLost) {
 80011e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001210 <LPTIM2_IRQHandler+0x3c>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d002      	beq.n	80011f4 <LPTIM2_IRQHandler+0x20>
			timeForMessage = true;
 80011ee:	4b09      	ldr	r3, [pc, #36]	@ (8001214 <LPTIM2_IRQHandler+0x40>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	701a      	strb	r2, [r3, #0]
		}
    	LPTIM2->ISR &= ~LPTIM_ISR_ARRM; //clear interrupt flag
 80011f4:	4b05      	ldr	r3, [pc, #20]	@ (800120c <LPTIM2_IRQHandler+0x38>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a04      	ldr	r2, [pc, #16]	@ (800120c <LPTIM2_IRQHandler+0x38>)
 80011fa:	f023 0302 	bic.w	r3, r3, #2
 80011fe:	6013      	str	r3, [r2, #0]
    }
}
 8001200:	bf00      	nop
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	40009400 	.word	0x40009400
 8001210:	2000035c 	.word	0x2000035c
 8001214:	20000364 	.word	0x20000364

08001218 <main>:

int16_t ax, ay, az; //accelerometer values
int16_t prev_x, prev_y, prev_z; //prev acc values

int main(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b08e      	sub	sp, #56	@ 0x38
 800121c:	af02      	add	r7, sp, #8
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800121e:	f000 fd2a 	bl	8001c76 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8001222:	f000 f93b 	bl	800149c <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001226:	f000 f9bd 	bl	80015a4 <MX_GPIO_Init>
	MX_SPI3_Init();
 800122a:	f000 f97d 	bl	8001528 <MX_SPI3_Init>

	//RESET BLE MODULE
	HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_RESET);
 800122e:	2200      	movs	r2, #0
 8001230:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001234:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001238:	f001 f88a 	bl	8002350 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800123c:	200a      	movs	r0, #10
 800123e:	f000 fd8f 	bl	8001d60 <HAL_Delay>
	HAL_GPIO_WritePin(BLE_RESET_GPIO_Port,BLE_RESET_Pin,GPIO_PIN_SET);
 8001242:	2201      	movs	r2, #1
 8001244:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001248:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800124c:	f001 f880 	bl	8002350 <HAL_GPIO_WritePin>

	ble_init();
 8001250:	f7ff f816 	bl	8000280 <ble_init>

	HAL_Delay(10);
 8001254:	200a      	movs	r0, #10
 8001256:	f000 fd83 	bl	8001d60 <HAL_Delay>

	uint8_t nonDiscoverable = 0;
 800125a:	2300      	movs	r3, #0
 800125c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	// Initially make device nondiscoverable
//	disconnectBLE();
//	setDiscoverability(0);
//	catchBLE();

	i2c_init();
 8001260:	f7ff fc7e 	bl	8000b60 <i2c_init>
	lsm6dsl_init();
 8001264:	f7ff fe10 	bl	8000e88 <lsm6dsl_init>
	//leds_init();
	//leds_set(0b00);

	//Device name will be stored here
	char deviceNameString[8];
	strncpy(deviceNameString, (char *) deviceName, sizeof(deviceNameString));
 8001268:	f107 0318 	add.w	r3, r7, #24
 800126c:	2208      	movs	r2, #8
 800126e:	4977      	ldr	r1, [pc, #476]	@ (800144c <main+0x234>)
 8001270:	4618      	mov	r0, r3
 8001272:	f002 fe83 	bl	8003f7c <strncpy>
	//__disable_irq();

//	timer_init_lptim(LPTIM1);
//	timer_set_ms_lptim(LPTIM1, MS_PER_CYCLE_READ);

	  timer_init_tim(TIM2);
 8001276:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800127a:	f000 fbd1 	bl	8001a20 <timer_init_tim>
	  timer_set_ms_tim(TIM2, MS_PER_CYCLE_READ);
 800127e:	2132      	movs	r1, #50	@ 0x32
 8001280:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001284:	f000 fc0d 	bl	8001aa2 <timer_set_ms_tim>
//		NVIC_EnableIRQ(TIM3_IRQn);
//		NVIC_SetPriority(TIM3_IRQn, 2);
//		timer_set_ms_tim(TIM3, MS_PER_CYCLE_MESSAGE);

	//Setup for TIM3 peripheral, lower priority than TIM2 since it depends on isLost
	  RCC->APB1ENR2 |= RCC_APB1ENR2_LPTIM2EN;
 8001288:	4b71      	ldr	r3, [pc, #452]	@ (8001450 <main+0x238>)
 800128a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800128c:	4a70      	ldr	r2, [pc, #448]	@ (8001450 <main+0x238>)
 800128e:	f043 0320 	orr.w	r3, r3, #32
 8001292:	65d3      	str	r3, [r2, #92]	@ 0x5c
	  timer_init_lptim(LPTIM2);
 8001294:	486f      	ldr	r0, [pc, #444]	@ (8001454 <main+0x23c>)
 8001296:	f000 fc17 	bl	8001ac8 <timer_init_lptim>
	  NVIC_SetPriority(LPTIM2_IRQn, 2);
 800129a:	2102      	movs	r1, #2
 800129c:	2042      	movs	r0, #66	@ 0x42
 800129e:	f7ff fea7 	bl	8000ff0 <__NVIC_SetPriority>
	  NVIC_EnableIRQ(LPTIM2_IRQn);
 80012a2:	2042      	movs	r0, #66	@ 0x42
 80012a4:	f7ff fe86 	bl	8000fb4 <__NVIC_EnableIRQ>
	  timer_set_ms_lptim(LPTIM2, MS_PER_CYCLE_MESSAGE);
 80012a8:	f242 7110 	movw	r1, #10000	@ 0x2710
 80012ac:	4869      	ldr	r0, [pc, #420]	@ (8001454 <main+0x23c>)
 80012ae:	f000 fc97 	bl	8001be0 <timer_set_ms_lptim>
	  LPTIM2->CR |= LPTIM_CR_CNTSTRT;
 80012b2:	4b68      	ldr	r3, [pc, #416]	@ (8001454 <main+0x23c>)
 80012b4:	691b      	ldr	r3, [r3, #16]
 80012b6:	4a67      	ldr	r2, [pc, #412]	@ (8001454 <main+0x23c>)
 80012b8:	f043 0304 	orr.w	r3, r3, #4
 80012bc:	6113      	str	r3, [r2, #16]
//		  prev_z = az;
//
//		  readAccel = false;
//		}

		if(readAccel){
 80012be:	4b66      	ldr	r3, [pc, #408]	@ (8001458 <main+0x240>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d06d      	beq.n	80013a4 <main+0x18c>
			leds_set(0b11);
 80012c8:	2003      	movs	r0, #3
 80012ca:	f7ff fd47 	bl	8000d5c <leds_set>

			lsm6dsl_read_xyz(&ax, &ay, &az);
 80012ce:	4a63      	ldr	r2, [pc, #396]	@ (800145c <main+0x244>)
 80012d0:	4963      	ldr	r1, [pc, #396]	@ (8001460 <main+0x248>)
 80012d2:	4864      	ldr	r0, [pc, #400]	@ (8001464 <main+0x24c>)
 80012d4:	f7ff fe34 	bl	8000f40 <lsm6dsl_read_xyz>

			//Calculates variances
			int var_x = (ax - prev_x) * (ax - prev_x);
 80012d8:	4b62      	ldr	r3, [pc, #392]	@ (8001464 <main+0x24c>)
 80012da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012de:	461a      	mov	r2, r3
 80012e0:	4b61      	ldr	r3, [pc, #388]	@ (8001468 <main+0x250>)
 80012e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	4a5e      	ldr	r2, [pc, #376]	@ (8001464 <main+0x24c>)
 80012ea:	f9b2 2000 	ldrsh.w	r2, [r2]
 80012ee:	4611      	mov	r1, r2
 80012f0:	4a5d      	ldr	r2, [pc, #372]	@ (8001468 <main+0x250>)
 80012f2:	f9b2 2000 	ldrsh.w	r2, [r2]
 80012f6:	1a8a      	subs	r2, r1, r2
 80012f8:	fb02 f303 	mul.w	r3, r2, r3
 80012fc:	62bb      	str	r3, [r7, #40]	@ 0x28
			int var_y = (ay - prev_y) * (ay - prev_y);
 80012fe:	4b58      	ldr	r3, [pc, #352]	@ (8001460 <main+0x248>)
 8001300:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001304:	461a      	mov	r2, r3
 8001306:	4b59      	ldr	r3, [pc, #356]	@ (800146c <main+0x254>)
 8001308:	f9b3 3000 	ldrsh.w	r3, [r3]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	4a54      	ldr	r2, [pc, #336]	@ (8001460 <main+0x248>)
 8001310:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001314:	4611      	mov	r1, r2
 8001316:	4a55      	ldr	r2, [pc, #340]	@ (800146c <main+0x254>)
 8001318:	f9b2 2000 	ldrsh.w	r2, [r2]
 800131c:	1a8a      	subs	r2, r1, r2
 800131e:	fb02 f303 	mul.w	r3, r2, r3
 8001322:	627b      	str	r3, [r7, #36]	@ 0x24
			int var_z = (az - prev_z) * (az - prev_z);
 8001324:	4b4d      	ldr	r3, [pc, #308]	@ (800145c <main+0x244>)
 8001326:	f9b3 3000 	ldrsh.w	r3, [r3]
 800132a:	461a      	mov	r2, r3
 800132c:	4b50      	ldr	r3, [pc, #320]	@ (8001470 <main+0x258>)
 800132e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	4a49      	ldr	r2, [pc, #292]	@ (800145c <main+0x244>)
 8001336:	f9b2 2000 	ldrsh.w	r2, [r2]
 800133a:	4611      	mov	r1, r2
 800133c:	4a4c      	ldr	r2, [pc, #304]	@ (8001470 <main+0x258>)
 800133e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001342:	1a8a      	subs	r2, r1, r2
 8001344:	fb02 f303 	mul.w	r3, r2, r3
 8001348:	623b      	str	r3, [r7, #32]

			// if variances below threshold, assumes no movement and increments lost_counter
			if (var_x < VARIANCE_THRESHOLD && var_y < VARIANCE_THRESHOLD && var_z < VARIANCE_THRESHOLD) {
 800134a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800134c:	4a49      	ldr	r2, [pc, #292]	@ (8001474 <main+0x25c>)
 800134e:	4293      	cmp	r3, r2
 8001350:	dc10      	bgt.n	8001374 <main+0x15c>
 8001352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001354:	4a47      	ldr	r2, [pc, #284]	@ (8001474 <main+0x25c>)
 8001356:	4293      	cmp	r3, r2
 8001358:	dc0c      	bgt.n	8001374 <main+0x15c>
 800135a:	6a3b      	ldr	r3, [r7, #32]
 800135c:	4a45      	ldr	r2, [pc, #276]	@ (8001474 <main+0x25c>)
 800135e:	4293      	cmp	r3, r2
 8001360:	dc08      	bgt.n	8001374 <main+0x15c>
				//Enter lost mode if enough time has passed
				if (lost_counter >= LOST_TIME_LIMIT) {
 8001362:	4b45      	ldr	r3, [pc, #276]	@ (8001478 <main+0x260>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 800136a:	db09      	blt.n	8001380 <main+0x168>
					isLost = true;
 800136c:	4b43      	ldr	r3, [pc, #268]	@ (800147c <main+0x264>)
 800136e:	2201      	movs	r2, #1
 8001370:	701a      	strb	r2, [r3, #0]
				if (lost_counter >= LOST_TIME_LIMIT) {
 8001372:	e005      	b.n	8001380 <main+0x168>
				}
			}
			// if movement detected, reset counter and exit lost mode
			else {
				lost_counter = 0;
 8001374:	4b40      	ldr	r3, [pc, #256]	@ (8001478 <main+0x260>)
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
				isLost = false;
 800137a:	4b40      	ldr	r3, [pc, #256]	@ (800147c <main+0x264>)
 800137c:	2200      	movs	r2, #0
 800137e:	701a      	strb	r2, [r3, #0]
				//leds_set(0b11);
			}

			// updates previous acceleration values for next loop iteration
			prev_x = ax;
 8001380:	4b38      	ldr	r3, [pc, #224]	@ (8001464 <main+0x24c>)
 8001382:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001386:	4b38      	ldr	r3, [pc, #224]	@ (8001468 <main+0x250>)
 8001388:	801a      	strh	r2, [r3, #0]
			prev_y = ay;
 800138a:	4b35      	ldr	r3, [pc, #212]	@ (8001460 <main+0x248>)
 800138c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001390:	4b36      	ldr	r3, [pc, #216]	@ (800146c <main+0x254>)
 8001392:	801a      	strh	r2, [r3, #0]
			prev_z = az;
 8001394:	4b31      	ldr	r3, [pc, #196]	@ (800145c <main+0x244>)
 8001396:	f9b3 2000 	ldrsh.w	r2, [r3]
 800139a:	4b35      	ldr	r3, [pc, #212]	@ (8001470 <main+0x258>)
 800139c:	801a      	strh	r2, [r3, #0]

			readAccel = false;
 800139e:	4b2e      	ldr	r3, [pc, #184]	@ (8001458 <main+0x240>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	701a      	strb	r2, [r3, #0]
		}
			//leds_set(0b10);

		if(!isLost) {
 80013a4:	4b35      	ldr	r3, [pc, #212]	@ (800147c <main+0x264>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	f083 0301 	eor.w	r3, r3, #1
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d00e      	beq.n	80013d2 <main+0x1ba>
			leds_set(0b11);
 80013b4:	2003      	movs	r0, #3
 80013b6:	f7ff fcd1 	bl	8000d5c <leds_set>
			disconnectBLE();
 80013ba:	f7ff fb53 	bl	8000a64 <disconnectBLE>
			leds_set(0b10);
 80013be:	2002      	movs	r0, #2
 80013c0:	f7ff fccc 	bl	8000d5c <leds_set>
			setDiscoverability(0);
 80013c4:	2000      	movs	r0, #0
 80013c6:	f7ff fba5 	bl	8000b14 <setDiscoverability>
			leds_set(0b01);
 80013ca:	2001      	movs	r0, #1
 80013cc:	f7ff fcc6 	bl	8000d5c <leds_set>
 80013d0:	e005      	b.n	80013de <main+0x1c6>
		}
		else {
			leds_set(0b01);
 80013d2:	2001      	movs	r0, #1
 80013d4:	f7ff fcc2 	bl	8000d5c <leds_set>
			setDiscoverability(1);
 80013d8:	2001      	movs	r0, #1
 80013da:	f7ff fb9b 	bl	8000b14 <setDiscoverability>
		}

		if(!nonDiscoverable && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 80013de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d108      	bne.n	80013f8 <main+0x1e0>
 80013e6:	2140      	movs	r1, #64	@ 0x40
 80013e8:	4825      	ldr	r0, [pc, #148]	@ (8001480 <main+0x268>)
 80013ea:	f000 ff99 	bl	8002320 <HAL_GPIO_ReadPin>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <main+0x1e0>
			catchBLE();
 80013f4:	f7ff f95a 	bl	80006ac <catchBLE>
		}

		// Send message via bluetooth if enough time has passed since previous message (only when device is lost)
		if(timeForMessage){
 80013f8:	4b22      	ldr	r3, [pc, #136]	@ (8001484 <main+0x26c>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	2b00      	cmp	r3, #0
 8001400:	f43f af5d 	beq.w	80012be <main+0xa6>
		  char test_str[20];
		  sprintf(test_str, "%s%s%d%s", deviceNameString, " lost:", cycles_to_seconds(lost_counter, MS_PER_CYCLE_READ), "s");
 8001404:	4b1c      	ldr	r3, [pc, #112]	@ (8001478 <main+0x260>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2132      	movs	r1, #50	@ 0x32
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff fe42 	bl	8001094 <cycles_to_seconds>
 8001410:	4603      	mov	r3, r0
 8001412:	f107 0218 	add.w	r2, r7, #24
 8001416:	1d38      	adds	r0, r7, #4
 8001418:	491b      	ldr	r1, [pc, #108]	@ (8001488 <main+0x270>)
 800141a:	9101      	str	r1, [sp, #4]
 800141c:	9300      	str	r3, [sp, #0]
 800141e:	4b1b      	ldr	r3, [pc, #108]	@ (800148c <main+0x274>)
 8001420:	491b      	ldr	r1, [pc, #108]	@ (8001490 <main+0x278>)
 8001422:	f002 fc59 	bl	8003cd8 <siprintf>
		  updateCharValue(NORDIC_UART_SERVICE_HANDLE, READ_CHAR_HANDLE, 0, strlen(test_str), (unsigned char*)test_str);
 8001426:	1d3b      	adds	r3, r7, #4
 8001428:	4618      	mov	r0, r3
 800142a:	f7fe fed1 	bl	80001d0 <strlen>
 800142e:	4603      	mov	r3, r0
 8001430:	461a      	mov	r2, r3
 8001432:	1d3b      	adds	r3, r7, #4
 8001434:	9300      	str	r3, [sp, #0]
 8001436:	4613      	mov	r3, r2
 8001438:	2200      	movs	r2, #0
 800143a:	4916      	ldr	r1, [pc, #88]	@ (8001494 <main+0x27c>)
 800143c:	4816      	ldr	r0, [pc, #88]	@ (8001498 <main+0x280>)
 800143e:	f7ff fabd 	bl	80009bc <updateCharValue>
		  timeForMessage = false;
 8001442:	4b10      	ldr	r3, [pc, #64]	@ (8001484 <main+0x26c>)
 8001444:	2200      	movs	r2, #0
 8001446:	701a      	strb	r2, [r3, #0]
		if(readAccel){
 8001448:	e739      	b.n	80012be <main+0xa6>
 800144a:	bf00      	nop
 800144c:	20000118 	.word	0x20000118
 8001450:	40021000 	.word	0x40021000
 8001454:	40009400 	.word	0x40009400
 8001458:	2000035d 	.word	0x2000035d
 800145c:	2000036a 	.word	0x2000036a
 8001460:	20000368 	.word	0x20000368
 8001464:	20000366 	.word	0x20000366
 8001468:	2000036c 	.word	0x2000036c
 800146c:	2000036e 	.word	0x2000036e
 8001470:	20000370 	.word	0x20000370
 8001474:	0007a11f 	.word	0x0007a11f
 8001478:	20000360 	.word	0x20000360
 800147c:	2000035c 	.word	0x2000035c
 8001480:	48001000 	.word	0x48001000
 8001484:	20000364 	.word	0x20000364
 8001488:	08005044 	.word	0x08005044
 800148c:	08005030 	.word	0x08005030
 8001490:	08005038 	.word	0x08005038
 8001494:	200002ec 	.word	0x200002ec
 8001498:	200002e4 	.word	0x200002e4

0800149c <SystemClock_Config>:
  * @brief System Clock Configuration
  * @attention This changes the System clock frequency, make sure you reflect that change in your timer
  * @retval None
  */
void SystemClock_Config(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b096      	sub	sp, #88	@ 0x58
 80014a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014a2:	f107 0314 	add.w	r3, r7, #20
 80014a6:	2244      	movs	r2, #68	@ 0x44
 80014a8:	2100      	movs	r1, #0
 80014aa:	4618      	mov	r0, r3
 80014ac:	f002 fd79 	bl	8003fa2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014b0:	463b      	mov	r3, r7
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	605a      	str	r2, [r3, #4]
 80014b8:	609a      	str	r2, [r3, #8]
 80014ba:	60da      	str	r2, [r3, #12]
 80014bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80014be:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80014c2:	f000 ff8f 	bl	80023e4 <HAL_PWREx_ControlVoltageScaling>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80014cc:	f000 f902 	bl	80016d4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80014d0:	2310      	movs	r3, #16
 80014d2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80014d4:	2301      	movs	r3, #1
 80014d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80014d8:	2300      	movs	r3, #0
 80014da:	633b      	str	r3, [r7, #48]	@ 0x30
  // This lines changes system clock frequency
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 80014dc:	2370      	movs	r3, #112	@ 0x70
 80014de:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014e0:	2300      	movs	r3, #0
 80014e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	4618      	mov	r0, r3
 80014ea:	f000 ffd1 	bl	8002490 <HAL_RCC_OscConfig>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80014f4:	f000 f8ee 	bl	80016d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014f8:	230f      	movs	r3, #15
 80014fa:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80014fc:	2300      	movs	r3, #0
 80014fe:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001500:	2300      	movs	r3, #0
 8001502:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001504:	2300      	movs	r3, #0
 8001506:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001508:	2300      	movs	r3, #0
 800150a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800150c:	463b      	mov	r3, r7
 800150e:	2100      	movs	r1, #0
 8001510:	4618      	mov	r0, r3
 8001512:	f001 fb99 	bl	8002c48 <HAL_RCC_ClockConfig>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800151c:	f000 f8da 	bl	80016d4 <Error_Handler>
  }
}
 8001520:	bf00      	nop
 8001522:	3758      	adds	r7, #88	@ 0x58
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800152c:	4b1b      	ldr	r3, [pc, #108]	@ (800159c <MX_SPI3_Init+0x74>)
 800152e:	4a1c      	ldr	r2, [pc, #112]	@ (80015a0 <MX_SPI3_Init+0x78>)
 8001530:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001532:	4b1a      	ldr	r3, [pc, #104]	@ (800159c <MX_SPI3_Init+0x74>)
 8001534:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001538:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800153a:	4b18      	ldr	r3, [pc, #96]	@ (800159c <MX_SPI3_Init+0x74>)
 800153c:	2200      	movs	r2, #0
 800153e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001540:	4b16      	ldr	r3, [pc, #88]	@ (800159c <MX_SPI3_Init+0x74>)
 8001542:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001546:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001548:	4b14      	ldr	r3, [pc, #80]	@ (800159c <MX_SPI3_Init+0x74>)
 800154a:	2200      	movs	r2, #0
 800154c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800154e:	4b13      	ldr	r3, [pc, #76]	@ (800159c <MX_SPI3_Init+0x74>)
 8001550:	2200      	movs	r2, #0
 8001552:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001554:	4b11      	ldr	r3, [pc, #68]	@ (800159c <MX_SPI3_Init+0x74>)
 8001556:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800155a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800155c:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <MX_SPI3_Init+0x74>)
 800155e:	2200      	movs	r2, #0
 8001560:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001562:	4b0e      	ldr	r3, [pc, #56]	@ (800159c <MX_SPI3_Init+0x74>)
 8001564:	2200      	movs	r2, #0
 8001566:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001568:	4b0c      	ldr	r3, [pc, #48]	@ (800159c <MX_SPI3_Init+0x74>)
 800156a:	2200      	movs	r2, #0
 800156c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800156e:	4b0b      	ldr	r3, [pc, #44]	@ (800159c <MX_SPI3_Init+0x74>)
 8001570:	2200      	movs	r2, #0
 8001572:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001574:	4b09      	ldr	r3, [pc, #36]	@ (800159c <MX_SPI3_Init+0x74>)
 8001576:	2207      	movs	r2, #7
 8001578:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800157a:	4b08      	ldr	r3, [pc, #32]	@ (800159c <MX_SPI3_Init+0x74>)
 800157c:	2200      	movs	r2, #0
 800157e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001580:	4b06      	ldr	r3, [pc, #24]	@ (800159c <MX_SPI3_Init+0x74>)
 8001582:	2208      	movs	r2, #8
 8001584:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001586:	4805      	ldr	r0, [pc, #20]	@ (800159c <MX_SPI3_Init+0x74>)
 8001588:	f001 fd4a 	bl	8003020 <HAL_SPI_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001592:	f000 f89f 	bl	80016d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001596:	bf00      	nop
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	200002f8 	.word	0x200002f8
 80015a0:	40003c00 	.word	0x40003c00

080015a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b08a      	sub	sp, #40	@ 0x28
 80015a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015aa:	f107 0314 	add.w	r3, r7, #20
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	605a      	str	r2, [r3, #4]
 80015b4:	609a      	str	r2, [r3, #8]
 80015b6:	60da      	str	r2, [r3, #12]
 80015b8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015ba:	4b43      	ldr	r3, [pc, #268]	@ (80016c8 <MX_GPIO_Init+0x124>)
 80015bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015be:	4a42      	ldr	r2, [pc, #264]	@ (80016c8 <MX_GPIO_Init+0x124>)
 80015c0:	f043 0310 	orr.w	r3, r3, #16
 80015c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015c6:	4b40      	ldr	r3, [pc, #256]	@ (80016c8 <MX_GPIO_Init+0x124>)
 80015c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ca:	f003 0310 	and.w	r3, r3, #16
 80015ce:	613b      	str	r3, [r7, #16]
 80015d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d2:	4b3d      	ldr	r3, [pc, #244]	@ (80016c8 <MX_GPIO_Init+0x124>)
 80015d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015d6:	4a3c      	ldr	r2, [pc, #240]	@ (80016c8 <MX_GPIO_Init+0x124>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015de:	4b3a      	ldr	r3, [pc, #232]	@ (80016c8 <MX_GPIO_Init+0x124>)
 80015e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ea:	4b37      	ldr	r3, [pc, #220]	@ (80016c8 <MX_GPIO_Init+0x124>)
 80015ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ee:	4a36      	ldr	r2, [pc, #216]	@ (80016c8 <MX_GPIO_Init+0x124>)
 80015f0:	f043 0302 	orr.w	r3, r3, #2
 80015f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015f6:	4b34      	ldr	r3, [pc, #208]	@ (80016c8 <MX_GPIO_Init+0x124>)
 80015f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fa:	f003 0302 	and.w	r3, r3, #2
 80015fe:	60bb      	str	r3, [r7, #8]
 8001600:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001602:	4b31      	ldr	r3, [pc, #196]	@ (80016c8 <MX_GPIO_Init+0x124>)
 8001604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001606:	4a30      	ldr	r2, [pc, #192]	@ (80016c8 <MX_GPIO_Init+0x124>)
 8001608:	f043 0308 	orr.w	r3, r3, #8
 800160c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800160e:	4b2e      	ldr	r3, [pc, #184]	@ (80016c8 <MX_GPIO_Init+0x124>)
 8001610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001612:	f003 0308 	and.w	r3, r3, #8
 8001616:	607b      	str	r3, [r7, #4]
 8001618:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800161a:	4b2b      	ldr	r3, [pc, #172]	@ (80016c8 <MX_GPIO_Init+0x124>)
 800161c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161e:	4a2a      	ldr	r2, [pc, #168]	@ (80016c8 <MX_GPIO_Init+0x124>)
 8001620:	f043 0304 	orr.w	r3, r3, #4
 8001624:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001626:	4b28      	ldr	r3, [pc, #160]	@ (80016c8 <MX_GPIO_Init+0x124>)
 8001628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162a:	f003 0304 	and.w	r3, r3, #4
 800162e:	603b      	str	r3, [r7, #0]
 8001630:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_LED1_GPIO_Port, GPIO_LED1_Pin, GPIO_PIN_RESET);
 8001632:	2200      	movs	r2, #0
 8001634:	2120      	movs	r1, #32
 8001636:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800163a:	f000 fe89 	bl	8002350 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 800163e:	2201      	movs	r2, #1
 8001640:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001644:	4821      	ldr	r0, [pc, #132]	@ (80016cc <MX_GPIO_Init+0x128>)
 8001646:	f000 fe83 	bl	8002350 <HAL_GPIO_WritePin>


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port, BLE_RESET_Pin, GPIO_PIN_SET);
 800164a:	2201      	movs	r2, #1
 800164c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001650:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001654:	f000 fe7c 	bl	8002350 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLE_INT_Pin */
  GPIO_InitStruct.Pin = BLE_INT_Pin;
 8001658:	2340      	movs	r3, #64	@ 0x40
 800165a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800165c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001660:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_INT_GPIO_Port, &GPIO_InitStruct);
 8001666:	f107 0314 	add.w	r3, r7, #20
 800166a:	4619      	mov	r1, r3
 800166c:	4818      	ldr	r0, [pc, #96]	@ (80016d0 <MX_GPIO_Init+0x12c>)
 800166e:	f000 fcad 	bl	8001fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_LED1_Pin BLE_RESET_Pin */
  GPIO_InitStruct.Pin = GPIO_LED1_Pin|BLE_RESET_Pin;
 8001672:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8001676:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001678:	2301      	movs	r3, #1
 800167a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001680:	2300      	movs	r3, #0
 8001682:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001684:	f107 0314 	add.w	r3, r7, #20
 8001688:	4619      	mov	r1, r3
 800168a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800168e:	f000 fc9d 	bl	8001fcc <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 8001692:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001696:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001698:	2301      	movs	r3, #1
 800169a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169c:	2300      	movs	r3, #0
 800169e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016a0:	2303      	movs	r3, #3
 80016a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 80016a4:	f107 0314 	add.w	r3, r7, #20
 80016a8:	4619      	mov	r1, r3
 80016aa:	4808      	ldr	r0, [pc, #32]	@ (80016cc <MX_GPIO_Init+0x128>)
 80016ac:	f000 fc8e 	bl	8001fcc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80016b0:	2200      	movs	r2, #0
 80016b2:	2100      	movs	r1, #0
 80016b4:	2017      	movs	r0, #23
 80016b6:	f000 fc52 	bl	8001f5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80016ba:	2017      	movs	r0, #23
 80016bc:	f000 fc6b 	bl	8001f96 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80016c0:	bf00      	nop
 80016c2:	3728      	adds	r7, #40	@ 0x28
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	40021000 	.word	0x40021000
 80016cc:	48000c00 	.word	0x48000c00
 80016d0:	48001000 	.word	0x48001000

080016d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016d8:	b672      	cpsid	i
}
 80016da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016dc:	bf00      	nop
 80016de:	e7fd      	b.n	80016dc <Error_Handler+0x8>

080016e0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001724 <HAL_MspInit+0x44>)
 80016e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001724 <HAL_MspInit+0x44>)
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80016f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001724 <HAL_MspInit+0x44>)
 80016f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016f6:	f003 0301 	and.w	r3, r3, #1
 80016fa:	607b      	str	r3, [r7, #4]
 80016fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016fe:	4b09      	ldr	r3, [pc, #36]	@ (8001724 <HAL_MspInit+0x44>)
 8001700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001702:	4a08      	ldr	r2, [pc, #32]	@ (8001724 <HAL_MspInit+0x44>)
 8001704:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001708:	6593      	str	r3, [r2, #88]	@ 0x58
 800170a:	4b06      	ldr	r3, [pc, #24]	@ (8001724 <HAL_MspInit+0x44>)
 800170c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800170e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001712:	603b      	str	r3, [r7, #0]
 8001714:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001716:	bf00      	nop
 8001718:	370c      	adds	r7, #12
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	40021000 	.word	0x40021000

08001728 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b08a      	sub	sp, #40	@ 0x28
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001730:	f107 0314 	add.w	r3, r7, #20
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	609a      	str	r2, [r3, #8]
 800173c:	60da      	str	r2, [r3, #12]
 800173e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a17      	ldr	r2, [pc, #92]	@ (80017a4 <HAL_SPI_MspInit+0x7c>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d128      	bne.n	800179c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800174a:	4b17      	ldr	r3, [pc, #92]	@ (80017a8 <HAL_SPI_MspInit+0x80>)
 800174c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800174e:	4a16      	ldr	r2, [pc, #88]	@ (80017a8 <HAL_SPI_MspInit+0x80>)
 8001750:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001754:	6593      	str	r3, [r2, #88]	@ 0x58
 8001756:	4b14      	ldr	r3, [pc, #80]	@ (80017a8 <HAL_SPI_MspInit+0x80>)
 8001758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800175e:	613b      	str	r3, [r7, #16]
 8001760:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001762:	4b11      	ldr	r3, [pc, #68]	@ (80017a8 <HAL_SPI_MspInit+0x80>)
 8001764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001766:	4a10      	ldr	r2, [pc, #64]	@ (80017a8 <HAL_SPI_MspInit+0x80>)
 8001768:	f043 0304 	orr.w	r3, r3, #4
 800176c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800176e:	4b0e      	ldr	r3, [pc, #56]	@ (80017a8 <HAL_SPI_MspInit+0x80>)
 8001770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001772:	f003 0304 	and.w	r3, r3, #4
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800177a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800177e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001780:	2302      	movs	r3, #2
 8001782:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001788:	2303      	movs	r3, #3
 800178a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800178c:	2306      	movs	r3, #6
 800178e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001790:	f107 0314 	add.w	r3, r7, #20
 8001794:	4619      	mov	r1, r3
 8001796:	4805      	ldr	r0, [pc, #20]	@ (80017ac <HAL_SPI_MspInit+0x84>)
 8001798:	f000 fc18 	bl	8001fcc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800179c:	bf00      	nop
 800179e:	3728      	adds	r7, #40	@ 0x28
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40003c00 	.word	0x40003c00
 80017a8:	40021000 	.word	0x40021000
 80017ac:	48000800 	.word	0x48000800

080017b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017b4:	bf00      	nop
 80017b6:	e7fd      	b.n	80017b4 <NMI_Handler+0x4>

080017b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017bc:	bf00      	nop
 80017be:	e7fd      	b.n	80017bc <HardFault_Handler+0x4>

080017c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017c4:	bf00      	nop
 80017c6:	e7fd      	b.n	80017c4 <MemManage_Handler+0x4>

080017c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017cc:	bf00      	nop
 80017ce:	e7fd      	b.n	80017cc <BusFault_Handler+0x4>

080017d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017d4:	bf00      	nop
 80017d6:	e7fd      	b.n	80017d4 <UsageFault_Handler+0x4>

080017d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017dc:	bf00      	nop
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr

080017e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017e6:	b480      	push	{r7}
 80017e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017ea:	bf00      	nop
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr

080017f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017f8:	bf00      	nop
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr

08001802 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001802:	b580      	push	{r7, lr}
 8001804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001806:	f000 fa8b 	bl	8001d20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}
	...

08001810 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  dataAvailable=1;
 8001814:	4b03      	ldr	r3, [pc, #12]	@ (8001824 <EXTI9_5_IRQHandler+0x14>)
 8001816:	2201      	movs	r2, #1
 8001818:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLE_INT_Pin);
 800181a:	2040      	movs	r0, #64	@ 0x40
 800181c:	f000 fdb0 	bl	8002380 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001820:	bf00      	nop
 8001822:	bd80      	pop	{r7, pc}
 8001824:	200002f4 	.word	0x200002f4

08001828 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b086      	sub	sp, #24
 800182c:	af00      	add	r7, sp, #0
 800182e:	60f8      	str	r0, [r7, #12]
 8001830:	60b9      	str	r1, [r7, #8]
 8001832:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001834:	2300      	movs	r3, #0
 8001836:	617b      	str	r3, [r7, #20]
 8001838:	e00a      	b.n	8001850 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800183a:	f3af 8000 	nop.w
 800183e:	4601      	mov	r1, r0
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	1c5a      	adds	r2, r3, #1
 8001844:	60ba      	str	r2, [r7, #8]
 8001846:	b2ca      	uxtb	r2, r1
 8001848:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	3301      	adds	r3, #1
 800184e:	617b      	str	r3, [r7, #20]
 8001850:	697a      	ldr	r2, [r7, #20]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	429a      	cmp	r2, r3
 8001856:	dbf0      	blt.n	800183a <_read+0x12>
	}

return len;
 8001858:	687b      	ldr	r3, [r7, #4]
}
 800185a:	4618      	mov	r0, r3
 800185c:	3718      	adds	r7, #24
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
	...

08001864 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800186c:	4b11      	ldr	r3, [pc, #68]	@ (80018b4 <_sbrk+0x50>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d102      	bne.n	800187a <_sbrk+0x16>
		heap_end = &end;
 8001874:	4b0f      	ldr	r3, [pc, #60]	@ (80018b4 <_sbrk+0x50>)
 8001876:	4a10      	ldr	r2, [pc, #64]	@ (80018b8 <_sbrk+0x54>)
 8001878:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800187a:	4b0e      	ldr	r3, [pc, #56]	@ (80018b4 <_sbrk+0x50>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001880:	4b0c      	ldr	r3, [pc, #48]	@ (80018b4 <_sbrk+0x50>)
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4413      	add	r3, r2
 8001888:	466a      	mov	r2, sp
 800188a:	4293      	cmp	r3, r2
 800188c:	d907      	bls.n	800189e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800188e:	f002 fba1 	bl	8003fd4 <__errno>
 8001892:	4603      	mov	r3, r0
 8001894:	220c      	movs	r2, #12
 8001896:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001898:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800189c:	e006      	b.n	80018ac <_sbrk+0x48>
	}

	heap_end += incr;
 800189e:	4b05      	ldr	r3, [pc, #20]	@ (80018b4 <_sbrk+0x50>)
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4413      	add	r3, r2
 80018a6:	4a03      	ldr	r2, [pc, #12]	@ (80018b4 <_sbrk+0x50>)
 80018a8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80018aa:	68fb      	ldr	r3, [r7, #12]
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3710      	adds	r7, #16
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	20000374 	.word	0x20000374
 80018b8:	200004c8 	.word	0x200004c8

080018bc <_close>:

int _close(int file)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
	return -1;
 80018c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018e4:	605a      	str	r2, [r3, #4]
	return 0;
 80018e6:	2300      	movs	r3, #0
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	370c      	adds	r7, #12
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <_isatty>:

int _isatty(int file)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
	return 1;
 80018fc:	2301      	movs	r3, #1
}
 80018fe:	4618      	mov	r0, r3
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr

0800190a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800190a:	b480      	push	{r7}
 800190c:	b085      	sub	sp, #20
 800190e:	af00      	add	r7, sp, #0
 8001910:	60f8      	str	r0, [r7, #12]
 8001912:	60b9      	str	r1, [r7, #8]
 8001914:	607a      	str	r2, [r7, #4]
	return 0;
 8001916:	2300      	movs	r3, #0
}
 8001918:	4618      	mov	r0, r3
 800191a:	3714      	adds	r7, #20
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001928:	4b17      	ldr	r3, [pc, #92]	@ (8001988 <SystemInit+0x64>)
 800192a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800192e:	4a16      	ldr	r2, [pc, #88]	@ (8001988 <SystemInit+0x64>)
 8001930:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001934:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001938:	4b14      	ldr	r3, [pc, #80]	@ (800198c <SystemInit+0x68>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a13      	ldr	r2, [pc, #76]	@ (800198c <SystemInit+0x68>)
 800193e:	f043 0301 	orr.w	r3, r3, #1
 8001942:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001944:	4b11      	ldr	r3, [pc, #68]	@ (800198c <SystemInit+0x68>)
 8001946:	2200      	movs	r2, #0
 8001948:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800194a:	4b10      	ldr	r3, [pc, #64]	@ (800198c <SystemInit+0x68>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a0f      	ldr	r2, [pc, #60]	@ (800198c <SystemInit+0x68>)
 8001950:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001954:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001958:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800195a:	4b0c      	ldr	r3, [pc, #48]	@ (800198c <SystemInit+0x68>)
 800195c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001960:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001962:	4b0a      	ldr	r3, [pc, #40]	@ (800198c <SystemInit+0x68>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a09      	ldr	r2, [pc, #36]	@ (800198c <SystemInit+0x68>)
 8001968:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800196c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800196e:	4b07      	ldr	r3, [pc, #28]	@ (800198c <SystemInit+0x68>)
 8001970:	2200      	movs	r2, #0
 8001972:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001974:	4b04      	ldr	r3, [pc, #16]	@ (8001988 <SystemInit+0x64>)
 8001976:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800197a:	609a      	str	r2, [r3, #8]
#endif
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	e000ed00 	.word	0xe000ed00
 800198c:	40021000 	.word	0x40021000

08001990 <__NVIC_EnableIRQ>:
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800199a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	db0b      	blt.n	80019ba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	f003 021f 	and.w	r2, r3, #31
 80019a8:	4907      	ldr	r1, [pc, #28]	@ (80019c8 <__NVIC_EnableIRQ+0x38>)
 80019aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ae:	095b      	lsrs	r3, r3, #5
 80019b0:	2001      	movs	r0, #1
 80019b2:	fa00 f202 	lsl.w	r2, r0, r2
 80019b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80019ba:	bf00      	nop
 80019bc:	370c      	adds	r7, #12
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	e000e100 	.word	0xe000e100

080019cc <__NVIC_SetPriority>:
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	6039      	str	r1, [r7, #0]
 80019d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	db0a      	blt.n	80019f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	b2da      	uxtb	r2, r3
 80019e4:	490c      	ldr	r1, [pc, #48]	@ (8001a18 <__NVIC_SetPriority+0x4c>)
 80019e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ea:	0112      	lsls	r2, r2, #4
 80019ec:	b2d2      	uxtb	r2, r2
 80019ee:	440b      	add	r3, r1
 80019f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80019f4:	e00a      	b.n	8001a0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	b2da      	uxtb	r2, r3
 80019fa:	4908      	ldr	r1, [pc, #32]	@ (8001a1c <__NVIC_SetPriority+0x50>)
 80019fc:	79fb      	ldrb	r3, [r7, #7]
 80019fe:	f003 030f 	and.w	r3, r3, #15
 8001a02:	3b04      	subs	r3, #4
 8001a04:	0112      	lsls	r2, r2, #4
 8001a06:	b2d2      	uxtb	r2, r2
 8001a08:	440b      	add	r3, r1
 8001a0a:	761a      	strb	r2, [r3, #24]
}
 8001a0c:	bf00      	nop
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr
 8001a18:	e000e100 	.word	0xe000e100
 8001a1c:	e000ed00 	.word	0xe000ed00

08001a20 <timer_init_tim>:

/* Include LED driver */
#include "leds.h"

void timer_init_tim(TIM_TypeDef* timer)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN; // Supply power to the timer
 8001a28:	4b16      	ldr	r3, [pc, #88]	@ (8001a84 <timer_init_tim+0x64>)
 8001a2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a2c:	4a15      	ldr	r2, [pc, #84]	@ (8001a84 <timer_init_tim+0x64>)
 8001a2e:	f043 0301 	orr.w	r3, r3, #1
 8001a32:	6593      	str	r3, [r2, #88]	@ 0x58

  //Stop the timer and clear out any timer state and reset all counters.
  timer->CR1 &= ~TIM_CR1_CEN;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f023 0201 	bic.w	r2, r3, #1
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	601a      	str	r2, [r3, #0]
  timer->CNT = 0;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2200      	movs	r2, #0
 8001a44:	625a      	str	r2, [r3, #36]	@ 0x24

  //Setup the timer to auto-reload when the max value is reached.
  timer->ARR = 0xFFFFFFFF;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  // Enable the timers interrupt both internally and in the interrupt controller (NVIC).
  timer->DIER |= TIM_DIER_UIE;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	f043 0201 	orr.w	r2, r3, #1
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	60da      	str	r2, [r3, #12]

  // You will need to use the NVIC functions NVIC_EnableIRQ, NVIC_SetPriority with the parameter TIM2_IRQn
  NVIC_EnableIRQ(TIM2_IRQn);
 8001a5a:	201c      	movs	r0, #28
 8001a5c:	f7ff ff98 	bl	8001990 <__NVIC_EnableIRQ>
  NVIC_SetPriority(TIM2_IRQn, 1); // what priority number ?
 8001a60:	2101      	movs	r1, #1
 8001a62:	201c      	movs	r0, #28
 8001a64:	f7ff ffb2 	bl	80019cc <__NVIC_SetPriority>

  // Setup the clock tree to pass into the timer and divide it down as needed (hint: look at the ENR registers in the RCC peripheral). Note: The default clock speed of your microcontroller after reboot is 4 MHz. You may want to slow this down by setting the dividers in the clock tree so the timer has a slower clock to operate with (Chapter 6).
  timer->PSC = 7999;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001a6e:	629a      	str	r2, [r3, #40]	@ 0x28

  // Enable the timer.
  timer->CR1 |= TIM_CR1_CEN;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f043 0201 	orr.w	r2, r3, #1
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	601a      	str	r2, [r3, #0]
}
 8001a7c:	bf00      	nop
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	40021000 	.word	0x40021000

08001a88 <timer_reset_tim>:

void timer_reset_tim(TIM_TypeDef* timer)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  // Reset timer 2s (TIM2) counters, but do not reset the entire TIM peripheral. The timer can be in the middle of execution when it is reset and its counter will return to 0 when this function is called.
  timer->CNT = 0;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2200      	movs	r2, #0
 8001a94:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001a96:	bf00      	nop
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr

08001aa2 <timer_set_ms_tim>:

void timer_set_ms_tim(TIM_TypeDef* timer, uint16_t period_ms)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b082      	sub	sp, #8
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	6078      	str	r0, [r7, #4]
 8001aaa:	460b      	mov	r3, r1
 8001aac:	807b      	strh	r3, [r7, #2]
	timer_reset_tim(timer);
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f7ff ffea 	bl	8001a88 <timer_reset_tim>
	// Set the period that the timer will fire (in milliseconds). A timer interrupt should be fired for each timer period.
	timer->ARR = period_ms - 1;
 8001ab4:	887b      	ldrh	r3, [r7, #2]
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	461a      	mov	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001abe:	bf00      	nop
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
	...

08001ac8 <timer_init_lptim>:

void timer_init_lptim(LPTIM_TypeDef *timer) {
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
    RCC->CIER |= RCC_CIER_LSIRDYIE;	 			// Enable LSI interrupt
 8001ad0:	4b3a      	ldr	r3, [pc, #232]	@ (8001bbc <timer_init_lptim+0xf4>)
 8001ad2:	699b      	ldr	r3, [r3, #24]
 8001ad4:	4a39      	ldr	r2, [pc, #228]	@ (8001bbc <timer_init_lptim+0xf4>)
 8001ad6:	f043 0301 	orr.w	r3, r3, #1
 8001ada:	6193      	str	r3, [r2, #24]
    RCC->CSR |= RCC_CSR_LSION;					// Enable LSI
 8001adc:	4b37      	ldr	r3, [pc, #220]	@ (8001bbc <timer_init_lptim+0xf4>)
 8001ade:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ae2:	4a36      	ldr	r2, [pc, #216]	@ (8001bbc <timer_init_lptim+0xf4>)
 8001ae4:	f043 0301 	orr.w	r3, r3, #1
 8001ae8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    while ((RCC->CSR & RCC_CSR_LSIRDY) == 0);   // Wait for LSI to be ready
 8001aec:	bf00      	nop
 8001aee:	4b33      	ldr	r3, [pc, #204]	@ (8001bbc <timer_init_lptim+0xf4>)
 8001af0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001af4:	f003 0302 	and.w	r3, r3, #2
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d0f8      	beq.n	8001aee <timer_init_lptim+0x26>

    RCC->APB1ENR1 |= RCC_APB1ENR1_LPTIM1EN;		// Supply power to clock
 8001afc:	4b2f      	ldr	r3, [pc, #188]	@ (8001bbc <timer_init_lptim+0xf4>)
 8001afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b00:	4a2e      	ldr	r2, [pc, #184]	@ (8001bbc <timer_init_lptim+0xf4>)
 8001b02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001b06:	6593      	str	r3, [r2, #88]	@ 0x58

    RCC->CCIPR &= ~RCC_CCIPR_LPTIM1SEL;			// Clear source bits
 8001b08:	4b2c      	ldr	r3, [pc, #176]	@ (8001bbc <timer_init_lptim+0xf4>)
 8001b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b0e:	4a2b      	ldr	r2, [pc, #172]	@ (8001bbc <timer_init_lptim+0xf4>)
 8001b10:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8001b14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    RCC->CCIPR |= RCC_CCIPR_LPTIM1SEL_0;		// Use LSI as clock source
 8001b18:	4b28      	ldr	r3, [pc, #160]	@ (8001bbc <timer_init_lptim+0xf4>)
 8001b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b1e:	4a27      	ldr	r2, [pc, #156]	@ (8001bbc <timer_init_lptim+0xf4>)
 8001b20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    RCC->CCIPR &= ~RCC_CCIPR_LPTIM2SEL;
 8001b28:	4b24      	ldr	r3, [pc, #144]	@ (8001bbc <timer_init_lptim+0xf4>)
 8001b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b2e:	4a23      	ldr	r2, [pc, #140]	@ (8001bbc <timer_init_lptim+0xf4>)
 8001b30:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8001b34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    RCC->CCIPR |= RCC_CCIPR_LPTIM2SEL_0;
 8001b38:	4b20      	ldr	r3, [pc, #128]	@ (8001bbc <timer_init_lptim+0xf4>)
 8001b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b3e:	4a1f      	ldr	r2, [pc, #124]	@ (8001bbc <timer_init_lptim+0xf4>)
 8001b40:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001b44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    timer->CR &= ~LPTIM_CR_ENABLE;				// Disable the timer
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	691b      	ldr	r3, [r3, #16]
 8001b4c:	f023 0201 	bic.w	r2, r3, #1
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	611a      	str	r2, [r3, #16]
    while(LPTIM1->CR & LPTIM_CR_ENABLE);		// Wait for timer to be enabled
 8001b54:	bf00      	nop
 8001b56:	4b1a      	ldr	r3, [pc, #104]	@ (8001bc0 <timer_init_lptim+0xf8>)
 8001b58:	691b      	ldr	r3, [r3, #16]
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1f9      	bne.n	8001b56 <timer_init_lptim+0x8e>

    //clear interrupt flags
    timer->ICR = LPTIM_ICR_CMPMCF | LPTIM_ICR_ARRMCF | LPTIM_ICR_EXTTRIGCF | LPTIM_ICR_CMPOKCF | LPTIM_ICR_ARROKCF | LPTIM_ICR_DOWNCF;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	225f      	movs	r2, #95	@ 0x5f
 8001b66:	605a      	str	r2, [r3, #4]

    timer->CFGR = 0;	// Use default prescaler
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	60da      	str	r2, [r3, #12]
    timer->CNT = 0;		// Clear counter
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2200      	movs	r2, #0
 8001b72:	61da      	str	r2, [r3, #28]
    timer->IER |= LPTIM_IER_ARRMIE;  // Enable ARR match interrupt
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	f043 0202 	orr.w	r2, r3, #2
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	609a      	str	r2, [r3, #8]
    NVIC_SetPriority(LPTIM1_IRQn, 0);
 8001b80:	2100      	movs	r1, #0
 8001b82:	2041      	movs	r0, #65	@ 0x41
 8001b84:	f7ff ff22 	bl	80019cc <__NVIC_SetPriority>
    NVIC_EnableIRQ(LPTIM1_IRQn);
 8001b88:	2041      	movs	r0, #65	@ 0x41
 8001b8a:	f7ff ff01 	bl	8001990 <__NVIC_EnableIRQ>

    timer->CR |= LPTIM_CR_ENABLE;  // Enable timer
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	691b      	ldr	r3, [r3, #16]
 8001b92:	f043 0201 	orr.w	r2, r3, #1
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	611a      	str	r2, [r3, #16]
    while(!(LPTIM1->CR & LPTIM_CR_ENABLE)); // Wait for timer to be disabled
 8001b9a:	bf00      	nop
 8001b9c:	4b08      	ldr	r3, [pc, #32]	@ (8001bc0 <timer_init_lptim+0xf8>)
 8001b9e:	691b      	ldr	r3, [r3, #16]
 8001ba0:	f003 0301 	and.w	r3, r3, #1
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d0f9      	beq.n	8001b9c <timer_init_lptim+0xd4>

    LPTIM1->CR |= LPTIM_CR_CNTSTRT;
 8001ba8:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <timer_init_lptim+0xf8>)
 8001baa:	691b      	ldr	r3, [r3, #16]
 8001bac:	4a04      	ldr	r2, [pc, #16]	@ (8001bc0 <timer_init_lptim+0xf8>)
 8001bae:	f043 0304 	orr.w	r3, r3, #4
 8001bb2:	6113      	str	r3, [r2, #16]
}
 8001bb4:	bf00      	nop
 8001bb6:	3708      	adds	r7, #8
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40021000 	.word	0x40021000
 8001bc0:	40007c00 	.word	0x40007c00

08001bc4 <timer_reset_lptim>:

void timer_reset_lptim(LPTIM_TypeDef *timer) {
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
    timer->CNT = 0; // Reset the counter value of LPTIM
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2200      	movs	r2, #0
 8001bd0:	61da      	str	r2, [r3, #28]
}
 8001bd2:	bf00      	nop
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
	...

08001be0 <timer_set_ms_lptim>:

void timer_set_ms_lptim(LPTIM_TypeDef *timer, uint16_t period_ms) {
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	460b      	mov	r3, r1
 8001bea:	807b      	strh	r3, [r7, #2]
	LPTIM1->CR &= ~LPTIM_CR_ENABLE;
 8001bec:	4b0c      	ldr	r3, [pc, #48]	@ (8001c20 <timer_set_ms_lptim+0x40>)
 8001bee:	691b      	ldr	r3, [r3, #16]
 8001bf0:	4a0b      	ldr	r2, [pc, #44]	@ (8001c20 <timer_set_ms_lptim+0x40>)
 8001bf2:	f023 0301 	bic.w	r3, r3, #1
 8001bf6:	6113      	str	r3, [r2, #16]
    timer_reset_lptim(timer);
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f7ff ffe3 	bl	8001bc4 <timer_reset_lptim>
    uint32_t timer_ticks = ((uint32_t) period_ms * 32);
 8001bfe:	887b      	ldrh	r3, [r7, #2]
 8001c00:	015b      	lsls	r3, r3, #5
 8001c02:	60fb      	str	r3, [r7, #12]
    timer->ARR = timer_ticks - 1;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	1e5a      	subs	r2, r3, #1
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	619a      	str	r2, [r3, #24]
    LPTIM1->CR |= LPTIM_CR_ENABLE;
 8001c0c:	4b04      	ldr	r3, [pc, #16]	@ (8001c20 <timer_set_ms_lptim+0x40>)
 8001c0e:	691b      	ldr	r3, [r3, #16]
 8001c10:	4a03      	ldr	r2, [pc, #12]	@ (8001c20 <timer_set_ms_lptim+0x40>)
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	6113      	str	r3, [r2, #16]
}
 8001c18:	bf00      	nop
 8001c1a:	3710      	adds	r7, #16
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40007c00 	.word	0x40007c00

08001c24 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c24:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c5c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c28:	f7ff fe7c 	bl	8001924 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c2c:	480c      	ldr	r0, [pc, #48]	@ (8001c60 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c2e:	490d      	ldr	r1, [pc, #52]	@ (8001c64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c30:	4a0d      	ldr	r2, [pc, #52]	@ (8001c68 <LoopForever+0xe>)
  movs r3, #0
 8001c32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c34:	e002      	b.n	8001c3c <LoopCopyDataInit>

08001c36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c3a:	3304      	adds	r3, #4

08001c3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c40:	d3f9      	bcc.n	8001c36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c42:	4a0a      	ldr	r2, [pc, #40]	@ (8001c6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c44:	4c0a      	ldr	r4, [pc, #40]	@ (8001c70 <LoopForever+0x16>)
  movs r3, #0
 8001c46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c48:	e001      	b.n	8001c4e <LoopFillZerobss>

08001c4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c4c:	3204      	adds	r2, #4

08001c4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c50:	d3fb      	bcc.n	8001c4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c52:	f002 f9c5 	bl	8003fe0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c56:	f7ff fadf 	bl	8001218 <main>

08001c5a <LoopForever>:

LoopForever:
    b LoopForever
 8001c5a:	e7fe      	b.n	8001c5a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c5c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c64:	200001bc 	.word	0x200001bc
  ldr r2, =_sidata
 8001c68:	080050cc 	.word	0x080050cc
  ldr r2, =_sbss
 8001c6c:	200001bc 	.word	0x200001bc
  ldr r4, =_ebss
 8001c70:	200004c8 	.word	0x200004c8

08001c74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c74:	e7fe      	b.n	8001c74 <ADC1_2_IRQHandler>

08001c76 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b082      	sub	sp, #8
 8001c7a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c80:	2003      	movs	r0, #3
 8001c82:	f000 f961 	bl	8001f48 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c86:	2000      	movs	r0, #0
 8001c88:	f000 f80e 	bl	8001ca8 <HAL_InitTick>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d002      	beq.n	8001c98 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	71fb      	strb	r3, [r7, #7]
 8001c96:	e001      	b.n	8001c9c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c98:	f7ff fd22 	bl	80016e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c9c:	79fb      	ldrb	r3, [r7, #7]
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
	...

08001ca8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001cb4:	4b17      	ldr	r3, [pc, #92]	@ (8001d14 <HAL_InitTick+0x6c>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d023      	beq.n	8001d04 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001cbc:	4b16      	ldr	r3, [pc, #88]	@ (8001d18 <HAL_InitTick+0x70>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	4b14      	ldr	r3, [pc, #80]	@ (8001d14 <HAL_InitTick+0x6c>)
 8001cc2:	781b      	ldrb	r3, [r3, #0]
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cca:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f000 f96d 	bl	8001fb2 <HAL_SYSTICK_Config>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d10f      	bne.n	8001cfe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2b0f      	cmp	r3, #15
 8001ce2:	d809      	bhi.n	8001cf8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	6879      	ldr	r1, [r7, #4]
 8001ce8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001cec:	f000 f937 	bl	8001f5e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cf0:	4a0a      	ldr	r2, [pc, #40]	@ (8001d1c <HAL_InitTick+0x74>)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6013      	str	r3, [r2, #0]
 8001cf6:	e007      	b.n	8001d08 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	73fb      	strb	r3, [r7, #15]
 8001cfc:	e004      	b.n	8001d08 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	73fb      	strb	r3, [r7, #15]
 8001d02:	e001      	b.n	8001d08 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3710      	adds	r7, #16
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	2000015c 	.word	0x2000015c
 8001d18:	20000154 	.word	0x20000154
 8001d1c:	20000158 	.word	0x20000158

08001d20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d24:	4b06      	ldr	r3, [pc, #24]	@ (8001d40 <HAL_IncTick+0x20>)
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	4b06      	ldr	r3, [pc, #24]	@ (8001d44 <HAL_IncTick+0x24>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4413      	add	r3, r2
 8001d30:	4a04      	ldr	r2, [pc, #16]	@ (8001d44 <HAL_IncTick+0x24>)
 8001d32:	6013      	str	r3, [r2, #0]
}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	2000015c 	.word	0x2000015c
 8001d44:	20000378 	.word	0x20000378

08001d48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d4c:	4b03      	ldr	r3, [pc, #12]	@ (8001d5c <HAL_GetTick+0x14>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	20000378 	.word	0x20000378

08001d60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d68:	f7ff ffee 	bl	8001d48 <HAL_GetTick>
 8001d6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001d78:	d005      	beq.n	8001d86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001da4 <HAL_Delay+0x44>)
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	461a      	mov	r2, r3
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	4413      	add	r3, r2
 8001d84:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d86:	bf00      	nop
 8001d88:	f7ff ffde 	bl	8001d48 <HAL_GetTick>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	68fa      	ldr	r2, [r7, #12]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d8f7      	bhi.n	8001d88 <HAL_Delay+0x28>
  {
  }
}
 8001d98:	bf00      	nop
 8001d9a:	bf00      	nop
 8001d9c:	3710      	adds	r7, #16
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	2000015c 	.word	0x2000015c

08001da8 <__NVIC_SetPriorityGrouping>:
{
 8001da8:	b480      	push	{r7}
 8001daa:	b085      	sub	sp, #20
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f003 0307 	and.w	r3, r3, #7
 8001db6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001db8:	4b0c      	ldr	r3, [pc, #48]	@ (8001dec <__NVIC_SetPriorityGrouping+0x44>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dbe:	68ba      	ldr	r2, [r7, #8]
 8001dc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dd0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001dd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dda:	4a04      	ldr	r2, [pc, #16]	@ (8001dec <__NVIC_SetPriorityGrouping+0x44>)
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	60d3      	str	r3, [r2, #12]
}
 8001de0:	bf00      	nop
 8001de2:	3714      	adds	r7, #20
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr
 8001dec:	e000ed00 	.word	0xe000ed00

08001df0 <__NVIC_GetPriorityGrouping>:
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001df4:	4b04      	ldr	r3, [pc, #16]	@ (8001e08 <__NVIC_GetPriorityGrouping+0x18>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	0a1b      	lsrs	r3, r3, #8
 8001dfa:	f003 0307 	and.w	r3, r3, #7
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr
 8001e08:	e000ed00 	.word	0xe000ed00

08001e0c <__NVIC_EnableIRQ>:
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	db0b      	blt.n	8001e36 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e1e:	79fb      	ldrb	r3, [r7, #7]
 8001e20:	f003 021f 	and.w	r2, r3, #31
 8001e24:	4907      	ldr	r1, [pc, #28]	@ (8001e44 <__NVIC_EnableIRQ+0x38>)
 8001e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2a:	095b      	lsrs	r3, r3, #5
 8001e2c:	2001      	movs	r0, #1
 8001e2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	e000e100 	.word	0xe000e100

08001e48 <__NVIC_SetPriority>:
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	4603      	mov	r3, r0
 8001e50:	6039      	str	r1, [r7, #0]
 8001e52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	db0a      	blt.n	8001e72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	b2da      	uxtb	r2, r3
 8001e60:	490c      	ldr	r1, [pc, #48]	@ (8001e94 <__NVIC_SetPriority+0x4c>)
 8001e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e66:	0112      	lsls	r2, r2, #4
 8001e68:	b2d2      	uxtb	r2, r2
 8001e6a:	440b      	add	r3, r1
 8001e6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001e70:	e00a      	b.n	8001e88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	b2da      	uxtb	r2, r3
 8001e76:	4908      	ldr	r1, [pc, #32]	@ (8001e98 <__NVIC_SetPriority+0x50>)
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	f003 030f 	and.w	r3, r3, #15
 8001e7e:	3b04      	subs	r3, #4
 8001e80:	0112      	lsls	r2, r2, #4
 8001e82:	b2d2      	uxtb	r2, r2
 8001e84:	440b      	add	r3, r1
 8001e86:	761a      	strb	r2, [r3, #24]
}
 8001e88:	bf00      	nop
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr
 8001e94:	e000e100 	.word	0xe000e100
 8001e98:	e000ed00 	.word	0xe000ed00

08001e9c <NVIC_EncodePriority>:
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b089      	sub	sp, #36	@ 0x24
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f003 0307 	and.w	r3, r3, #7
 8001eae:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	f1c3 0307 	rsb	r3, r3, #7
 8001eb6:	2b04      	cmp	r3, #4
 8001eb8:	bf28      	it	cs
 8001eba:	2304      	movcs	r3, #4
 8001ebc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	3304      	adds	r3, #4
 8001ec2:	2b06      	cmp	r3, #6
 8001ec4:	d902      	bls.n	8001ecc <NVIC_EncodePriority+0x30>
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	3b03      	subs	r3, #3
 8001eca:	e000      	b.n	8001ece <NVIC_EncodePriority+0x32>
 8001ecc:	2300      	movs	r3, #0
 8001ece:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ed4:	69bb      	ldr	r3, [r7, #24]
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	43da      	mvns	r2, r3
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	401a      	ands	r2, r3
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ee4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	fa01 f303 	lsl.w	r3, r1, r3
 8001eee:	43d9      	mvns	r1, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ef4:	4313      	orrs	r3, r2
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3724      	adds	r7, #36	@ 0x24
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
	...

08001f04 <SysTick_Config>:
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	3b01      	subs	r3, #1
 8001f10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f14:	d301      	bcc.n	8001f1a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001f16:	2301      	movs	r3, #1
 8001f18:	e00f      	b.n	8001f3a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f44 <SysTick_Config+0x40>)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	3b01      	subs	r3, #1
 8001f20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f22:	210f      	movs	r1, #15
 8001f24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f28:	f7ff ff8e 	bl	8001e48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f2c:	4b05      	ldr	r3, [pc, #20]	@ (8001f44 <SysTick_Config+0x40>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f32:	4b04      	ldr	r3, [pc, #16]	@ (8001f44 <SysTick_Config+0x40>)
 8001f34:	2207      	movs	r2, #7
 8001f36:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	e000e010 	.word	0xe000e010

08001f48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f7ff ff29 	bl	8001da8 <__NVIC_SetPriorityGrouping>
}
 8001f56:	bf00      	nop
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	b086      	sub	sp, #24
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	4603      	mov	r3, r0
 8001f66:	60b9      	str	r1, [r7, #8]
 8001f68:	607a      	str	r2, [r7, #4]
 8001f6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f70:	f7ff ff3e 	bl	8001df0 <__NVIC_GetPriorityGrouping>
 8001f74:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	68b9      	ldr	r1, [r7, #8]
 8001f7a:	6978      	ldr	r0, [r7, #20]
 8001f7c:	f7ff ff8e 	bl	8001e9c <NVIC_EncodePriority>
 8001f80:	4602      	mov	r2, r0
 8001f82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f86:	4611      	mov	r1, r2
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7ff ff5d 	bl	8001e48 <__NVIC_SetPriority>
}
 8001f8e:	bf00      	nop
 8001f90:	3718      	adds	r7, #24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b082      	sub	sp, #8
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7ff ff31 	bl	8001e0c <__NVIC_EnableIRQ>
}
 8001faa:	bf00      	nop
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}

08001fb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b082      	sub	sp, #8
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f7ff ffa2 	bl	8001f04 <SysTick_Config>
 8001fc0:	4603      	mov	r3, r0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
	...

08001fcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b087      	sub	sp, #28
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fda:	e17f      	b.n	80022dc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe8:	4013      	ands	r3, r2
 8001fea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	f000 8171 	beq.w	80022d6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f003 0303 	and.w	r3, r3, #3
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d005      	beq.n	800200c <HAL_GPIO_Init+0x40>
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f003 0303 	and.w	r3, r3, #3
 8002008:	2b02      	cmp	r3, #2
 800200a:	d130      	bne.n	800206e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	2203      	movs	r2, #3
 8002018:	fa02 f303 	lsl.w	r3, r2, r3
 800201c:	43db      	mvns	r3, r3
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	4013      	ands	r3, r2
 8002022:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	68da      	ldr	r2, [r3, #12]
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	005b      	lsls	r3, r3, #1
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	693a      	ldr	r2, [r7, #16]
 8002032:	4313      	orrs	r3, r2
 8002034:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	693a      	ldr	r2, [r7, #16]
 800203a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002042:	2201      	movs	r2, #1
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	fa02 f303 	lsl.w	r3, r2, r3
 800204a:	43db      	mvns	r3, r3
 800204c:	693a      	ldr	r2, [r7, #16]
 800204e:	4013      	ands	r3, r2
 8002050:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	091b      	lsrs	r3, r3, #4
 8002058:	f003 0201 	and.w	r2, r3, #1
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	fa02 f303 	lsl.w	r3, r2, r3
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	4313      	orrs	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f003 0303 	and.w	r3, r3, #3
 8002076:	2b03      	cmp	r3, #3
 8002078:	d118      	bne.n	80020ac <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800207e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002080:	2201      	movs	r2, #1
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	43db      	mvns	r3, r3
 800208a:	693a      	ldr	r2, [r7, #16]
 800208c:	4013      	ands	r3, r2
 800208e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	08db      	lsrs	r3, r3, #3
 8002096:	f003 0201 	and.w	r2, r3, #1
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	fa02 f303 	lsl.w	r3, r2, r3
 80020a0:	693a      	ldr	r2, [r7, #16]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	693a      	ldr	r2, [r7, #16]
 80020aa:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f003 0303 	and.w	r3, r3, #3
 80020b4:	2b03      	cmp	r3, #3
 80020b6:	d017      	beq.n	80020e8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	005b      	lsls	r3, r3, #1
 80020c2:	2203      	movs	r2, #3
 80020c4:	fa02 f303 	lsl.w	r3, r2, r3
 80020c8:	43db      	mvns	r3, r3
 80020ca:	693a      	ldr	r2, [r7, #16]
 80020cc:	4013      	ands	r3, r2
 80020ce:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	689a      	ldr	r2, [r3, #8]
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	fa02 f303 	lsl.w	r3, r2, r3
 80020dc:	693a      	ldr	r2, [r7, #16]
 80020de:	4313      	orrs	r3, r2
 80020e0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	693a      	ldr	r2, [r7, #16]
 80020e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	f003 0303 	and.w	r3, r3, #3
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d123      	bne.n	800213c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	08da      	lsrs	r2, r3, #3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	3208      	adds	r2, #8
 80020fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002100:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	f003 0307 	and.w	r3, r3, #7
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	220f      	movs	r2, #15
 800210c:	fa02 f303 	lsl.w	r3, r2, r3
 8002110:	43db      	mvns	r3, r3
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	4013      	ands	r3, r2
 8002116:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	691a      	ldr	r2, [r3, #16]
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	f003 0307 	and.w	r3, r3, #7
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	4313      	orrs	r3, r2
 800212c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	08da      	lsrs	r2, r3, #3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	3208      	adds	r2, #8
 8002136:	6939      	ldr	r1, [r7, #16]
 8002138:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	005b      	lsls	r3, r3, #1
 8002146:	2203      	movs	r2, #3
 8002148:	fa02 f303 	lsl.w	r3, r2, r3
 800214c:	43db      	mvns	r3, r3
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	4013      	ands	r3, r2
 8002152:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f003 0203 	and.w	r2, r3, #3
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	fa02 f303 	lsl.w	r3, r2, r3
 8002164:	693a      	ldr	r2, [r7, #16]
 8002166:	4313      	orrs	r3, r2
 8002168:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	693a      	ldr	r2, [r7, #16]
 800216e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002178:	2b00      	cmp	r3, #0
 800217a:	f000 80ac 	beq.w	80022d6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800217e:	4b5f      	ldr	r3, [pc, #380]	@ (80022fc <HAL_GPIO_Init+0x330>)
 8002180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002182:	4a5e      	ldr	r2, [pc, #376]	@ (80022fc <HAL_GPIO_Init+0x330>)
 8002184:	f043 0301 	orr.w	r3, r3, #1
 8002188:	6613      	str	r3, [r2, #96]	@ 0x60
 800218a:	4b5c      	ldr	r3, [pc, #368]	@ (80022fc <HAL_GPIO_Init+0x330>)
 800218c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800218e:	f003 0301 	and.w	r3, r3, #1
 8002192:	60bb      	str	r3, [r7, #8]
 8002194:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002196:	4a5a      	ldr	r2, [pc, #360]	@ (8002300 <HAL_GPIO_Init+0x334>)
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	089b      	lsrs	r3, r3, #2
 800219c:	3302      	adds	r3, #2
 800219e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	f003 0303 	and.w	r3, r3, #3
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	220f      	movs	r2, #15
 80021ae:	fa02 f303 	lsl.w	r3, r2, r3
 80021b2:	43db      	mvns	r3, r3
 80021b4:	693a      	ldr	r2, [r7, #16]
 80021b6:	4013      	ands	r3, r2
 80021b8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80021c0:	d025      	beq.n	800220e <HAL_GPIO_Init+0x242>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4a4f      	ldr	r2, [pc, #316]	@ (8002304 <HAL_GPIO_Init+0x338>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d01f      	beq.n	800220a <HAL_GPIO_Init+0x23e>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4a4e      	ldr	r2, [pc, #312]	@ (8002308 <HAL_GPIO_Init+0x33c>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d019      	beq.n	8002206 <HAL_GPIO_Init+0x23a>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a4d      	ldr	r2, [pc, #308]	@ (800230c <HAL_GPIO_Init+0x340>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d013      	beq.n	8002202 <HAL_GPIO_Init+0x236>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4a4c      	ldr	r2, [pc, #304]	@ (8002310 <HAL_GPIO_Init+0x344>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d00d      	beq.n	80021fe <HAL_GPIO_Init+0x232>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a4b      	ldr	r2, [pc, #300]	@ (8002314 <HAL_GPIO_Init+0x348>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d007      	beq.n	80021fa <HAL_GPIO_Init+0x22e>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a4a      	ldr	r2, [pc, #296]	@ (8002318 <HAL_GPIO_Init+0x34c>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d101      	bne.n	80021f6 <HAL_GPIO_Init+0x22a>
 80021f2:	2306      	movs	r3, #6
 80021f4:	e00c      	b.n	8002210 <HAL_GPIO_Init+0x244>
 80021f6:	2307      	movs	r3, #7
 80021f8:	e00a      	b.n	8002210 <HAL_GPIO_Init+0x244>
 80021fa:	2305      	movs	r3, #5
 80021fc:	e008      	b.n	8002210 <HAL_GPIO_Init+0x244>
 80021fe:	2304      	movs	r3, #4
 8002200:	e006      	b.n	8002210 <HAL_GPIO_Init+0x244>
 8002202:	2303      	movs	r3, #3
 8002204:	e004      	b.n	8002210 <HAL_GPIO_Init+0x244>
 8002206:	2302      	movs	r3, #2
 8002208:	e002      	b.n	8002210 <HAL_GPIO_Init+0x244>
 800220a:	2301      	movs	r3, #1
 800220c:	e000      	b.n	8002210 <HAL_GPIO_Init+0x244>
 800220e:	2300      	movs	r3, #0
 8002210:	697a      	ldr	r2, [r7, #20]
 8002212:	f002 0203 	and.w	r2, r2, #3
 8002216:	0092      	lsls	r2, r2, #2
 8002218:	4093      	lsls	r3, r2
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	4313      	orrs	r3, r2
 800221e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002220:	4937      	ldr	r1, [pc, #220]	@ (8002300 <HAL_GPIO_Init+0x334>)
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	089b      	lsrs	r3, r3, #2
 8002226:	3302      	adds	r3, #2
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800222e:	4b3b      	ldr	r3, [pc, #236]	@ (800231c <HAL_GPIO_Init+0x350>)
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	43db      	mvns	r3, r3
 8002238:	693a      	ldr	r2, [r7, #16]
 800223a:	4013      	ands	r3, r2
 800223c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d003      	beq.n	8002252 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	4313      	orrs	r3, r2
 8002250:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002252:	4a32      	ldr	r2, [pc, #200]	@ (800231c <HAL_GPIO_Init+0x350>)
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002258:	4b30      	ldr	r3, [pc, #192]	@ (800231c <HAL_GPIO_Init+0x350>)
 800225a:	68db      	ldr	r3, [r3, #12]
 800225c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	43db      	mvns	r3, r3
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4013      	ands	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d003      	beq.n	800227c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002274:	693a      	ldr	r2, [r7, #16]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	4313      	orrs	r3, r2
 800227a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800227c:	4a27      	ldr	r2, [pc, #156]	@ (800231c <HAL_GPIO_Init+0x350>)
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002282:	4b26      	ldr	r3, [pc, #152]	@ (800231c <HAL_GPIO_Init+0x350>)
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	43db      	mvns	r3, r3
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	4013      	ands	r3, r2
 8002290:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d003      	beq.n	80022a6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022a6:	4a1d      	ldr	r2, [pc, #116]	@ (800231c <HAL_GPIO_Init+0x350>)
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80022ac:	4b1b      	ldr	r3, [pc, #108]	@ (800231c <HAL_GPIO_Init+0x350>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	43db      	mvns	r3, r3
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	4013      	ands	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d003      	beq.n	80022d0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80022c8:	693a      	ldr	r2, [r7, #16]
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	4313      	orrs	r3, r2
 80022ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022d0:	4a12      	ldr	r2, [pc, #72]	@ (800231c <HAL_GPIO_Init+0x350>)
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	3301      	adds	r3, #1
 80022da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	fa22 f303 	lsr.w	r3, r2, r3
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f47f ae78 	bne.w	8001fdc <HAL_GPIO_Init+0x10>
  }
}
 80022ec:	bf00      	nop
 80022ee:	bf00      	nop
 80022f0:	371c      	adds	r7, #28
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	40021000 	.word	0x40021000
 8002300:	40010000 	.word	0x40010000
 8002304:	48000400 	.word	0x48000400
 8002308:	48000800 	.word	0x48000800
 800230c:	48000c00 	.word	0x48000c00
 8002310:	48001000 	.word	0x48001000
 8002314:	48001400 	.word	0x48001400
 8002318:	48001800 	.word	0x48001800
 800231c:	40010400 	.word	0x40010400

08002320 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	460b      	mov	r3, r1
 800232a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	691a      	ldr	r2, [r3, #16]
 8002330:	887b      	ldrh	r3, [r7, #2]
 8002332:	4013      	ands	r3, r2
 8002334:	2b00      	cmp	r3, #0
 8002336:	d002      	beq.n	800233e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002338:	2301      	movs	r3, #1
 800233a:	73fb      	strb	r3, [r7, #15]
 800233c:	e001      	b.n	8002342 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800233e:	2300      	movs	r3, #0
 8002340:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002342:	7bfb      	ldrb	r3, [r7, #15]
}
 8002344:	4618      	mov	r0, r3
 8002346:	3714      	adds	r7, #20
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	460b      	mov	r3, r1
 800235a:	807b      	strh	r3, [r7, #2]
 800235c:	4613      	mov	r3, r2
 800235e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002360:	787b      	ldrb	r3, [r7, #1]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d003      	beq.n	800236e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002366:	887a      	ldrh	r2, [r7, #2]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800236c:	e002      	b.n	8002374 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800236e:	887a      	ldrh	r2, [r7, #2]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002374:	bf00      	nop
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	4603      	mov	r3, r0
 8002388:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800238a:	4b08      	ldr	r3, [pc, #32]	@ (80023ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800238c:	695a      	ldr	r2, [r3, #20]
 800238e:	88fb      	ldrh	r3, [r7, #6]
 8002390:	4013      	ands	r3, r2
 8002392:	2b00      	cmp	r3, #0
 8002394:	d006      	beq.n	80023a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002396:	4a05      	ldr	r2, [pc, #20]	@ (80023ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002398:	88fb      	ldrh	r3, [r7, #6]
 800239a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800239c:	88fb      	ldrh	r3, [r7, #6]
 800239e:	4618      	mov	r0, r3
 80023a0:	f000 f806 	bl	80023b0 <HAL_GPIO_EXTI_Callback>
  }
}
 80023a4:	bf00      	nop
 80023a6:	3708      	adds	r7, #8
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40010400 	.word	0x40010400

080023b0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	4603      	mov	r3, r0
 80023b8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80023ba:	bf00      	nop
 80023bc:	370c      	adds	r7, #12
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
	...

080023c8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80023cc:	4b04      	ldr	r3, [pc, #16]	@ (80023e0 <HAL_PWREx_GetVoltageRange+0x18>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	40007000 	.word	0x40007000

080023e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023f2:	d130      	bne.n	8002456 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80023f4:	4b23      	ldr	r3, [pc, #140]	@ (8002484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80023fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002400:	d038      	beq.n	8002474 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002402:	4b20      	ldr	r3, [pc, #128]	@ (8002484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800240a:	4a1e      	ldr	r2, [pc, #120]	@ (8002484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800240c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002410:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002412:	4b1d      	ldr	r3, [pc, #116]	@ (8002488 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2232      	movs	r2, #50	@ 0x32
 8002418:	fb02 f303 	mul.w	r3, r2, r3
 800241c:	4a1b      	ldr	r2, [pc, #108]	@ (800248c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800241e:	fba2 2303 	umull	r2, r3, r2, r3
 8002422:	0c9b      	lsrs	r3, r3, #18
 8002424:	3301      	adds	r3, #1
 8002426:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002428:	e002      	b.n	8002430 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	3b01      	subs	r3, #1
 800242e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002430:	4b14      	ldr	r3, [pc, #80]	@ (8002484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002432:	695b      	ldr	r3, [r3, #20]
 8002434:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002438:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800243c:	d102      	bne.n	8002444 <HAL_PWREx_ControlVoltageScaling+0x60>
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d1f2      	bne.n	800242a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002444:	4b0f      	ldr	r3, [pc, #60]	@ (8002484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002446:	695b      	ldr	r3, [r3, #20]
 8002448:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800244c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002450:	d110      	bne.n	8002474 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e00f      	b.n	8002476 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002456:	4b0b      	ldr	r3, [pc, #44]	@ (8002484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800245e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002462:	d007      	beq.n	8002474 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002464:	4b07      	ldr	r3, [pc, #28]	@ (8002484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800246c:	4a05      	ldr	r2, [pc, #20]	@ (8002484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800246e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002472:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3714      	adds	r7, #20
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	40007000 	.word	0x40007000
 8002488:	20000154 	.word	0x20000154
 800248c:	431bde83 	.word	0x431bde83

08002490 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b088      	sub	sp, #32
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d101      	bne.n	80024a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e3ca      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024a2:	4b97      	ldr	r3, [pc, #604]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	f003 030c 	and.w	r3, r3, #12
 80024aa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024ac:	4b94      	ldr	r3, [pc, #592]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	f003 0303 	and.w	r3, r3, #3
 80024b4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0310 	and.w	r3, r3, #16
 80024be:	2b00      	cmp	r3, #0
 80024c0:	f000 80e4 	beq.w	800268c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d007      	beq.n	80024da <HAL_RCC_OscConfig+0x4a>
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	2b0c      	cmp	r3, #12
 80024ce:	f040 808b 	bne.w	80025e8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	f040 8087 	bne.w	80025e8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80024da:	4b89      	ldr	r3, [pc, #548]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0302 	and.w	r3, r3, #2
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d005      	beq.n	80024f2 <HAL_RCC_OscConfig+0x62>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d101      	bne.n	80024f2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e3a2      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a1a      	ldr	r2, [r3, #32]
 80024f6:	4b82      	ldr	r3, [pc, #520]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 0308 	and.w	r3, r3, #8
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d004      	beq.n	800250c <HAL_RCC_OscConfig+0x7c>
 8002502:	4b7f      	ldr	r3, [pc, #508]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800250a:	e005      	b.n	8002518 <HAL_RCC_OscConfig+0x88>
 800250c:	4b7c      	ldr	r3, [pc, #496]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 800250e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002512:	091b      	lsrs	r3, r3, #4
 8002514:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002518:	4293      	cmp	r3, r2
 800251a:	d223      	bcs.n	8002564 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6a1b      	ldr	r3, [r3, #32]
 8002520:	4618      	mov	r0, r3
 8002522:	f000 fd1d 	bl	8002f60 <RCC_SetFlashLatencyFromMSIRange>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e383      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002530:	4b73      	ldr	r3, [pc, #460]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a72      	ldr	r2, [pc, #456]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 8002536:	f043 0308 	orr.w	r3, r3, #8
 800253a:	6013      	str	r3, [r2, #0]
 800253c:	4b70      	ldr	r3, [pc, #448]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a1b      	ldr	r3, [r3, #32]
 8002548:	496d      	ldr	r1, [pc, #436]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 800254a:	4313      	orrs	r3, r2
 800254c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800254e:	4b6c      	ldr	r3, [pc, #432]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	021b      	lsls	r3, r3, #8
 800255c:	4968      	ldr	r1, [pc, #416]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 800255e:	4313      	orrs	r3, r2
 8002560:	604b      	str	r3, [r1, #4]
 8002562:	e025      	b.n	80025b0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002564:	4b66      	ldr	r3, [pc, #408]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a65      	ldr	r2, [pc, #404]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 800256a:	f043 0308 	orr.w	r3, r3, #8
 800256e:	6013      	str	r3, [r2, #0]
 8002570:	4b63      	ldr	r3, [pc, #396]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6a1b      	ldr	r3, [r3, #32]
 800257c:	4960      	ldr	r1, [pc, #384]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 800257e:	4313      	orrs	r3, r2
 8002580:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002582:	4b5f      	ldr	r3, [pc, #380]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	021b      	lsls	r3, r3, #8
 8002590:	495b      	ldr	r1, [pc, #364]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 8002592:	4313      	orrs	r3, r2
 8002594:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d109      	bne.n	80025b0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6a1b      	ldr	r3, [r3, #32]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f000 fcdd 	bl	8002f60 <RCC_SetFlashLatencyFromMSIRange>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e343      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80025b0:	f000 fc4a 	bl	8002e48 <HAL_RCC_GetSysClockFreq>
 80025b4:	4602      	mov	r2, r0
 80025b6:	4b52      	ldr	r3, [pc, #328]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	091b      	lsrs	r3, r3, #4
 80025bc:	f003 030f 	and.w	r3, r3, #15
 80025c0:	4950      	ldr	r1, [pc, #320]	@ (8002704 <HAL_RCC_OscConfig+0x274>)
 80025c2:	5ccb      	ldrb	r3, [r1, r3]
 80025c4:	f003 031f 	and.w	r3, r3, #31
 80025c8:	fa22 f303 	lsr.w	r3, r2, r3
 80025cc:	4a4e      	ldr	r2, [pc, #312]	@ (8002708 <HAL_RCC_OscConfig+0x278>)
 80025ce:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80025d0:	4b4e      	ldr	r3, [pc, #312]	@ (800270c <HAL_RCC_OscConfig+0x27c>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7ff fb67 	bl	8001ca8 <HAL_InitTick>
 80025da:	4603      	mov	r3, r0
 80025dc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80025de:	7bfb      	ldrb	r3, [r7, #15]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d052      	beq.n	800268a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80025e4:	7bfb      	ldrb	r3, [r7, #15]
 80025e6:	e327      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d032      	beq.n	8002656 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80025f0:	4b43      	ldr	r3, [pc, #268]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a42      	ldr	r2, [pc, #264]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 80025f6:	f043 0301 	orr.w	r3, r3, #1
 80025fa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80025fc:	f7ff fba4 	bl	8001d48 <HAL_GetTick>
 8002600:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002602:	e008      	b.n	8002616 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002604:	f7ff fba0 	bl	8001d48 <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b02      	cmp	r3, #2
 8002610:	d901      	bls.n	8002616 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e310      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002616:	4b3a      	ldr	r3, [pc, #232]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	2b00      	cmp	r3, #0
 8002620:	d0f0      	beq.n	8002604 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002622:	4b37      	ldr	r3, [pc, #220]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a36      	ldr	r2, [pc, #216]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 8002628:	f043 0308 	orr.w	r3, r3, #8
 800262c:	6013      	str	r3, [r2, #0]
 800262e:	4b34      	ldr	r3, [pc, #208]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a1b      	ldr	r3, [r3, #32]
 800263a:	4931      	ldr	r1, [pc, #196]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 800263c:	4313      	orrs	r3, r2
 800263e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002640:	4b2f      	ldr	r3, [pc, #188]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	69db      	ldr	r3, [r3, #28]
 800264c:	021b      	lsls	r3, r3, #8
 800264e:	492c      	ldr	r1, [pc, #176]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 8002650:	4313      	orrs	r3, r2
 8002652:	604b      	str	r3, [r1, #4]
 8002654:	e01a      	b.n	800268c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002656:	4b2a      	ldr	r3, [pc, #168]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a29      	ldr	r2, [pc, #164]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 800265c:	f023 0301 	bic.w	r3, r3, #1
 8002660:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002662:	f7ff fb71 	bl	8001d48 <HAL_GetTick>
 8002666:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002668:	e008      	b.n	800267c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800266a:	f7ff fb6d 	bl	8001d48 <HAL_GetTick>
 800266e:	4602      	mov	r2, r0
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	1ad3      	subs	r3, r2, r3
 8002674:	2b02      	cmp	r3, #2
 8002676:	d901      	bls.n	800267c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002678:	2303      	movs	r3, #3
 800267a:	e2dd      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800267c:	4b20      	ldr	r3, [pc, #128]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0302 	and.w	r3, r3, #2
 8002684:	2b00      	cmp	r3, #0
 8002686:	d1f0      	bne.n	800266a <HAL_RCC_OscConfig+0x1da>
 8002688:	e000      	b.n	800268c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800268a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0301 	and.w	r3, r3, #1
 8002694:	2b00      	cmp	r3, #0
 8002696:	d074      	beq.n	8002782 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	2b08      	cmp	r3, #8
 800269c:	d005      	beq.n	80026aa <HAL_RCC_OscConfig+0x21a>
 800269e:	69bb      	ldr	r3, [r7, #24]
 80026a0:	2b0c      	cmp	r3, #12
 80026a2:	d10e      	bne.n	80026c2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	2b03      	cmp	r3, #3
 80026a8:	d10b      	bne.n	80026c2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026aa:	4b15      	ldr	r3, [pc, #84]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d064      	beq.n	8002780 <HAL_RCC_OscConfig+0x2f0>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d160      	bne.n	8002780 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e2ba      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026ca:	d106      	bne.n	80026da <HAL_RCC_OscConfig+0x24a>
 80026cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a0b      	ldr	r2, [pc, #44]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 80026d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026d6:	6013      	str	r3, [r2, #0]
 80026d8:	e026      	b.n	8002728 <HAL_RCC_OscConfig+0x298>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80026e2:	d115      	bne.n	8002710 <HAL_RCC_OscConfig+0x280>
 80026e4:	4b06      	ldr	r3, [pc, #24]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a05      	ldr	r2, [pc, #20]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 80026ea:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026ee:	6013      	str	r3, [r2, #0]
 80026f0:	4b03      	ldr	r3, [pc, #12]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a02      	ldr	r2, [pc, #8]	@ (8002700 <HAL_RCC_OscConfig+0x270>)
 80026f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026fa:	6013      	str	r3, [r2, #0]
 80026fc:	e014      	b.n	8002728 <HAL_RCC_OscConfig+0x298>
 80026fe:	bf00      	nop
 8002700:	40021000 	.word	0x40021000
 8002704:	08005048 	.word	0x08005048
 8002708:	20000154 	.word	0x20000154
 800270c:	20000158 	.word	0x20000158
 8002710:	4ba0      	ldr	r3, [pc, #640]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a9f      	ldr	r2, [pc, #636]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 8002716:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800271a:	6013      	str	r3, [r2, #0]
 800271c:	4b9d      	ldr	r3, [pc, #628]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a9c      	ldr	r2, [pc, #624]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 8002722:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002726:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d013      	beq.n	8002758 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002730:	f7ff fb0a 	bl	8001d48 <HAL_GetTick>
 8002734:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002736:	e008      	b.n	800274a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002738:	f7ff fb06 	bl	8001d48 <HAL_GetTick>
 800273c:	4602      	mov	r2, r0
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	2b64      	cmp	r3, #100	@ 0x64
 8002744:	d901      	bls.n	800274a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e276      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800274a:	4b92      	ldr	r3, [pc, #584]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d0f0      	beq.n	8002738 <HAL_RCC_OscConfig+0x2a8>
 8002756:	e014      	b.n	8002782 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002758:	f7ff faf6 	bl	8001d48 <HAL_GetTick>
 800275c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800275e:	e008      	b.n	8002772 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002760:	f7ff faf2 	bl	8001d48 <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	2b64      	cmp	r3, #100	@ 0x64
 800276c:	d901      	bls.n	8002772 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800276e:	2303      	movs	r3, #3
 8002770:	e262      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002772:	4b88      	ldr	r3, [pc, #544]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d1f0      	bne.n	8002760 <HAL_RCC_OscConfig+0x2d0>
 800277e:	e000      	b.n	8002782 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002780:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0302 	and.w	r3, r3, #2
 800278a:	2b00      	cmp	r3, #0
 800278c:	d060      	beq.n	8002850 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800278e:	69bb      	ldr	r3, [r7, #24]
 8002790:	2b04      	cmp	r3, #4
 8002792:	d005      	beq.n	80027a0 <HAL_RCC_OscConfig+0x310>
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	2b0c      	cmp	r3, #12
 8002798:	d119      	bne.n	80027ce <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	2b02      	cmp	r3, #2
 800279e:	d116      	bne.n	80027ce <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027a0:	4b7c      	ldr	r3, [pc, #496]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d005      	beq.n	80027b8 <HAL_RCC_OscConfig+0x328>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d101      	bne.n	80027b8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e23f      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027b8:	4b76      	ldr	r3, [pc, #472]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	691b      	ldr	r3, [r3, #16]
 80027c4:	061b      	lsls	r3, r3, #24
 80027c6:	4973      	ldr	r1, [pc, #460]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 80027c8:	4313      	orrs	r3, r2
 80027ca:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027cc:	e040      	b.n	8002850 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d023      	beq.n	800281e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027d6:	4b6f      	ldr	r3, [pc, #444]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a6e      	ldr	r2, [pc, #440]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 80027dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027e2:	f7ff fab1 	bl	8001d48 <HAL_GetTick>
 80027e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027e8:	e008      	b.n	80027fc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027ea:	f7ff faad 	bl	8001d48 <HAL_GetTick>
 80027ee:	4602      	mov	r2, r0
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	2b02      	cmp	r3, #2
 80027f6:	d901      	bls.n	80027fc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	e21d      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027fc:	4b65      	ldr	r3, [pc, #404]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002804:	2b00      	cmp	r3, #0
 8002806:	d0f0      	beq.n	80027ea <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002808:	4b62      	ldr	r3, [pc, #392]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	691b      	ldr	r3, [r3, #16]
 8002814:	061b      	lsls	r3, r3, #24
 8002816:	495f      	ldr	r1, [pc, #380]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 8002818:	4313      	orrs	r3, r2
 800281a:	604b      	str	r3, [r1, #4]
 800281c:	e018      	b.n	8002850 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800281e:	4b5d      	ldr	r3, [pc, #372]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a5c      	ldr	r2, [pc, #368]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 8002824:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002828:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282a:	f7ff fa8d 	bl	8001d48 <HAL_GetTick>
 800282e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002830:	e008      	b.n	8002844 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002832:	f7ff fa89 	bl	8001d48 <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	2b02      	cmp	r3, #2
 800283e:	d901      	bls.n	8002844 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002840:	2303      	movs	r3, #3
 8002842:	e1f9      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002844:	4b53      	ldr	r3, [pc, #332]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800284c:	2b00      	cmp	r3, #0
 800284e:	d1f0      	bne.n	8002832 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0308 	and.w	r3, r3, #8
 8002858:	2b00      	cmp	r3, #0
 800285a:	d03c      	beq.n	80028d6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	695b      	ldr	r3, [r3, #20]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d01c      	beq.n	800289e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002864:	4b4b      	ldr	r3, [pc, #300]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 8002866:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800286a:	4a4a      	ldr	r2, [pc, #296]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 800286c:	f043 0301 	orr.w	r3, r3, #1
 8002870:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002874:	f7ff fa68 	bl	8001d48 <HAL_GetTick>
 8002878:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800287a:	e008      	b.n	800288e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800287c:	f7ff fa64 	bl	8001d48 <HAL_GetTick>
 8002880:	4602      	mov	r2, r0
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	2b02      	cmp	r3, #2
 8002888:	d901      	bls.n	800288e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800288a:	2303      	movs	r3, #3
 800288c:	e1d4      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800288e:	4b41      	ldr	r3, [pc, #260]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 8002890:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002894:	f003 0302 	and.w	r3, r3, #2
 8002898:	2b00      	cmp	r3, #0
 800289a:	d0ef      	beq.n	800287c <HAL_RCC_OscConfig+0x3ec>
 800289c:	e01b      	b.n	80028d6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800289e:	4b3d      	ldr	r3, [pc, #244]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 80028a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028a4:	4a3b      	ldr	r2, [pc, #236]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 80028a6:	f023 0301 	bic.w	r3, r3, #1
 80028aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028ae:	f7ff fa4b 	bl	8001d48 <HAL_GetTick>
 80028b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028b4:	e008      	b.n	80028c8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028b6:	f7ff fa47 	bl	8001d48 <HAL_GetTick>
 80028ba:	4602      	mov	r2, r0
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	1ad3      	subs	r3, r2, r3
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d901      	bls.n	80028c8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80028c4:	2303      	movs	r3, #3
 80028c6:	e1b7      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028c8:	4b32      	ldr	r3, [pc, #200]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 80028ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028ce:	f003 0302 	and.w	r3, r3, #2
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1ef      	bne.n	80028b6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0304 	and.w	r3, r3, #4
 80028de:	2b00      	cmp	r3, #0
 80028e0:	f000 80a6 	beq.w	8002a30 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028e4:	2300      	movs	r3, #0
 80028e6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80028e8:	4b2a      	ldr	r3, [pc, #168]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 80028ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d10d      	bne.n	8002910 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028f4:	4b27      	ldr	r3, [pc, #156]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 80028f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028f8:	4a26      	ldr	r2, [pc, #152]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 80028fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002900:	4b24      	ldr	r3, [pc, #144]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 8002902:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002904:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002908:	60bb      	str	r3, [r7, #8]
 800290a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800290c:	2301      	movs	r3, #1
 800290e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002910:	4b21      	ldr	r3, [pc, #132]	@ (8002998 <HAL_RCC_OscConfig+0x508>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002918:	2b00      	cmp	r3, #0
 800291a:	d118      	bne.n	800294e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800291c:	4b1e      	ldr	r3, [pc, #120]	@ (8002998 <HAL_RCC_OscConfig+0x508>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a1d      	ldr	r2, [pc, #116]	@ (8002998 <HAL_RCC_OscConfig+0x508>)
 8002922:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002926:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002928:	f7ff fa0e 	bl	8001d48 <HAL_GetTick>
 800292c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800292e:	e008      	b.n	8002942 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002930:	f7ff fa0a 	bl	8001d48 <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	2b02      	cmp	r3, #2
 800293c:	d901      	bls.n	8002942 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e17a      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002942:	4b15      	ldr	r3, [pc, #84]	@ (8002998 <HAL_RCC_OscConfig+0x508>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800294a:	2b00      	cmp	r3, #0
 800294c:	d0f0      	beq.n	8002930 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d108      	bne.n	8002968 <HAL_RCC_OscConfig+0x4d8>
 8002956:	4b0f      	ldr	r3, [pc, #60]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 8002958:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800295c:	4a0d      	ldr	r2, [pc, #52]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 800295e:	f043 0301 	orr.w	r3, r3, #1
 8002962:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002966:	e029      	b.n	80029bc <HAL_RCC_OscConfig+0x52c>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	2b05      	cmp	r3, #5
 800296e:	d115      	bne.n	800299c <HAL_RCC_OscConfig+0x50c>
 8002970:	4b08      	ldr	r3, [pc, #32]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 8002972:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002976:	4a07      	ldr	r2, [pc, #28]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 8002978:	f043 0304 	orr.w	r3, r3, #4
 800297c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002980:	4b04      	ldr	r3, [pc, #16]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 8002982:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002986:	4a03      	ldr	r2, [pc, #12]	@ (8002994 <HAL_RCC_OscConfig+0x504>)
 8002988:	f043 0301 	orr.w	r3, r3, #1
 800298c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002990:	e014      	b.n	80029bc <HAL_RCC_OscConfig+0x52c>
 8002992:	bf00      	nop
 8002994:	40021000 	.word	0x40021000
 8002998:	40007000 	.word	0x40007000
 800299c:	4b9c      	ldr	r3, [pc, #624]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 800299e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029a2:	4a9b      	ldr	r2, [pc, #620]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 80029a4:	f023 0301 	bic.w	r3, r3, #1
 80029a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029ac:	4b98      	ldr	r3, [pc, #608]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 80029ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029b2:	4a97      	ldr	r2, [pc, #604]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 80029b4:	f023 0304 	bic.w	r3, r3, #4
 80029b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d016      	beq.n	80029f2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029c4:	f7ff f9c0 	bl	8001d48 <HAL_GetTick>
 80029c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029ca:	e00a      	b.n	80029e2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029cc:	f7ff f9bc 	bl	8001d48 <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029da:	4293      	cmp	r3, r2
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e12a      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029e2:	4b8b      	ldr	r3, [pc, #556]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 80029e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029e8:	f003 0302 	and.w	r3, r3, #2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d0ed      	beq.n	80029cc <HAL_RCC_OscConfig+0x53c>
 80029f0:	e015      	b.n	8002a1e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f2:	f7ff f9a9 	bl	8001d48 <HAL_GetTick>
 80029f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80029f8:	e00a      	b.n	8002a10 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029fa:	f7ff f9a5 	bl	8001d48 <HAL_GetTick>
 80029fe:	4602      	mov	r2, r0
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e113      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a10:	4b7f      	ldr	r3, [pc, #508]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a16:	f003 0302 	and.w	r3, r3, #2
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d1ed      	bne.n	80029fa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a1e:	7ffb      	ldrb	r3, [r7, #31]
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d105      	bne.n	8002a30 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a24:	4b7a      	ldr	r3, [pc, #488]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a28:	4a79      	ldr	r2, [pc, #484]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002a2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a2e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	f000 80fe 	beq.w	8002c36 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	f040 80d0 	bne.w	8002be4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002a44:	4b72      	ldr	r3, [pc, #456]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002a46:	68db      	ldr	r3, [r3, #12]
 8002a48:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	f003 0203 	and.w	r2, r3, #3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d130      	bne.n	8002aba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a62:	3b01      	subs	r3, #1
 8002a64:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d127      	bne.n	8002aba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a74:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d11f      	bne.n	8002aba <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002a84:	2a07      	cmp	r2, #7
 8002a86:	bf14      	ite	ne
 8002a88:	2201      	movne	r2, #1
 8002a8a:	2200      	moveq	r2, #0
 8002a8c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d113      	bne.n	8002aba <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a9c:	085b      	lsrs	r3, r3, #1
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	d109      	bne.n	8002aba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab0:	085b      	lsrs	r3, r3, #1
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d06e      	beq.n	8002b98 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002aba:	69bb      	ldr	r3, [r7, #24]
 8002abc:	2b0c      	cmp	r3, #12
 8002abe:	d069      	beq.n	8002b94 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002ac0:	4b53      	ldr	r3, [pc, #332]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d105      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002acc:	4b50      	ldr	r3, [pc, #320]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d001      	beq.n	8002adc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e0ad      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002adc:	4b4c      	ldr	r3, [pc, #304]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a4b      	ldr	r2, [pc, #300]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002ae2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ae6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ae8:	f7ff f92e 	bl	8001d48 <HAL_GetTick>
 8002aec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002aee:	e008      	b.n	8002b02 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002af0:	f7ff f92a 	bl	8001d48 <HAL_GetTick>
 8002af4:	4602      	mov	r2, r0
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b02      	cmp	r3, #2
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e09a      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b02:	4b43      	ldr	r3, [pc, #268]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1f0      	bne.n	8002af0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b0e:	4b40      	ldr	r3, [pc, #256]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002b10:	68da      	ldr	r2, [r3, #12]
 8002b12:	4b40      	ldr	r3, [pc, #256]	@ (8002c14 <HAL_RCC_OscConfig+0x784>)
 8002b14:	4013      	ands	r3, r2
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002b1e:	3a01      	subs	r2, #1
 8002b20:	0112      	lsls	r2, r2, #4
 8002b22:	4311      	orrs	r1, r2
 8002b24:	687a      	ldr	r2, [r7, #4]
 8002b26:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002b28:	0212      	lsls	r2, r2, #8
 8002b2a:	4311      	orrs	r1, r2
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002b30:	0852      	lsrs	r2, r2, #1
 8002b32:	3a01      	subs	r2, #1
 8002b34:	0552      	lsls	r2, r2, #21
 8002b36:	4311      	orrs	r1, r2
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002b3c:	0852      	lsrs	r2, r2, #1
 8002b3e:	3a01      	subs	r2, #1
 8002b40:	0652      	lsls	r2, r2, #25
 8002b42:	4311      	orrs	r1, r2
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002b48:	0912      	lsrs	r2, r2, #4
 8002b4a:	0452      	lsls	r2, r2, #17
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	4930      	ldr	r1, [pc, #192]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002b50:	4313      	orrs	r3, r2
 8002b52:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002b54:	4b2e      	ldr	r3, [pc, #184]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a2d      	ldr	r2, [pc, #180]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002b5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b5e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b60:	4b2b      	ldr	r3, [pc, #172]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	4a2a      	ldr	r2, [pc, #168]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002b66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b6a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002b6c:	f7ff f8ec 	bl	8001d48 <HAL_GetTick>
 8002b70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b72:	e008      	b.n	8002b86 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b74:	f7ff f8e8 	bl	8001d48 <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d901      	bls.n	8002b86 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e058      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b86:	4b22      	ldr	r3, [pc, #136]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d0f0      	beq.n	8002b74 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b92:	e050      	b.n	8002c36 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e04f      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b98:	4b1d      	ldr	r3, [pc, #116]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d148      	bne.n	8002c36 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002ba4:	4b1a      	ldr	r3, [pc, #104]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a19      	ldr	r2, [pc, #100]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002baa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bae:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002bb0:	4b17      	ldr	r3, [pc, #92]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	4a16      	ldr	r2, [pc, #88]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002bb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bba:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002bbc:	f7ff f8c4 	bl	8001d48 <HAL_GetTick>
 8002bc0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bc2:	e008      	b.n	8002bd6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc4:	f7ff f8c0 	bl	8001d48 <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d901      	bls.n	8002bd6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e030      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d0f0      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x734>
 8002be2:	e028      	b.n	8002c36 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002be4:	69bb      	ldr	r3, [r7, #24]
 8002be6:	2b0c      	cmp	r3, #12
 8002be8:	d023      	beq.n	8002c32 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bea:	4b09      	ldr	r3, [pc, #36]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a08      	ldr	r2, [pc, #32]	@ (8002c10 <HAL_RCC_OscConfig+0x780>)
 8002bf0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bf4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf6:	f7ff f8a7 	bl	8001d48 <HAL_GetTick>
 8002bfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bfc:	e00c      	b.n	8002c18 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bfe:	f7ff f8a3 	bl	8001d48 <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d905      	bls.n	8002c18 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e013      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
 8002c10:	40021000 	.word	0x40021000
 8002c14:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c18:	4b09      	ldr	r3, [pc, #36]	@ (8002c40 <HAL_RCC_OscConfig+0x7b0>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d1ec      	bne.n	8002bfe <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002c24:	4b06      	ldr	r3, [pc, #24]	@ (8002c40 <HAL_RCC_OscConfig+0x7b0>)
 8002c26:	68da      	ldr	r2, [r3, #12]
 8002c28:	4905      	ldr	r1, [pc, #20]	@ (8002c40 <HAL_RCC_OscConfig+0x7b0>)
 8002c2a:	4b06      	ldr	r3, [pc, #24]	@ (8002c44 <HAL_RCC_OscConfig+0x7b4>)
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	60cb      	str	r3, [r1, #12]
 8002c30:	e001      	b.n	8002c36 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e000      	b.n	8002c38 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002c36:	2300      	movs	r3, #0
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3720      	adds	r7, #32
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	40021000 	.word	0x40021000
 8002c44:	feeefffc 	.word	0xfeeefffc

08002c48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d101      	bne.n	8002c5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e0e7      	b.n	8002e2c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c5c:	4b75      	ldr	r3, [pc, #468]	@ (8002e34 <HAL_RCC_ClockConfig+0x1ec>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0307 	and.w	r3, r3, #7
 8002c64:	683a      	ldr	r2, [r7, #0]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d910      	bls.n	8002c8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c6a:	4b72      	ldr	r3, [pc, #456]	@ (8002e34 <HAL_RCC_ClockConfig+0x1ec>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f023 0207 	bic.w	r2, r3, #7
 8002c72:	4970      	ldr	r1, [pc, #448]	@ (8002e34 <HAL_RCC_ClockConfig+0x1ec>)
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c7a:	4b6e      	ldr	r3, [pc, #440]	@ (8002e34 <HAL_RCC_ClockConfig+0x1ec>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	683a      	ldr	r2, [r7, #0]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d001      	beq.n	8002c8c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e0cf      	b.n	8002e2c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0302 	and.w	r3, r3, #2
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d010      	beq.n	8002cba <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	689a      	ldr	r2, [r3, #8]
 8002c9c:	4b66      	ldr	r3, [pc, #408]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d908      	bls.n	8002cba <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ca8:	4b63      	ldr	r3, [pc, #396]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	4960      	ldr	r1, [pc, #384]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 0301 	and.w	r3, r3, #1
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d04c      	beq.n	8002d60 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	2b03      	cmp	r3, #3
 8002ccc:	d107      	bne.n	8002cde <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cce:	4b5a      	ldr	r3, [pc, #360]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d121      	bne.n	8002d1e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e0a6      	b.n	8002e2c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d107      	bne.n	8002cf6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ce6:	4b54      	ldr	r3, [pc, #336]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d115      	bne.n	8002d1e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e09a      	b.n	8002e2c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d107      	bne.n	8002d0e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cfe:	4b4e      	ldr	r3, [pc, #312]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0302 	and.w	r3, r3, #2
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d109      	bne.n	8002d1e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e08e      	b.n	8002e2c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d0e:	4b4a      	ldr	r3, [pc, #296]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d101      	bne.n	8002d1e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e086      	b.n	8002e2c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d1e:	4b46      	ldr	r3, [pc, #280]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	f023 0203 	bic.w	r2, r3, #3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	4943      	ldr	r1, [pc, #268]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d30:	f7ff f80a 	bl	8001d48 <HAL_GetTick>
 8002d34:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d36:	e00a      	b.n	8002d4e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d38:	f7ff f806 	bl	8001d48 <HAL_GetTick>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e06e      	b.n	8002e2c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d4e:	4b3a      	ldr	r3, [pc, #232]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f003 020c 	and.w	r2, r3, #12
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d1eb      	bne.n	8002d38 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0302 	and.w	r3, r3, #2
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d010      	beq.n	8002d8e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689a      	ldr	r2, [r3, #8]
 8002d70:	4b31      	ldr	r3, [pc, #196]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d208      	bcs.n	8002d8e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d7c:	4b2e      	ldr	r3, [pc, #184]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	492b      	ldr	r1, [pc, #172]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d8e:	4b29      	ldr	r3, [pc, #164]	@ (8002e34 <HAL_RCC_ClockConfig+0x1ec>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0307 	and.w	r3, r3, #7
 8002d96:	683a      	ldr	r2, [r7, #0]
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d210      	bcs.n	8002dbe <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d9c:	4b25      	ldr	r3, [pc, #148]	@ (8002e34 <HAL_RCC_ClockConfig+0x1ec>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f023 0207 	bic.w	r2, r3, #7
 8002da4:	4923      	ldr	r1, [pc, #140]	@ (8002e34 <HAL_RCC_ClockConfig+0x1ec>)
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dac:	4b21      	ldr	r3, [pc, #132]	@ (8002e34 <HAL_RCC_ClockConfig+0x1ec>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0307 	and.w	r3, r3, #7
 8002db4:	683a      	ldr	r2, [r7, #0]
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d001      	beq.n	8002dbe <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e036      	b.n	8002e2c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0304 	and.w	r3, r3, #4
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d008      	beq.n	8002ddc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dca:	4b1b      	ldr	r3, [pc, #108]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	4918      	ldr	r1, [pc, #96]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0308 	and.w	r3, r3, #8
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d009      	beq.n	8002dfc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002de8:	4b13      	ldr	r3, [pc, #76]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	691b      	ldr	r3, [r3, #16]
 8002df4:	00db      	lsls	r3, r3, #3
 8002df6:	4910      	ldr	r1, [pc, #64]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002dfc:	f000 f824 	bl	8002e48 <HAL_RCC_GetSysClockFreq>
 8002e00:	4602      	mov	r2, r0
 8002e02:	4b0d      	ldr	r3, [pc, #52]	@ (8002e38 <HAL_RCC_ClockConfig+0x1f0>)
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	091b      	lsrs	r3, r3, #4
 8002e08:	f003 030f 	and.w	r3, r3, #15
 8002e0c:	490b      	ldr	r1, [pc, #44]	@ (8002e3c <HAL_RCC_ClockConfig+0x1f4>)
 8002e0e:	5ccb      	ldrb	r3, [r1, r3]
 8002e10:	f003 031f 	and.w	r3, r3, #31
 8002e14:	fa22 f303 	lsr.w	r3, r2, r3
 8002e18:	4a09      	ldr	r2, [pc, #36]	@ (8002e40 <HAL_RCC_ClockConfig+0x1f8>)
 8002e1a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002e1c:	4b09      	ldr	r3, [pc, #36]	@ (8002e44 <HAL_RCC_ClockConfig+0x1fc>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7fe ff41 	bl	8001ca8 <HAL_InitTick>
 8002e26:	4603      	mov	r3, r0
 8002e28:	72fb      	strb	r3, [r7, #11]

  return status;
 8002e2a:	7afb      	ldrb	r3, [r7, #11]
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3710      	adds	r7, #16
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	40022000 	.word	0x40022000
 8002e38:	40021000 	.word	0x40021000
 8002e3c:	08005048 	.word	0x08005048
 8002e40:	20000154 	.word	0x20000154
 8002e44:	20000158 	.word	0x20000158

08002e48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b089      	sub	sp, #36	@ 0x24
 8002e4c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	61fb      	str	r3, [r7, #28]
 8002e52:	2300      	movs	r3, #0
 8002e54:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e56:	4b3e      	ldr	r3, [pc, #248]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	f003 030c 	and.w	r3, r3, #12
 8002e5e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e60:	4b3b      	ldr	r3, [pc, #236]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	f003 0303 	and.w	r3, r3, #3
 8002e68:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d005      	beq.n	8002e7c <HAL_RCC_GetSysClockFreq+0x34>
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	2b0c      	cmp	r3, #12
 8002e74:	d121      	bne.n	8002eba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d11e      	bne.n	8002eba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002e7c:	4b34      	ldr	r3, [pc, #208]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0308 	and.w	r3, r3, #8
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d107      	bne.n	8002e98 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002e88:	4b31      	ldr	r3, [pc, #196]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e8e:	0a1b      	lsrs	r3, r3, #8
 8002e90:	f003 030f 	and.w	r3, r3, #15
 8002e94:	61fb      	str	r3, [r7, #28]
 8002e96:	e005      	b.n	8002ea4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002e98:	4b2d      	ldr	r3, [pc, #180]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	091b      	lsrs	r3, r3, #4
 8002e9e:	f003 030f 	and.w	r3, r3, #15
 8002ea2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002ea4:	4a2b      	ldr	r2, [pc, #172]	@ (8002f54 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d10d      	bne.n	8002ed0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002eb8:	e00a      	b.n	8002ed0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	2b04      	cmp	r3, #4
 8002ebe:	d102      	bne.n	8002ec6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ec0:	4b25      	ldr	r3, [pc, #148]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x110>)
 8002ec2:	61bb      	str	r3, [r7, #24]
 8002ec4:	e004      	b.n	8002ed0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	2b08      	cmp	r3, #8
 8002eca:	d101      	bne.n	8002ed0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ecc:	4b23      	ldr	r3, [pc, #140]	@ (8002f5c <HAL_RCC_GetSysClockFreq+0x114>)
 8002ece:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	2b0c      	cmp	r3, #12
 8002ed4:	d134      	bne.n	8002f40 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002ed6:	4b1e      	ldr	r3, [pc, #120]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	f003 0303 	and.w	r3, r3, #3
 8002ede:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d003      	beq.n	8002eee <HAL_RCC_GetSysClockFreq+0xa6>
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	2b03      	cmp	r3, #3
 8002eea:	d003      	beq.n	8002ef4 <HAL_RCC_GetSysClockFreq+0xac>
 8002eec:	e005      	b.n	8002efa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002eee:	4b1a      	ldr	r3, [pc, #104]	@ (8002f58 <HAL_RCC_GetSysClockFreq+0x110>)
 8002ef0:	617b      	str	r3, [r7, #20]
      break;
 8002ef2:	e005      	b.n	8002f00 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002ef4:	4b19      	ldr	r3, [pc, #100]	@ (8002f5c <HAL_RCC_GetSysClockFreq+0x114>)
 8002ef6:	617b      	str	r3, [r7, #20]
      break;
 8002ef8:	e002      	b.n	8002f00 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	617b      	str	r3, [r7, #20]
      break;
 8002efe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f00:	4b13      	ldr	r3, [pc, #76]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	091b      	lsrs	r3, r3, #4
 8002f06:	f003 0307 	and.w	r3, r3, #7
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002f0e:	4b10      	ldr	r3, [pc, #64]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	0a1b      	lsrs	r3, r3, #8
 8002f14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f18:	697a      	ldr	r2, [r7, #20]
 8002f1a:	fb03 f202 	mul.w	r2, r3, r2
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f24:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f26:	4b0a      	ldr	r3, [pc, #40]	@ (8002f50 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	0e5b      	lsrs	r3, r3, #25
 8002f2c:	f003 0303 	and.w	r3, r3, #3
 8002f30:	3301      	adds	r3, #1
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002f36:	697a      	ldr	r2, [r7, #20]
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f3e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002f40:	69bb      	ldr	r3, [r7, #24]
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3724      	adds	r7, #36	@ 0x24
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	40021000 	.word	0x40021000
 8002f54:	08005058 	.word	0x08005058
 8002f58:	00f42400 	.word	0x00f42400
 8002f5c:	007a1200 	.word	0x007a1200

08002f60 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002f68:	2300      	movs	r3, #0
 8002f6a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002f6c:	4b2a      	ldr	r3, [pc, #168]	@ (8003018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d003      	beq.n	8002f80 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002f78:	f7ff fa26 	bl	80023c8 <HAL_PWREx_GetVoltageRange>
 8002f7c:	6178      	str	r0, [r7, #20]
 8002f7e:	e014      	b.n	8002faa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f80:	4b25      	ldr	r3, [pc, #148]	@ (8003018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f84:	4a24      	ldr	r2, [pc, #144]	@ (8003018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f8c:	4b22      	ldr	r3, [pc, #136]	@ (8003018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f94:	60fb      	str	r3, [r7, #12]
 8002f96:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002f98:	f7ff fa16 	bl	80023c8 <HAL_PWREx_GetVoltageRange>
 8002f9c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002f9e:	4b1e      	ldr	r3, [pc, #120]	@ (8003018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002fa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fa2:	4a1d      	ldr	r2, [pc, #116]	@ (8003018 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002fa4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fa8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fb0:	d10b      	bne.n	8002fca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2b80      	cmp	r3, #128	@ 0x80
 8002fb6:	d919      	bls.n	8002fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2ba0      	cmp	r3, #160	@ 0xa0
 8002fbc:	d902      	bls.n	8002fc4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002fbe:	2302      	movs	r3, #2
 8002fc0:	613b      	str	r3, [r7, #16]
 8002fc2:	e013      	b.n	8002fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	613b      	str	r3, [r7, #16]
 8002fc8:	e010      	b.n	8002fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2b80      	cmp	r3, #128	@ 0x80
 8002fce:	d902      	bls.n	8002fd6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	613b      	str	r3, [r7, #16]
 8002fd4:	e00a      	b.n	8002fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2b80      	cmp	r3, #128	@ 0x80
 8002fda:	d102      	bne.n	8002fe2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002fdc:	2302      	movs	r3, #2
 8002fde:	613b      	str	r3, [r7, #16]
 8002fe0:	e004      	b.n	8002fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2b70      	cmp	r3, #112	@ 0x70
 8002fe6:	d101      	bne.n	8002fec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002fe8:	2301      	movs	r3, #1
 8002fea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002fec:	4b0b      	ldr	r3, [pc, #44]	@ (800301c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f023 0207 	bic.w	r2, r3, #7
 8002ff4:	4909      	ldr	r1, [pc, #36]	@ (800301c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ffc:	4b07      	ldr	r3, [pc, #28]	@ (800301c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0307 	and.w	r3, r3, #7
 8003004:	693a      	ldr	r2, [r7, #16]
 8003006:	429a      	cmp	r2, r3
 8003008:	d001      	beq.n	800300e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e000      	b.n	8003010 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800300e:	2300      	movs	r3, #0
}
 8003010:	4618      	mov	r0, r3
 8003012:	3718      	adds	r7, #24
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	40021000 	.word	0x40021000
 800301c:	40022000 	.word	0x40022000

08003020 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d101      	bne.n	8003032 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e095      	b.n	800315e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003036:	2b00      	cmp	r3, #0
 8003038:	d108      	bne.n	800304c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003042:	d009      	beq.n	8003058 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	61da      	str	r2, [r3, #28]
 800304a:	e005      	b.n	8003058 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003064:	b2db      	uxtb	r3, r3
 8003066:	2b00      	cmp	r3, #0
 8003068:	d106      	bne.n	8003078 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f7fe fb58 	bl	8001728 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2202      	movs	r2, #2
 800307c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800308e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003098:	d902      	bls.n	80030a0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800309a:	2300      	movs	r3, #0
 800309c:	60fb      	str	r3, [r7, #12]
 800309e:	e002      	b.n	80030a6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80030a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80030a4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80030ae:	d007      	beq.n	80030c0 <HAL_SPI_Init+0xa0>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80030b8:	d002      	beq.n	80030c0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80030d0:	431a      	orrs	r2, r3
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	691b      	ldr	r3, [r3, #16]
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	431a      	orrs	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	695b      	ldr	r3, [r3, #20]
 80030e0:	f003 0301 	and.w	r3, r3, #1
 80030e4:	431a      	orrs	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030ee:	431a      	orrs	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	69db      	ldr	r3, [r3, #28]
 80030f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80030f8:	431a      	orrs	r2, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6a1b      	ldr	r3, [r3, #32]
 80030fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003102:	ea42 0103 	orr.w	r1, r2, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800310a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	430a      	orrs	r2, r1
 8003114:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	699b      	ldr	r3, [r3, #24]
 800311a:	0c1b      	lsrs	r3, r3, #16
 800311c:	f003 0204 	and.w	r2, r3, #4
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003124:	f003 0310 	and.w	r3, r3, #16
 8003128:	431a      	orrs	r2, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800312e:	f003 0308 	and.w	r3, r3, #8
 8003132:	431a      	orrs	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800313c:	ea42 0103 	orr.w	r1, r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	430a      	orrs	r2, r1
 800314c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003166:	b580      	push	{r7, lr}
 8003168:	b088      	sub	sp, #32
 800316a:	af00      	add	r7, sp, #0
 800316c:	60f8      	str	r0, [r7, #12]
 800316e:	60b9      	str	r1, [r7, #8]
 8003170:	603b      	str	r3, [r7, #0]
 8003172:	4613      	mov	r3, r2
 8003174:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003176:	2300      	movs	r3, #0
 8003178:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003180:	2b01      	cmp	r3, #1
 8003182:	d101      	bne.n	8003188 <HAL_SPI_Transmit+0x22>
 8003184:	2302      	movs	r3, #2
 8003186:	e15f      	b.n	8003448 <HAL_SPI_Transmit+0x2e2>
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003190:	f7fe fdda 	bl	8001d48 <HAL_GetTick>
 8003194:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003196:	88fb      	ldrh	r3, [r7, #6]
 8003198:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d002      	beq.n	80031ac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80031a6:	2302      	movs	r3, #2
 80031a8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80031aa:	e148      	b.n	800343e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d002      	beq.n	80031b8 <HAL_SPI_Transmit+0x52>
 80031b2:	88fb      	ldrh	r3, [r7, #6]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d102      	bne.n	80031be <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	77fb      	strb	r3, [r7, #31]
    goto error;
 80031bc:	e13f      	b.n	800343e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2203      	movs	r2, #3
 80031c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2200      	movs	r2, #0
 80031ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	68ba      	ldr	r2, [r7, #8]
 80031d0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	88fa      	ldrh	r2, [r7, #6]
 80031d6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	88fa      	ldrh	r2, [r7, #6]
 80031dc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2200      	movs	r2, #0
 80031e2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2200      	movs	r2, #0
 80031f0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2200      	movs	r2, #0
 80031f8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2200      	movs	r2, #0
 80031fe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003208:	d10f      	bne.n	800322a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003218:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003228:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003234:	2b40      	cmp	r3, #64	@ 0x40
 8003236:	d007      	beq.n	8003248 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003246:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003250:	d94f      	bls.n	80032f2 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d002      	beq.n	8003260 <HAL_SPI_Transmit+0xfa>
 800325a:	8afb      	ldrh	r3, [r7, #22]
 800325c:	2b01      	cmp	r3, #1
 800325e:	d142      	bne.n	80032e6 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003264:	881a      	ldrh	r2, [r3, #0]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003270:	1c9a      	adds	r2, r3, #2
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800327a:	b29b      	uxth	r3, r3
 800327c:	3b01      	subs	r3, #1
 800327e:	b29a      	uxth	r2, r3
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003284:	e02f      	b.n	80032e6 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	f003 0302 	and.w	r3, r3, #2
 8003290:	2b02      	cmp	r3, #2
 8003292:	d112      	bne.n	80032ba <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003298:	881a      	ldrh	r2, [r3, #0]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032a4:	1c9a      	adds	r2, r3, #2
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	3b01      	subs	r3, #1
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80032b8:	e015      	b.n	80032e6 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032ba:	f7fe fd45 	bl	8001d48 <HAL_GetTick>
 80032be:	4602      	mov	r2, r0
 80032c0:	69bb      	ldr	r3, [r7, #24]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	683a      	ldr	r2, [r7, #0]
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d803      	bhi.n	80032d2 <HAL_SPI_Transmit+0x16c>
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80032d0:	d102      	bne.n	80032d8 <HAL_SPI_Transmit+0x172>
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d106      	bne.n	80032e6 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80032e4:	e0ab      	b.n	800343e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d1ca      	bne.n	8003286 <HAL_SPI_Transmit+0x120>
 80032f0:	e080      	b.n	80033f4 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d002      	beq.n	8003300 <HAL_SPI_Transmit+0x19a>
 80032fa:	8afb      	ldrh	r3, [r7, #22]
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d174      	bne.n	80033ea <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003304:	b29b      	uxth	r3, r3
 8003306:	2b01      	cmp	r3, #1
 8003308:	d912      	bls.n	8003330 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800330e:	881a      	ldrh	r2, [r3, #0]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800331a:	1c9a      	adds	r2, r3, #2
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003324:	b29b      	uxth	r3, r3
 8003326:	3b02      	subs	r3, #2
 8003328:	b29a      	uxth	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800332e:	e05c      	b.n	80033ea <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	330c      	adds	r3, #12
 800333a:	7812      	ldrb	r2, [r2, #0]
 800333c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003342:	1c5a      	adds	r2, r3, #1
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800334c:	b29b      	uxth	r3, r3
 800334e:	3b01      	subs	r3, #1
 8003350:	b29a      	uxth	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003356:	e048      	b.n	80033ea <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	f003 0302 	and.w	r3, r3, #2
 8003362:	2b02      	cmp	r3, #2
 8003364:	d12b      	bne.n	80033be <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800336a:	b29b      	uxth	r3, r3
 800336c:	2b01      	cmp	r3, #1
 800336e:	d912      	bls.n	8003396 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003374:	881a      	ldrh	r2, [r3, #0]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003380:	1c9a      	adds	r2, r3, #2
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800338a:	b29b      	uxth	r3, r3
 800338c:	3b02      	subs	r3, #2
 800338e:	b29a      	uxth	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003394:	e029      	b.n	80033ea <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	330c      	adds	r3, #12
 80033a0:	7812      	ldrb	r2, [r2, #0]
 80033a2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033a8:	1c5a      	adds	r2, r3, #1
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	3b01      	subs	r3, #1
 80033b6:	b29a      	uxth	r2, r3
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80033bc:	e015      	b.n	80033ea <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80033be:	f7fe fcc3 	bl	8001d48 <HAL_GetTick>
 80033c2:	4602      	mov	r2, r0
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	683a      	ldr	r2, [r7, #0]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d803      	bhi.n	80033d6 <HAL_SPI_Transmit+0x270>
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033d4:	d102      	bne.n	80033dc <HAL_SPI_Transmit+0x276>
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d106      	bne.n	80033ea <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80033dc:	2303      	movs	r3, #3
 80033de:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80033e8:	e029      	b.n	800343e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033ee:	b29b      	uxth	r3, r3
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d1b1      	bne.n	8003358 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	6839      	ldr	r1, [r7, #0]
 80033f8:	68f8      	ldr	r0, [r7, #12]
 80033fa:	f000 fb69 	bl	8003ad0 <SPI_EndRxTxTransaction>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d002      	beq.n	800340a <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2220      	movs	r2, #32
 8003408:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d10a      	bne.n	8003428 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003412:	2300      	movs	r3, #0
 8003414:	613b      	str	r3, [r7, #16]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	613b      	str	r3, [r7, #16]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	613b      	str	r3, [r7, #16]
 8003426:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800342c:	2b00      	cmp	r3, #0
 800342e:	d002      	beq.n	8003436 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	77fb      	strb	r3, [r7, #31]
 8003434:	e003      	b.n	800343e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2201      	movs	r2, #1
 800343a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003446:	7ffb      	ldrb	r3, [r7, #31]
}
 8003448:	4618      	mov	r0, r3
 800344a:	3720      	adds	r7, #32
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}

08003450 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b08a      	sub	sp, #40	@ 0x28
 8003454:	af00      	add	r7, sp, #0
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	60b9      	str	r1, [r7, #8]
 800345a:	607a      	str	r2, [r7, #4]
 800345c:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800345e:	2301      	movs	r3, #1
 8003460:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003462:	2300      	movs	r3, #0
 8003464:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800346e:	2b01      	cmp	r3, #1
 8003470:	d101      	bne.n	8003476 <HAL_SPI_TransmitReceive+0x26>
 8003472:	2302      	movs	r3, #2
 8003474:	e20a      	b.n	800388c <HAL_SPI_TransmitReceive+0x43c>
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2201      	movs	r2, #1
 800347a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800347e:	f7fe fc63 	bl	8001d48 <HAL_GetTick>
 8003482:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800348a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003492:	887b      	ldrh	r3, [r7, #2]
 8003494:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003496:	887b      	ldrh	r3, [r7, #2]
 8003498:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800349a:	7efb      	ldrb	r3, [r7, #27]
 800349c:	2b01      	cmp	r3, #1
 800349e:	d00e      	beq.n	80034be <HAL_SPI_TransmitReceive+0x6e>
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80034a6:	d106      	bne.n	80034b6 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d102      	bne.n	80034b6 <HAL_SPI_TransmitReceive+0x66>
 80034b0:	7efb      	ldrb	r3, [r7, #27]
 80034b2:	2b04      	cmp	r3, #4
 80034b4:	d003      	beq.n	80034be <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80034b6:	2302      	movs	r3, #2
 80034b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80034bc:	e1e0      	b.n	8003880 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d005      	beq.n	80034d0 <HAL_SPI_TransmitReceive+0x80>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d002      	beq.n	80034d0 <HAL_SPI_TransmitReceive+0x80>
 80034ca:	887b      	ldrh	r3, [r7, #2]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d103      	bne.n	80034d8 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80034d6:	e1d3      	b.n	8003880 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	2b04      	cmp	r3, #4
 80034e2:	d003      	beq.n	80034ec <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	2205      	movs	r2, #5
 80034e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2200      	movs	r2, #0
 80034f0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	887a      	ldrh	r2, [r7, #2]
 80034fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	887a      	ldrh	r2, [r7, #2]
 8003504:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	68ba      	ldr	r2, [r7, #8]
 800350c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	887a      	ldrh	r2, [r7, #2]
 8003512:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	887a      	ldrh	r2, [r7, #2]
 8003518:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2200      	movs	r2, #0
 8003524:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	68db      	ldr	r3, [r3, #12]
 800352a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800352e:	d802      	bhi.n	8003536 <HAL_SPI_TransmitReceive+0xe6>
 8003530:	8a3b      	ldrh	r3, [r7, #16]
 8003532:	2b01      	cmp	r3, #1
 8003534:	d908      	bls.n	8003548 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	685a      	ldr	r2, [r3, #4]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003544:	605a      	str	r2, [r3, #4]
 8003546:	e007      	b.n	8003558 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	685a      	ldr	r2, [r3, #4]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003556:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003562:	2b40      	cmp	r3, #64	@ 0x40
 8003564:	d007      	beq.n	8003576 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003574:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800357e:	f240 8081 	bls.w	8003684 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d002      	beq.n	8003590 <HAL_SPI_TransmitReceive+0x140>
 800358a:	8a7b      	ldrh	r3, [r7, #18]
 800358c:	2b01      	cmp	r3, #1
 800358e:	d16d      	bne.n	800366c <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003594:	881a      	ldrh	r2, [r3, #0]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a0:	1c9a      	adds	r2, r3, #2
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	3b01      	subs	r3, #1
 80035ae:	b29a      	uxth	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035b4:	e05a      	b.n	800366c <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	f003 0302 	and.w	r3, r3, #2
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d11b      	bne.n	80035fc <HAL_SPI_TransmitReceive+0x1ac>
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d016      	beq.n	80035fc <HAL_SPI_TransmitReceive+0x1ac>
 80035ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d113      	bne.n	80035fc <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035d8:	881a      	ldrh	r2, [r3, #0]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035e4:	1c9a      	adds	r2, r3, #2
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	3b01      	subs	r3, #1
 80035f2:	b29a      	uxth	r2, r3
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80035f8:	2300      	movs	r3, #0
 80035fa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	2b01      	cmp	r3, #1
 8003608:	d11c      	bne.n	8003644 <HAL_SPI_TransmitReceive+0x1f4>
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003610:	b29b      	uxth	r3, r3
 8003612:	2b00      	cmp	r3, #0
 8003614:	d016      	beq.n	8003644 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	68da      	ldr	r2, [r3, #12]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003620:	b292      	uxth	r2, r2
 8003622:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003628:	1c9a      	adds	r2, r3, #2
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003634:	b29b      	uxth	r3, r3
 8003636:	3b01      	subs	r3, #1
 8003638:	b29a      	uxth	r2, r3
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003640:	2301      	movs	r3, #1
 8003642:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003644:	f7fe fb80 	bl	8001d48 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003650:	429a      	cmp	r2, r3
 8003652:	d80b      	bhi.n	800366c <HAL_SPI_TransmitReceive+0x21c>
 8003654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003656:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800365a:	d007      	beq.n	800366c <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2201      	movs	r2, #1
 8003666:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800366a:	e109      	b.n	8003880 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003670:	b29b      	uxth	r3, r3
 8003672:	2b00      	cmp	r3, #0
 8003674:	d19f      	bne.n	80035b6 <HAL_SPI_TransmitReceive+0x166>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800367c:	b29b      	uxth	r3, r3
 800367e:	2b00      	cmp	r3, #0
 8003680:	d199      	bne.n	80035b6 <HAL_SPI_TransmitReceive+0x166>
 8003682:	e0e3      	b.n	800384c <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d003      	beq.n	8003694 <HAL_SPI_TransmitReceive+0x244>
 800368c:	8a7b      	ldrh	r3, [r7, #18]
 800368e:	2b01      	cmp	r3, #1
 8003690:	f040 80cf 	bne.w	8003832 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003698:	b29b      	uxth	r3, r3
 800369a:	2b01      	cmp	r3, #1
 800369c:	d912      	bls.n	80036c4 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036a2:	881a      	ldrh	r2, [r3, #0]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036ae:	1c9a      	adds	r2, r3, #2
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	3b02      	subs	r3, #2
 80036bc:	b29a      	uxth	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80036c2:	e0b6      	b.n	8003832 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	330c      	adds	r3, #12
 80036ce:	7812      	ldrb	r2, [r2, #0]
 80036d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036d6:	1c5a      	adds	r2, r3, #1
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	3b01      	subs	r3, #1
 80036e4:	b29a      	uxth	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036ea:	e0a2      	b.n	8003832 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f003 0302 	and.w	r3, r3, #2
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d134      	bne.n	8003764 <HAL_SPI_TransmitReceive+0x314>
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036fe:	b29b      	uxth	r3, r3
 8003700:	2b00      	cmp	r3, #0
 8003702:	d02f      	beq.n	8003764 <HAL_SPI_TransmitReceive+0x314>
 8003704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003706:	2b01      	cmp	r3, #1
 8003708:	d12c      	bne.n	8003764 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800370e:	b29b      	uxth	r3, r3
 8003710:	2b01      	cmp	r3, #1
 8003712:	d912      	bls.n	800373a <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003718:	881a      	ldrh	r2, [r3, #0]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003724:	1c9a      	adds	r2, r3, #2
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800372e:	b29b      	uxth	r3, r3
 8003730:	3b02      	subs	r3, #2
 8003732:	b29a      	uxth	r2, r3
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003738:	e012      	b.n	8003760 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	330c      	adds	r3, #12
 8003744:	7812      	ldrb	r2, [r2, #0]
 8003746:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800374c:	1c5a      	adds	r2, r3, #1
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003756:	b29b      	uxth	r3, r3
 8003758:	3b01      	subs	r3, #1
 800375a:	b29a      	uxth	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003760:	2300      	movs	r3, #0
 8003762:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b01      	cmp	r3, #1
 8003770:	d148      	bne.n	8003804 <HAL_SPI_TransmitReceive+0x3b4>
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003778:	b29b      	uxth	r3, r3
 800377a:	2b00      	cmp	r3, #0
 800377c:	d042      	beq.n	8003804 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003784:	b29b      	uxth	r3, r3
 8003786:	2b01      	cmp	r3, #1
 8003788:	d923      	bls.n	80037d2 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68da      	ldr	r2, [r3, #12]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003794:	b292      	uxth	r2, r2
 8003796:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379c:	1c9a      	adds	r2, r3, #2
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	3b02      	subs	r3, #2
 80037ac:	b29a      	uxth	r2, r3
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80037ba:	b29b      	uxth	r3, r3
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d81f      	bhi.n	8003800 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	685a      	ldr	r2, [r3, #4]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80037ce:	605a      	str	r2, [r3, #4]
 80037d0:	e016      	b.n	8003800 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f103 020c 	add.w	r2, r3, #12
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037de:	7812      	ldrb	r2, [r2, #0]
 80037e0:	b2d2      	uxtb	r2, r2
 80037e2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e8:	1c5a      	adds	r2, r3, #1
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	3b01      	subs	r3, #1
 80037f8:	b29a      	uxth	r2, r3
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003800:	2301      	movs	r3, #1
 8003802:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003804:	f7fe faa0 	bl	8001d48 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003810:	429a      	cmp	r2, r3
 8003812:	d803      	bhi.n	800381c <HAL_SPI_TransmitReceive+0x3cc>
 8003814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003816:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800381a:	d102      	bne.n	8003822 <HAL_SPI_TransmitReceive+0x3d2>
 800381c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800381e:	2b00      	cmp	r3, #0
 8003820:	d107      	bne.n	8003832 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8003830:	e026      	b.n	8003880 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003836:	b29b      	uxth	r3, r3
 8003838:	2b00      	cmp	r3, #0
 800383a:	f47f af57 	bne.w	80036ec <HAL_SPI_TransmitReceive+0x29c>
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003844:	b29b      	uxth	r3, r3
 8003846:	2b00      	cmp	r3, #0
 8003848:	f47f af50 	bne.w	80036ec <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800384c:	69fa      	ldr	r2, [r7, #28]
 800384e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003850:	68f8      	ldr	r0, [r7, #12]
 8003852:	f000 f93d 	bl	8003ad0 <SPI_EndRxTxTransaction>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d005      	beq.n	8003868 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2220      	movs	r2, #32
 8003866:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800386c:	2b00      	cmp	r3, #0
 800386e:	d003      	beq.n	8003878 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003876:	e003      	b.n	8003880 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003888:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800388c:	4618      	mov	r0, r3
 800388e:	3728      	adds	r7, #40	@ 0x28
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}

08003894 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b088      	sub	sp, #32
 8003898:	af00      	add	r7, sp, #0
 800389a:	60f8      	str	r0, [r7, #12]
 800389c:	60b9      	str	r1, [r7, #8]
 800389e:	603b      	str	r3, [r7, #0]
 80038a0:	4613      	mov	r3, r2
 80038a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80038a4:	f7fe fa50 	bl	8001d48 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ac:	1a9b      	subs	r3, r3, r2
 80038ae:	683a      	ldr	r2, [r7, #0]
 80038b0:	4413      	add	r3, r2
 80038b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80038b4:	f7fe fa48 	bl	8001d48 <HAL_GetTick>
 80038b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80038ba:	4b39      	ldr	r3, [pc, #228]	@ (80039a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	015b      	lsls	r3, r3, #5
 80038c0:	0d1b      	lsrs	r3, r3, #20
 80038c2:	69fa      	ldr	r2, [r7, #28]
 80038c4:	fb02 f303 	mul.w	r3, r2, r3
 80038c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038ca:	e054      	b.n	8003976 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038d2:	d050      	beq.n	8003976 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80038d4:	f7fe fa38 	bl	8001d48 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	69bb      	ldr	r3, [r7, #24]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	69fa      	ldr	r2, [r7, #28]
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d902      	bls.n	80038ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d13d      	bne.n	8003966 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	685a      	ldr	r2, [r3, #4]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80038f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003902:	d111      	bne.n	8003928 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800390c:	d004      	beq.n	8003918 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003916:	d107      	bne.n	8003928 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003926:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800392c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003930:	d10f      	bne.n	8003952 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003940:	601a      	str	r2, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003950:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2201      	movs	r2, #1
 8003956:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e017      	b.n	8003996 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d101      	bne.n	8003970 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800396c:	2300      	movs	r3, #0
 800396e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	3b01      	subs	r3, #1
 8003974:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	689a      	ldr	r2, [r3, #8]
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	4013      	ands	r3, r2
 8003980:	68ba      	ldr	r2, [r7, #8]
 8003982:	429a      	cmp	r2, r3
 8003984:	bf0c      	ite	eq
 8003986:	2301      	moveq	r3, #1
 8003988:	2300      	movne	r3, #0
 800398a:	b2db      	uxtb	r3, r3
 800398c:	461a      	mov	r2, r3
 800398e:	79fb      	ldrb	r3, [r7, #7]
 8003990:	429a      	cmp	r2, r3
 8003992:	d19b      	bne.n	80038cc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3720      	adds	r7, #32
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	20000154 	.word	0x20000154

080039a4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b08a      	sub	sp, #40	@ 0x28
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	607a      	str	r2, [r7, #4]
 80039b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80039b2:	2300      	movs	r3, #0
 80039b4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80039b6:	f7fe f9c7 	bl	8001d48 <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039be:	1a9b      	subs	r3, r3, r2
 80039c0:	683a      	ldr	r2, [r7, #0]
 80039c2:	4413      	add	r3, r2
 80039c4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80039c6:	f7fe f9bf 	bl	8001d48 <HAL_GetTick>
 80039ca:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	330c      	adds	r3, #12
 80039d2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80039d4:	4b3d      	ldr	r3, [pc, #244]	@ (8003acc <SPI_WaitFifoStateUntilTimeout+0x128>)
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	4613      	mov	r3, r2
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	4413      	add	r3, r2
 80039de:	00da      	lsls	r2, r3, #3
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	0d1b      	lsrs	r3, r3, #20
 80039e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039e6:	fb02 f303 	mul.w	r3, r2, r3
 80039ea:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80039ec:	e060      	b.n	8003ab0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80039f4:	d107      	bne.n	8003a06 <SPI_WaitFifoStateUntilTimeout+0x62>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d104      	bne.n	8003a06 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003a04:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a0c:	d050      	beq.n	8003ab0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a0e:	f7fe f99b 	bl	8001d48 <HAL_GetTick>
 8003a12:	4602      	mov	r2, r0
 8003a14:	6a3b      	ldr	r3, [r7, #32]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	d902      	bls.n	8003a24 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d13d      	bne.n	8003aa0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	685a      	ldr	r2, [r3, #4]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003a32:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a3c:	d111      	bne.n	8003a62 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a46:	d004      	beq.n	8003a52 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a50:	d107      	bne.n	8003a62 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a60:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a6a:	d10f      	bne.n	8003a8c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a7a:	601a      	str	r2, [r3, #0]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a8a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e010      	b.n	8003ac2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003aa0:	69bb      	ldr	r3, [r7, #24]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d101      	bne.n	8003aaa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	3b01      	subs	r3, #1
 8003aae:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	689a      	ldr	r2, [r3, #8]
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	4013      	ands	r3, r2
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d196      	bne.n	80039ee <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003ac0:	2300      	movs	r3, #0
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3728      	adds	r7, #40	@ 0x28
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	20000154 	.word	0x20000154

08003ad0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b086      	sub	sp, #24
 8003ad4:	af02      	add	r7, sp, #8
 8003ad6:	60f8      	str	r0, [r7, #12]
 8003ad8:	60b9      	str	r1, [r7, #8]
 8003ada:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	9300      	str	r3, [sp, #0]
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003ae8:	68f8      	ldr	r0, [r7, #12]
 8003aea:	f7ff ff5b 	bl	80039a4 <SPI_WaitFifoStateUntilTimeout>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d007      	beq.n	8003b04 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003af8:	f043 0220 	orr.w	r2, r3, #32
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e027      	b.n	8003b54 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	9300      	str	r3, [sp, #0]
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	2180      	movs	r1, #128	@ 0x80
 8003b0e:	68f8      	ldr	r0, [r7, #12]
 8003b10:	f7ff fec0 	bl	8003894 <SPI_WaitFlagStateUntilTimeout>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d007      	beq.n	8003b2a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b1e:	f043 0220 	orr.w	r2, r3, #32
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e014      	b.n	8003b54 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	9300      	str	r3, [sp, #0]
 8003b2e:	68bb      	ldr	r3, [r7, #8]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003b36:	68f8      	ldr	r0, [r7, #12]
 8003b38:	f7ff ff34 	bl	80039a4 <SPI_WaitFifoStateUntilTimeout>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d007      	beq.n	8003b52 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b46:	f043 0220 	orr.w	r2, r3, #32
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e000      	b.n	8003b54 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003b52:	2300      	movs	r3, #0
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3710      	adds	r7, #16
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <malloc>:
 8003b5c:	4b02      	ldr	r3, [pc, #8]	@ (8003b68 <malloc+0xc>)
 8003b5e:	4601      	mov	r1, r0
 8003b60:	6818      	ldr	r0, [r3, #0]
 8003b62:	f000 b82d 	b.w	8003bc0 <_malloc_r>
 8003b66:	bf00      	nop
 8003b68:	2000016c 	.word	0x2000016c

08003b6c <free>:
 8003b6c:	4b02      	ldr	r3, [pc, #8]	@ (8003b78 <free+0xc>)
 8003b6e:	4601      	mov	r1, r0
 8003b70:	6818      	ldr	r0, [r3, #0]
 8003b72:	f000 ba6b 	b.w	800404c <_free_r>
 8003b76:	bf00      	nop
 8003b78:	2000016c 	.word	0x2000016c

08003b7c <sbrk_aligned>:
 8003b7c:	b570      	push	{r4, r5, r6, lr}
 8003b7e:	4e0f      	ldr	r6, [pc, #60]	@ (8003bbc <sbrk_aligned+0x40>)
 8003b80:	460c      	mov	r4, r1
 8003b82:	6831      	ldr	r1, [r6, #0]
 8003b84:	4605      	mov	r5, r0
 8003b86:	b911      	cbnz	r1, 8003b8e <sbrk_aligned+0x12>
 8003b88:	f000 fa14 	bl	8003fb4 <_sbrk_r>
 8003b8c:	6030      	str	r0, [r6, #0]
 8003b8e:	4621      	mov	r1, r4
 8003b90:	4628      	mov	r0, r5
 8003b92:	f000 fa0f 	bl	8003fb4 <_sbrk_r>
 8003b96:	1c43      	adds	r3, r0, #1
 8003b98:	d103      	bne.n	8003ba2 <sbrk_aligned+0x26>
 8003b9a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003b9e:	4620      	mov	r0, r4
 8003ba0:	bd70      	pop	{r4, r5, r6, pc}
 8003ba2:	1cc4      	adds	r4, r0, #3
 8003ba4:	f024 0403 	bic.w	r4, r4, #3
 8003ba8:	42a0      	cmp	r0, r4
 8003baa:	d0f8      	beq.n	8003b9e <sbrk_aligned+0x22>
 8003bac:	1a21      	subs	r1, r4, r0
 8003bae:	4628      	mov	r0, r5
 8003bb0:	f000 fa00 	bl	8003fb4 <_sbrk_r>
 8003bb4:	3001      	adds	r0, #1
 8003bb6:	d1f2      	bne.n	8003b9e <sbrk_aligned+0x22>
 8003bb8:	e7ef      	b.n	8003b9a <sbrk_aligned+0x1e>
 8003bba:	bf00      	nop
 8003bbc:	2000037c 	.word	0x2000037c

08003bc0 <_malloc_r>:
 8003bc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003bc4:	1ccd      	adds	r5, r1, #3
 8003bc6:	f025 0503 	bic.w	r5, r5, #3
 8003bca:	3508      	adds	r5, #8
 8003bcc:	2d0c      	cmp	r5, #12
 8003bce:	bf38      	it	cc
 8003bd0:	250c      	movcc	r5, #12
 8003bd2:	2d00      	cmp	r5, #0
 8003bd4:	4606      	mov	r6, r0
 8003bd6:	db01      	blt.n	8003bdc <_malloc_r+0x1c>
 8003bd8:	42a9      	cmp	r1, r5
 8003bda:	d904      	bls.n	8003be6 <_malloc_r+0x26>
 8003bdc:	230c      	movs	r3, #12
 8003bde:	6033      	str	r3, [r6, #0]
 8003be0:	2000      	movs	r0, #0
 8003be2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003be6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003cbc <_malloc_r+0xfc>
 8003bea:	f000 f869 	bl	8003cc0 <__malloc_lock>
 8003bee:	f8d8 3000 	ldr.w	r3, [r8]
 8003bf2:	461c      	mov	r4, r3
 8003bf4:	bb44      	cbnz	r4, 8003c48 <_malloc_r+0x88>
 8003bf6:	4629      	mov	r1, r5
 8003bf8:	4630      	mov	r0, r6
 8003bfa:	f7ff ffbf 	bl	8003b7c <sbrk_aligned>
 8003bfe:	1c43      	adds	r3, r0, #1
 8003c00:	4604      	mov	r4, r0
 8003c02:	d158      	bne.n	8003cb6 <_malloc_r+0xf6>
 8003c04:	f8d8 4000 	ldr.w	r4, [r8]
 8003c08:	4627      	mov	r7, r4
 8003c0a:	2f00      	cmp	r7, #0
 8003c0c:	d143      	bne.n	8003c96 <_malloc_r+0xd6>
 8003c0e:	2c00      	cmp	r4, #0
 8003c10:	d04b      	beq.n	8003caa <_malloc_r+0xea>
 8003c12:	6823      	ldr	r3, [r4, #0]
 8003c14:	4639      	mov	r1, r7
 8003c16:	4630      	mov	r0, r6
 8003c18:	eb04 0903 	add.w	r9, r4, r3
 8003c1c:	f000 f9ca 	bl	8003fb4 <_sbrk_r>
 8003c20:	4581      	cmp	r9, r0
 8003c22:	d142      	bne.n	8003caa <_malloc_r+0xea>
 8003c24:	6821      	ldr	r1, [r4, #0]
 8003c26:	1a6d      	subs	r5, r5, r1
 8003c28:	4629      	mov	r1, r5
 8003c2a:	4630      	mov	r0, r6
 8003c2c:	f7ff ffa6 	bl	8003b7c <sbrk_aligned>
 8003c30:	3001      	adds	r0, #1
 8003c32:	d03a      	beq.n	8003caa <_malloc_r+0xea>
 8003c34:	6823      	ldr	r3, [r4, #0]
 8003c36:	442b      	add	r3, r5
 8003c38:	6023      	str	r3, [r4, #0]
 8003c3a:	f8d8 3000 	ldr.w	r3, [r8]
 8003c3e:	685a      	ldr	r2, [r3, #4]
 8003c40:	bb62      	cbnz	r2, 8003c9c <_malloc_r+0xdc>
 8003c42:	f8c8 7000 	str.w	r7, [r8]
 8003c46:	e00f      	b.n	8003c68 <_malloc_r+0xa8>
 8003c48:	6822      	ldr	r2, [r4, #0]
 8003c4a:	1b52      	subs	r2, r2, r5
 8003c4c:	d420      	bmi.n	8003c90 <_malloc_r+0xd0>
 8003c4e:	2a0b      	cmp	r2, #11
 8003c50:	d917      	bls.n	8003c82 <_malloc_r+0xc2>
 8003c52:	1961      	adds	r1, r4, r5
 8003c54:	42a3      	cmp	r3, r4
 8003c56:	6025      	str	r5, [r4, #0]
 8003c58:	bf18      	it	ne
 8003c5a:	6059      	strne	r1, [r3, #4]
 8003c5c:	6863      	ldr	r3, [r4, #4]
 8003c5e:	bf08      	it	eq
 8003c60:	f8c8 1000 	streq.w	r1, [r8]
 8003c64:	5162      	str	r2, [r4, r5]
 8003c66:	604b      	str	r3, [r1, #4]
 8003c68:	4630      	mov	r0, r6
 8003c6a:	f000 f82f 	bl	8003ccc <__malloc_unlock>
 8003c6e:	f104 000b 	add.w	r0, r4, #11
 8003c72:	1d23      	adds	r3, r4, #4
 8003c74:	f020 0007 	bic.w	r0, r0, #7
 8003c78:	1ac2      	subs	r2, r0, r3
 8003c7a:	bf1c      	itt	ne
 8003c7c:	1a1b      	subne	r3, r3, r0
 8003c7e:	50a3      	strne	r3, [r4, r2]
 8003c80:	e7af      	b.n	8003be2 <_malloc_r+0x22>
 8003c82:	6862      	ldr	r2, [r4, #4]
 8003c84:	42a3      	cmp	r3, r4
 8003c86:	bf0c      	ite	eq
 8003c88:	f8c8 2000 	streq.w	r2, [r8]
 8003c8c:	605a      	strne	r2, [r3, #4]
 8003c8e:	e7eb      	b.n	8003c68 <_malloc_r+0xa8>
 8003c90:	4623      	mov	r3, r4
 8003c92:	6864      	ldr	r4, [r4, #4]
 8003c94:	e7ae      	b.n	8003bf4 <_malloc_r+0x34>
 8003c96:	463c      	mov	r4, r7
 8003c98:	687f      	ldr	r7, [r7, #4]
 8003c9a:	e7b6      	b.n	8003c0a <_malloc_r+0x4a>
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	42a3      	cmp	r3, r4
 8003ca2:	d1fb      	bne.n	8003c9c <_malloc_r+0xdc>
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	6053      	str	r3, [r2, #4]
 8003ca8:	e7de      	b.n	8003c68 <_malloc_r+0xa8>
 8003caa:	230c      	movs	r3, #12
 8003cac:	6033      	str	r3, [r6, #0]
 8003cae:	4630      	mov	r0, r6
 8003cb0:	f000 f80c 	bl	8003ccc <__malloc_unlock>
 8003cb4:	e794      	b.n	8003be0 <_malloc_r+0x20>
 8003cb6:	6005      	str	r5, [r0, #0]
 8003cb8:	e7d6      	b.n	8003c68 <_malloc_r+0xa8>
 8003cba:	bf00      	nop
 8003cbc:	20000380 	.word	0x20000380

08003cc0 <__malloc_lock>:
 8003cc0:	4801      	ldr	r0, [pc, #4]	@ (8003cc8 <__malloc_lock+0x8>)
 8003cc2:	f000 b9b2 	b.w	800402a <__retarget_lock_acquire_recursive>
 8003cc6:	bf00      	nop
 8003cc8:	200004c0 	.word	0x200004c0

08003ccc <__malloc_unlock>:
 8003ccc:	4801      	ldr	r0, [pc, #4]	@ (8003cd4 <__malloc_unlock+0x8>)
 8003cce:	f000 b9ad 	b.w	800402c <__retarget_lock_release_recursive>
 8003cd2:	bf00      	nop
 8003cd4:	200004c0 	.word	0x200004c0

08003cd8 <siprintf>:
 8003cd8:	b40e      	push	{r1, r2, r3}
 8003cda:	b500      	push	{lr}
 8003cdc:	b09c      	sub	sp, #112	@ 0x70
 8003cde:	ab1d      	add	r3, sp, #116	@ 0x74
 8003ce0:	9002      	str	r0, [sp, #8]
 8003ce2:	9006      	str	r0, [sp, #24]
 8003ce4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003ce8:	4809      	ldr	r0, [pc, #36]	@ (8003d10 <siprintf+0x38>)
 8003cea:	9107      	str	r1, [sp, #28]
 8003cec:	9104      	str	r1, [sp, #16]
 8003cee:	4909      	ldr	r1, [pc, #36]	@ (8003d14 <siprintf+0x3c>)
 8003cf0:	f853 2b04 	ldr.w	r2, [r3], #4
 8003cf4:	9105      	str	r1, [sp, #20]
 8003cf6:	6800      	ldr	r0, [r0, #0]
 8003cf8:	9301      	str	r3, [sp, #4]
 8003cfa:	a902      	add	r1, sp, #8
 8003cfc:	f000 fa4c 	bl	8004198 <_svfiprintf_r>
 8003d00:	9b02      	ldr	r3, [sp, #8]
 8003d02:	2200      	movs	r2, #0
 8003d04:	701a      	strb	r2, [r3, #0]
 8003d06:	b01c      	add	sp, #112	@ 0x70
 8003d08:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d0c:	b003      	add	sp, #12
 8003d0e:	4770      	bx	lr
 8003d10:	2000016c 	.word	0x2000016c
 8003d14:	ffff0208 	.word	0xffff0208

08003d18 <std>:
 8003d18:	2300      	movs	r3, #0
 8003d1a:	b510      	push	{r4, lr}
 8003d1c:	4604      	mov	r4, r0
 8003d1e:	e9c0 3300 	strd	r3, r3, [r0]
 8003d22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003d26:	6083      	str	r3, [r0, #8]
 8003d28:	8181      	strh	r1, [r0, #12]
 8003d2a:	6643      	str	r3, [r0, #100]	@ 0x64
 8003d2c:	81c2      	strh	r2, [r0, #14]
 8003d2e:	6183      	str	r3, [r0, #24]
 8003d30:	4619      	mov	r1, r3
 8003d32:	2208      	movs	r2, #8
 8003d34:	305c      	adds	r0, #92	@ 0x5c
 8003d36:	f000 f934 	bl	8003fa2 <memset>
 8003d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8003d70 <std+0x58>)
 8003d3c:	6263      	str	r3, [r4, #36]	@ 0x24
 8003d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d74 <std+0x5c>)
 8003d40:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003d42:	4b0d      	ldr	r3, [pc, #52]	@ (8003d78 <std+0x60>)
 8003d44:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003d46:	4b0d      	ldr	r3, [pc, #52]	@ (8003d7c <std+0x64>)
 8003d48:	6323      	str	r3, [r4, #48]	@ 0x30
 8003d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003d80 <std+0x68>)
 8003d4c:	6224      	str	r4, [r4, #32]
 8003d4e:	429c      	cmp	r4, r3
 8003d50:	d006      	beq.n	8003d60 <std+0x48>
 8003d52:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003d56:	4294      	cmp	r4, r2
 8003d58:	d002      	beq.n	8003d60 <std+0x48>
 8003d5a:	33d0      	adds	r3, #208	@ 0xd0
 8003d5c:	429c      	cmp	r4, r3
 8003d5e:	d105      	bne.n	8003d6c <std+0x54>
 8003d60:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003d64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d68:	f000 b95e 	b.w	8004028 <__retarget_lock_init_recursive>
 8003d6c:	bd10      	pop	{r4, pc}
 8003d6e:	bf00      	nop
 8003d70:	08004a89 	.word	0x08004a89
 8003d74:	08004aab 	.word	0x08004aab
 8003d78:	08004ae3 	.word	0x08004ae3
 8003d7c:	08004b07 	.word	0x08004b07
 8003d80:	20000384 	.word	0x20000384

08003d84 <stdio_exit_handler>:
 8003d84:	4a02      	ldr	r2, [pc, #8]	@ (8003d90 <stdio_exit_handler+0xc>)
 8003d86:	4903      	ldr	r1, [pc, #12]	@ (8003d94 <stdio_exit_handler+0x10>)
 8003d88:	4803      	ldr	r0, [pc, #12]	@ (8003d98 <stdio_exit_handler+0x14>)
 8003d8a:	f000 b869 	b.w	8003e60 <_fwalk_sglue>
 8003d8e:	bf00      	nop
 8003d90:	20000160 	.word	0x20000160
 8003d94:	08004a39 	.word	0x08004a39
 8003d98:	20000170 	.word	0x20000170

08003d9c <cleanup_stdio>:
 8003d9c:	6841      	ldr	r1, [r0, #4]
 8003d9e:	4b0c      	ldr	r3, [pc, #48]	@ (8003dd0 <cleanup_stdio+0x34>)
 8003da0:	4299      	cmp	r1, r3
 8003da2:	b510      	push	{r4, lr}
 8003da4:	4604      	mov	r4, r0
 8003da6:	d001      	beq.n	8003dac <cleanup_stdio+0x10>
 8003da8:	f000 fe46 	bl	8004a38 <_fflush_r>
 8003dac:	68a1      	ldr	r1, [r4, #8]
 8003dae:	4b09      	ldr	r3, [pc, #36]	@ (8003dd4 <cleanup_stdio+0x38>)
 8003db0:	4299      	cmp	r1, r3
 8003db2:	d002      	beq.n	8003dba <cleanup_stdio+0x1e>
 8003db4:	4620      	mov	r0, r4
 8003db6:	f000 fe3f 	bl	8004a38 <_fflush_r>
 8003dba:	68e1      	ldr	r1, [r4, #12]
 8003dbc:	4b06      	ldr	r3, [pc, #24]	@ (8003dd8 <cleanup_stdio+0x3c>)
 8003dbe:	4299      	cmp	r1, r3
 8003dc0:	d004      	beq.n	8003dcc <cleanup_stdio+0x30>
 8003dc2:	4620      	mov	r0, r4
 8003dc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003dc8:	f000 be36 	b.w	8004a38 <_fflush_r>
 8003dcc:	bd10      	pop	{r4, pc}
 8003dce:	bf00      	nop
 8003dd0:	20000384 	.word	0x20000384
 8003dd4:	200003ec 	.word	0x200003ec
 8003dd8:	20000454 	.word	0x20000454

08003ddc <global_stdio_init.part.0>:
 8003ddc:	b510      	push	{r4, lr}
 8003dde:	4b0b      	ldr	r3, [pc, #44]	@ (8003e0c <global_stdio_init.part.0+0x30>)
 8003de0:	4c0b      	ldr	r4, [pc, #44]	@ (8003e10 <global_stdio_init.part.0+0x34>)
 8003de2:	4a0c      	ldr	r2, [pc, #48]	@ (8003e14 <global_stdio_init.part.0+0x38>)
 8003de4:	601a      	str	r2, [r3, #0]
 8003de6:	4620      	mov	r0, r4
 8003de8:	2200      	movs	r2, #0
 8003dea:	2104      	movs	r1, #4
 8003dec:	f7ff ff94 	bl	8003d18 <std>
 8003df0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003df4:	2201      	movs	r2, #1
 8003df6:	2109      	movs	r1, #9
 8003df8:	f7ff ff8e 	bl	8003d18 <std>
 8003dfc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003e00:	2202      	movs	r2, #2
 8003e02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e06:	2112      	movs	r1, #18
 8003e08:	f7ff bf86 	b.w	8003d18 <std>
 8003e0c:	200004bc 	.word	0x200004bc
 8003e10:	20000384 	.word	0x20000384
 8003e14:	08003d85 	.word	0x08003d85

08003e18 <__sfp_lock_acquire>:
 8003e18:	4801      	ldr	r0, [pc, #4]	@ (8003e20 <__sfp_lock_acquire+0x8>)
 8003e1a:	f000 b906 	b.w	800402a <__retarget_lock_acquire_recursive>
 8003e1e:	bf00      	nop
 8003e20:	200004c1 	.word	0x200004c1

08003e24 <__sfp_lock_release>:
 8003e24:	4801      	ldr	r0, [pc, #4]	@ (8003e2c <__sfp_lock_release+0x8>)
 8003e26:	f000 b901 	b.w	800402c <__retarget_lock_release_recursive>
 8003e2a:	bf00      	nop
 8003e2c:	200004c1 	.word	0x200004c1

08003e30 <__sinit>:
 8003e30:	b510      	push	{r4, lr}
 8003e32:	4604      	mov	r4, r0
 8003e34:	f7ff fff0 	bl	8003e18 <__sfp_lock_acquire>
 8003e38:	6a23      	ldr	r3, [r4, #32]
 8003e3a:	b11b      	cbz	r3, 8003e44 <__sinit+0x14>
 8003e3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e40:	f7ff bff0 	b.w	8003e24 <__sfp_lock_release>
 8003e44:	4b04      	ldr	r3, [pc, #16]	@ (8003e58 <__sinit+0x28>)
 8003e46:	6223      	str	r3, [r4, #32]
 8003e48:	4b04      	ldr	r3, [pc, #16]	@ (8003e5c <__sinit+0x2c>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d1f5      	bne.n	8003e3c <__sinit+0xc>
 8003e50:	f7ff ffc4 	bl	8003ddc <global_stdio_init.part.0>
 8003e54:	e7f2      	b.n	8003e3c <__sinit+0xc>
 8003e56:	bf00      	nop
 8003e58:	08003d9d 	.word	0x08003d9d
 8003e5c:	200004bc 	.word	0x200004bc

08003e60 <_fwalk_sglue>:
 8003e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e64:	4607      	mov	r7, r0
 8003e66:	4688      	mov	r8, r1
 8003e68:	4614      	mov	r4, r2
 8003e6a:	2600      	movs	r6, #0
 8003e6c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003e70:	f1b9 0901 	subs.w	r9, r9, #1
 8003e74:	d505      	bpl.n	8003e82 <_fwalk_sglue+0x22>
 8003e76:	6824      	ldr	r4, [r4, #0]
 8003e78:	2c00      	cmp	r4, #0
 8003e7a:	d1f7      	bne.n	8003e6c <_fwalk_sglue+0xc>
 8003e7c:	4630      	mov	r0, r6
 8003e7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e82:	89ab      	ldrh	r3, [r5, #12]
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d907      	bls.n	8003e98 <_fwalk_sglue+0x38>
 8003e88:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003e8c:	3301      	adds	r3, #1
 8003e8e:	d003      	beq.n	8003e98 <_fwalk_sglue+0x38>
 8003e90:	4629      	mov	r1, r5
 8003e92:	4638      	mov	r0, r7
 8003e94:	47c0      	blx	r8
 8003e96:	4306      	orrs	r6, r0
 8003e98:	3568      	adds	r5, #104	@ 0x68
 8003e9a:	e7e9      	b.n	8003e70 <_fwalk_sglue+0x10>

08003e9c <iprintf>:
 8003e9c:	b40f      	push	{r0, r1, r2, r3}
 8003e9e:	b507      	push	{r0, r1, r2, lr}
 8003ea0:	4906      	ldr	r1, [pc, #24]	@ (8003ebc <iprintf+0x20>)
 8003ea2:	ab04      	add	r3, sp, #16
 8003ea4:	6808      	ldr	r0, [r1, #0]
 8003ea6:	f853 2b04 	ldr.w	r2, [r3], #4
 8003eaa:	6881      	ldr	r1, [r0, #8]
 8003eac:	9301      	str	r3, [sp, #4]
 8003eae:	f000 fa99 	bl	80043e4 <_vfiprintf_r>
 8003eb2:	b003      	add	sp, #12
 8003eb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8003eb8:	b004      	add	sp, #16
 8003eba:	4770      	bx	lr
 8003ebc:	2000016c 	.word	0x2000016c

08003ec0 <_puts_r>:
 8003ec0:	6a03      	ldr	r3, [r0, #32]
 8003ec2:	b570      	push	{r4, r5, r6, lr}
 8003ec4:	6884      	ldr	r4, [r0, #8]
 8003ec6:	4605      	mov	r5, r0
 8003ec8:	460e      	mov	r6, r1
 8003eca:	b90b      	cbnz	r3, 8003ed0 <_puts_r+0x10>
 8003ecc:	f7ff ffb0 	bl	8003e30 <__sinit>
 8003ed0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ed2:	07db      	lsls	r3, r3, #31
 8003ed4:	d405      	bmi.n	8003ee2 <_puts_r+0x22>
 8003ed6:	89a3      	ldrh	r3, [r4, #12]
 8003ed8:	0598      	lsls	r0, r3, #22
 8003eda:	d402      	bmi.n	8003ee2 <_puts_r+0x22>
 8003edc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ede:	f000 f8a4 	bl	800402a <__retarget_lock_acquire_recursive>
 8003ee2:	89a3      	ldrh	r3, [r4, #12]
 8003ee4:	0719      	lsls	r1, r3, #28
 8003ee6:	d502      	bpl.n	8003eee <_puts_r+0x2e>
 8003ee8:	6923      	ldr	r3, [r4, #16]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d135      	bne.n	8003f5a <_puts_r+0x9a>
 8003eee:	4621      	mov	r1, r4
 8003ef0:	4628      	mov	r0, r5
 8003ef2:	f000 fe79 	bl	8004be8 <__swsetup_r>
 8003ef6:	b380      	cbz	r0, 8003f5a <_puts_r+0x9a>
 8003ef8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8003efc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003efe:	07da      	lsls	r2, r3, #31
 8003f00:	d405      	bmi.n	8003f0e <_puts_r+0x4e>
 8003f02:	89a3      	ldrh	r3, [r4, #12]
 8003f04:	059b      	lsls	r3, r3, #22
 8003f06:	d402      	bmi.n	8003f0e <_puts_r+0x4e>
 8003f08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f0a:	f000 f88f 	bl	800402c <__retarget_lock_release_recursive>
 8003f0e:	4628      	mov	r0, r5
 8003f10:	bd70      	pop	{r4, r5, r6, pc}
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	da04      	bge.n	8003f20 <_puts_r+0x60>
 8003f16:	69a2      	ldr	r2, [r4, #24]
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	dc17      	bgt.n	8003f4c <_puts_r+0x8c>
 8003f1c:	290a      	cmp	r1, #10
 8003f1e:	d015      	beq.n	8003f4c <_puts_r+0x8c>
 8003f20:	6823      	ldr	r3, [r4, #0]
 8003f22:	1c5a      	adds	r2, r3, #1
 8003f24:	6022      	str	r2, [r4, #0]
 8003f26:	7019      	strb	r1, [r3, #0]
 8003f28:	68a3      	ldr	r3, [r4, #8]
 8003f2a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003f2e:	3b01      	subs	r3, #1
 8003f30:	60a3      	str	r3, [r4, #8]
 8003f32:	2900      	cmp	r1, #0
 8003f34:	d1ed      	bne.n	8003f12 <_puts_r+0x52>
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	da11      	bge.n	8003f5e <_puts_r+0x9e>
 8003f3a:	4622      	mov	r2, r4
 8003f3c:	210a      	movs	r1, #10
 8003f3e:	4628      	mov	r0, r5
 8003f40:	f000 fe13 	bl	8004b6a <__swbuf_r>
 8003f44:	3001      	adds	r0, #1
 8003f46:	d0d7      	beq.n	8003ef8 <_puts_r+0x38>
 8003f48:	250a      	movs	r5, #10
 8003f4a:	e7d7      	b.n	8003efc <_puts_r+0x3c>
 8003f4c:	4622      	mov	r2, r4
 8003f4e:	4628      	mov	r0, r5
 8003f50:	f000 fe0b 	bl	8004b6a <__swbuf_r>
 8003f54:	3001      	adds	r0, #1
 8003f56:	d1e7      	bne.n	8003f28 <_puts_r+0x68>
 8003f58:	e7ce      	b.n	8003ef8 <_puts_r+0x38>
 8003f5a:	3e01      	subs	r6, #1
 8003f5c:	e7e4      	b.n	8003f28 <_puts_r+0x68>
 8003f5e:	6823      	ldr	r3, [r4, #0]
 8003f60:	1c5a      	adds	r2, r3, #1
 8003f62:	6022      	str	r2, [r4, #0]
 8003f64:	220a      	movs	r2, #10
 8003f66:	701a      	strb	r2, [r3, #0]
 8003f68:	e7ee      	b.n	8003f48 <_puts_r+0x88>
	...

08003f6c <puts>:
 8003f6c:	4b02      	ldr	r3, [pc, #8]	@ (8003f78 <puts+0xc>)
 8003f6e:	4601      	mov	r1, r0
 8003f70:	6818      	ldr	r0, [r3, #0]
 8003f72:	f7ff bfa5 	b.w	8003ec0 <_puts_r>
 8003f76:	bf00      	nop
 8003f78:	2000016c 	.word	0x2000016c

08003f7c <strncpy>:
 8003f7c:	b510      	push	{r4, lr}
 8003f7e:	3901      	subs	r1, #1
 8003f80:	4603      	mov	r3, r0
 8003f82:	b132      	cbz	r2, 8003f92 <strncpy+0x16>
 8003f84:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8003f88:	f803 4b01 	strb.w	r4, [r3], #1
 8003f8c:	3a01      	subs	r2, #1
 8003f8e:	2c00      	cmp	r4, #0
 8003f90:	d1f7      	bne.n	8003f82 <strncpy+0x6>
 8003f92:	441a      	add	r2, r3
 8003f94:	2100      	movs	r1, #0
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d100      	bne.n	8003f9c <strncpy+0x20>
 8003f9a:	bd10      	pop	{r4, pc}
 8003f9c:	f803 1b01 	strb.w	r1, [r3], #1
 8003fa0:	e7f9      	b.n	8003f96 <strncpy+0x1a>

08003fa2 <memset>:
 8003fa2:	4402      	add	r2, r0
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d100      	bne.n	8003fac <memset+0xa>
 8003faa:	4770      	bx	lr
 8003fac:	f803 1b01 	strb.w	r1, [r3], #1
 8003fb0:	e7f9      	b.n	8003fa6 <memset+0x4>
	...

08003fb4 <_sbrk_r>:
 8003fb4:	b538      	push	{r3, r4, r5, lr}
 8003fb6:	4d06      	ldr	r5, [pc, #24]	@ (8003fd0 <_sbrk_r+0x1c>)
 8003fb8:	2300      	movs	r3, #0
 8003fba:	4604      	mov	r4, r0
 8003fbc:	4608      	mov	r0, r1
 8003fbe:	602b      	str	r3, [r5, #0]
 8003fc0:	f7fd fc50 	bl	8001864 <_sbrk>
 8003fc4:	1c43      	adds	r3, r0, #1
 8003fc6:	d102      	bne.n	8003fce <_sbrk_r+0x1a>
 8003fc8:	682b      	ldr	r3, [r5, #0]
 8003fca:	b103      	cbz	r3, 8003fce <_sbrk_r+0x1a>
 8003fcc:	6023      	str	r3, [r4, #0]
 8003fce:	bd38      	pop	{r3, r4, r5, pc}
 8003fd0:	200004c4 	.word	0x200004c4

08003fd4 <__errno>:
 8003fd4:	4b01      	ldr	r3, [pc, #4]	@ (8003fdc <__errno+0x8>)
 8003fd6:	6818      	ldr	r0, [r3, #0]
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	2000016c 	.word	0x2000016c

08003fe0 <__libc_init_array>:
 8003fe0:	b570      	push	{r4, r5, r6, lr}
 8003fe2:	4d0d      	ldr	r5, [pc, #52]	@ (8004018 <__libc_init_array+0x38>)
 8003fe4:	4c0d      	ldr	r4, [pc, #52]	@ (800401c <__libc_init_array+0x3c>)
 8003fe6:	1b64      	subs	r4, r4, r5
 8003fe8:	10a4      	asrs	r4, r4, #2
 8003fea:	2600      	movs	r6, #0
 8003fec:	42a6      	cmp	r6, r4
 8003fee:	d109      	bne.n	8004004 <__libc_init_array+0x24>
 8003ff0:	4d0b      	ldr	r5, [pc, #44]	@ (8004020 <__libc_init_array+0x40>)
 8003ff2:	4c0c      	ldr	r4, [pc, #48]	@ (8004024 <__libc_init_array+0x44>)
 8003ff4:	f000 ff3a 	bl	8004e6c <_init>
 8003ff8:	1b64      	subs	r4, r4, r5
 8003ffa:	10a4      	asrs	r4, r4, #2
 8003ffc:	2600      	movs	r6, #0
 8003ffe:	42a6      	cmp	r6, r4
 8004000:	d105      	bne.n	800400e <__libc_init_array+0x2e>
 8004002:	bd70      	pop	{r4, r5, r6, pc}
 8004004:	f855 3b04 	ldr.w	r3, [r5], #4
 8004008:	4798      	blx	r3
 800400a:	3601      	adds	r6, #1
 800400c:	e7ee      	b.n	8003fec <__libc_init_array+0xc>
 800400e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004012:	4798      	blx	r3
 8004014:	3601      	adds	r6, #1
 8004016:	e7f2      	b.n	8003ffe <__libc_init_array+0x1e>
 8004018:	080050c4 	.word	0x080050c4
 800401c:	080050c4 	.word	0x080050c4
 8004020:	080050c4 	.word	0x080050c4
 8004024:	080050c8 	.word	0x080050c8

08004028 <__retarget_lock_init_recursive>:
 8004028:	4770      	bx	lr

0800402a <__retarget_lock_acquire_recursive>:
 800402a:	4770      	bx	lr

0800402c <__retarget_lock_release_recursive>:
 800402c:	4770      	bx	lr

0800402e <memcpy>:
 800402e:	440a      	add	r2, r1
 8004030:	4291      	cmp	r1, r2
 8004032:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004036:	d100      	bne.n	800403a <memcpy+0xc>
 8004038:	4770      	bx	lr
 800403a:	b510      	push	{r4, lr}
 800403c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004040:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004044:	4291      	cmp	r1, r2
 8004046:	d1f9      	bne.n	800403c <memcpy+0xe>
 8004048:	bd10      	pop	{r4, pc}
	...

0800404c <_free_r>:
 800404c:	b538      	push	{r3, r4, r5, lr}
 800404e:	4605      	mov	r5, r0
 8004050:	2900      	cmp	r1, #0
 8004052:	d041      	beq.n	80040d8 <_free_r+0x8c>
 8004054:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004058:	1f0c      	subs	r4, r1, #4
 800405a:	2b00      	cmp	r3, #0
 800405c:	bfb8      	it	lt
 800405e:	18e4      	addlt	r4, r4, r3
 8004060:	f7ff fe2e 	bl	8003cc0 <__malloc_lock>
 8004064:	4a1d      	ldr	r2, [pc, #116]	@ (80040dc <_free_r+0x90>)
 8004066:	6813      	ldr	r3, [r2, #0]
 8004068:	b933      	cbnz	r3, 8004078 <_free_r+0x2c>
 800406a:	6063      	str	r3, [r4, #4]
 800406c:	6014      	str	r4, [r2, #0]
 800406e:	4628      	mov	r0, r5
 8004070:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004074:	f7ff be2a 	b.w	8003ccc <__malloc_unlock>
 8004078:	42a3      	cmp	r3, r4
 800407a:	d908      	bls.n	800408e <_free_r+0x42>
 800407c:	6820      	ldr	r0, [r4, #0]
 800407e:	1821      	adds	r1, r4, r0
 8004080:	428b      	cmp	r3, r1
 8004082:	bf01      	itttt	eq
 8004084:	6819      	ldreq	r1, [r3, #0]
 8004086:	685b      	ldreq	r3, [r3, #4]
 8004088:	1809      	addeq	r1, r1, r0
 800408a:	6021      	streq	r1, [r4, #0]
 800408c:	e7ed      	b.n	800406a <_free_r+0x1e>
 800408e:	461a      	mov	r2, r3
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	b10b      	cbz	r3, 8004098 <_free_r+0x4c>
 8004094:	42a3      	cmp	r3, r4
 8004096:	d9fa      	bls.n	800408e <_free_r+0x42>
 8004098:	6811      	ldr	r1, [r2, #0]
 800409a:	1850      	adds	r0, r2, r1
 800409c:	42a0      	cmp	r0, r4
 800409e:	d10b      	bne.n	80040b8 <_free_r+0x6c>
 80040a0:	6820      	ldr	r0, [r4, #0]
 80040a2:	4401      	add	r1, r0
 80040a4:	1850      	adds	r0, r2, r1
 80040a6:	4283      	cmp	r3, r0
 80040a8:	6011      	str	r1, [r2, #0]
 80040aa:	d1e0      	bne.n	800406e <_free_r+0x22>
 80040ac:	6818      	ldr	r0, [r3, #0]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	6053      	str	r3, [r2, #4]
 80040b2:	4408      	add	r0, r1
 80040b4:	6010      	str	r0, [r2, #0]
 80040b6:	e7da      	b.n	800406e <_free_r+0x22>
 80040b8:	d902      	bls.n	80040c0 <_free_r+0x74>
 80040ba:	230c      	movs	r3, #12
 80040bc:	602b      	str	r3, [r5, #0]
 80040be:	e7d6      	b.n	800406e <_free_r+0x22>
 80040c0:	6820      	ldr	r0, [r4, #0]
 80040c2:	1821      	adds	r1, r4, r0
 80040c4:	428b      	cmp	r3, r1
 80040c6:	bf04      	itt	eq
 80040c8:	6819      	ldreq	r1, [r3, #0]
 80040ca:	685b      	ldreq	r3, [r3, #4]
 80040cc:	6063      	str	r3, [r4, #4]
 80040ce:	bf04      	itt	eq
 80040d0:	1809      	addeq	r1, r1, r0
 80040d2:	6021      	streq	r1, [r4, #0]
 80040d4:	6054      	str	r4, [r2, #4]
 80040d6:	e7ca      	b.n	800406e <_free_r+0x22>
 80040d8:	bd38      	pop	{r3, r4, r5, pc}
 80040da:	bf00      	nop
 80040dc:	20000380 	.word	0x20000380

080040e0 <__ssputs_r>:
 80040e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040e4:	688e      	ldr	r6, [r1, #8]
 80040e6:	461f      	mov	r7, r3
 80040e8:	42be      	cmp	r6, r7
 80040ea:	680b      	ldr	r3, [r1, #0]
 80040ec:	4682      	mov	sl, r0
 80040ee:	460c      	mov	r4, r1
 80040f0:	4690      	mov	r8, r2
 80040f2:	d82d      	bhi.n	8004150 <__ssputs_r+0x70>
 80040f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80040f8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80040fc:	d026      	beq.n	800414c <__ssputs_r+0x6c>
 80040fe:	6965      	ldr	r5, [r4, #20]
 8004100:	6909      	ldr	r1, [r1, #16]
 8004102:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004106:	eba3 0901 	sub.w	r9, r3, r1
 800410a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800410e:	1c7b      	adds	r3, r7, #1
 8004110:	444b      	add	r3, r9
 8004112:	106d      	asrs	r5, r5, #1
 8004114:	429d      	cmp	r5, r3
 8004116:	bf38      	it	cc
 8004118:	461d      	movcc	r5, r3
 800411a:	0553      	lsls	r3, r2, #21
 800411c:	d527      	bpl.n	800416e <__ssputs_r+0x8e>
 800411e:	4629      	mov	r1, r5
 8004120:	f7ff fd4e 	bl	8003bc0 <_malloc_r>
 8004124:	4606      	mov	r6, r0
 8004126:	b360      	cbz	r0, 8004182 <__ssputs_r+0xa2>
 8004128:	6921      	ldr	r1, [r4, #16]
 800412a:	464a      	mov	r2, r9
 800412c:	f7ff ff7f 	bl	800402e <memcpy>
 8004130:	89a3      	ldrh	r3, [r4, #12]
 8004132:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004136:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800413a:	81a3      	strh	r3, [r4, #12]
 800413c:	6126      	str	r6, [r4, #16]
 800413e:	6165      	str	r5, [r4, #20]
 8004140:	444e      	add	r6, r9
 8004142:	eba5 0509 	sub.w	r5, r5, r9
 8004146:	6026      	str	r6, [r4, #0]
 8004148:	60a5      	str	r5, [r4, #8]
 800414a:	463e      	mov	r6, r7
 800414c:	42be      	cmp	r6, r7
 800414e:	d900      	bls.n	8004152 <__ssputs_r+0x72>
 8004150:	463e      	mov	r6, r7
 8004152:	6820      	ldr	r0, [r4, #0]
 8004154:	4632      	mov	r2, r6
 8004156:	4641      	mov	r1, r8
 8004158:	f000 fdfe 	bl	8004d58 <memmove>
 800415c:	68a3      	ldr	r3, [r4, #8]
 800415e:	1b9b      	subs	r3, r3, r6
 8004160:	60a3      	str	r3, [r4, #8]
 8004162:	6823      	ldr	r3, [r4, #0]
 8004164:	4433      	add	r3, r6
 8004166:	6023      	str	r3, [r4, #0]
 8004168:	2000      	movs	r0, #0
 800416a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800416e:	462a      	mov	r2, r5
 8004170:	f000 fccd 	bl	8004b0e <_realloc_r>
 8004174:	4606      	mov	r6, r0
 8004176:	2800      	cmp	r0, #0
 8004178:	d1e0      	bne.n	800413c <__ssputs_r+0x5c>
 800417a:	6921      	ldr	r1, [r4, #16]
 800417c:	4650      	mov	r0, sl
 800417e:	f7ff ff65 	bl	800404c <_free_r>
 8004182:	230c      	movs	r3, #12
 8004184:	f8ca 3000 	str.w	r3, [sl]
 8004188:	89a3      	ldrh	r3, [r4, #12]
 800418a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800418e:	81a3      	strh	r3, [r4, #12]
 8004190:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004194:	e7e9      	b.n	800416a <__ssputs_r+0x8a>
	...

08004198 <_svfiprintf_r>:
 8004198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800419c:	4698      	mov	r8, r3
 800419e:	898b      	ldrh	r3, [r1, #12]
 80041a0:	061b      	lsls	r3, r3, #24
 80041a2:	b09d      	sub	sp, #116	@ 0x74
 80041a4:	4607      	mov	r7, r0
 80041a6:	460d      	mov	r5, r1
 80041a8:	4614      	mov	r4, r2
 80041aa:	d510      	bpl.n	80041ce <_svfiprintf_r+0x36>
 80041ac:	690b      	ldr	r3, [r1, #16]
 80041ae:	b973      	cbnz	r3, 80041ce <_svfiprintf_r+0x36>
 80041b0:	2140      	movs	r1, #64	@ 0x40
 80041b2:	f7ff fd05 	bl	8003bc0 <_malloc_r>
 80041b6:	6028      	str	r0, [r5, #0]
 80041b8:	6128      	str	r0, [r5, #16]
 80041ba:	b930      	cbnz	r0, 80041ca <_svfiprintf_r+0x32>
 80041bc:	230c      	movs	r3, #12
 80041be:	603b      	str	r3, [r7, #0]
 80041c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80041c4:	b01d      	add	sp, #116	@ 0x74
 80041c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041ca:	2340      	movs	r3, #64	@ 0x40
 80041cc:	616b      	str	r3, [r5, #20]
 80041ce:	2300      	movs	r3, #0
 80041d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80041d2:	2320      	movs	r3, #32
 80041d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80041d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80041dc:	2330      	movs	r3, #48	@ 0x30
 80041de:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800437c <_svfiprintf_r+0x1e4>
 80041e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80041e6:	f04f 0901 	mov.w	r9, #1
 80041ea:	4623      	mov	r3, r4
 80041ec:	469a      	mov	sl, r3
 80041ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80041f2:	b10a      	cbz	r2, 80041f8 <_svfiprintf_r+0x60>
 80041f4:	2a25      	cmp	r2, #37	@ 0x25
 80041f6:	d1f9      	bne.n	80041ec <_svfiprintf_r+0x54>
 80041f8:	ebba 0b04 	subs.w	fp, sl, r4
 80041fc:	d00b      	beq.n	8004216 <_svfiprintf_r+0x7e>
 80041fe:	465b      	mov	r3, fp
 8004200:	4622      	mov	r2, r4
 8004202:	4629      	mov	r1, r5
 8004204:	4638      	mov	r0, r7
 8004206:	f7ff ff6b 	bl	80040e0 <__ssputs_r>
 800420a:	3001      	adds	r0, #1
 800420c:	f000 80a7 	beq.w	800435e <_svfiprintf_r+0x1c6>
 8004210:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004212:	445a      	add	r2, fp
 8004214:	9209      	str	r2, [sp, #36]	@ 0x24
 8004216:	f89a 3000 	ldrb.w	r3, [sl]
 800421a:	2b00      	cmp	r3, #0
 800421c:	f000 809f 	beq.w	800435e <_svfiprintf_r+0x1c6>
 8004220:	2300      	movs	r3, #0
 8004222:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004226:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800422a:	f10a 0a01 	add.w	sl, sl, #1
 800422e:	9304      	str	r3, [sp, #16]
 8004230:	9307      	str	r3, [sp, #28]
 8004232:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004236:	931a      	str	r3, [sp, #104]	@ 0x68
 8004238:	4654      	mov	r4, sl
 800423a:	2205      	movs	r2, #5
 800423c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004240:	484e      	ldr	r0, [pc, #312]	@ (800437c <_svfiprintf_r+0x1e4>)
 8004242:	f7fb ffcd 	bl	80001e0 <memchr>
 8004246:	9a04      	ldr	r2, [sp, #16]
 8004248:	b9d8      	cbnz	r0, 8004282 <_svfiprintf_r+0xea>
 800424a:	06d0      	lsls	r0, r2, #27
 800424c:	bf44      	itt	mi
 800424e:	2320      	movmi	r3, #32
 8004250:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004254:	0711      	lsls	r1, r2, #28
 8004256:	bf44      	itt	mi
 8004258:	232b      	movmi	r3, #43	@ 0x2b
 800425a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800425e:	f89a 3000 	ldrb.w	r3, [sl]
 8004262:	2b2a      	cmp	r3, #42	@ 0x2a
 8004264:	d015      	beq.n	8004292 <_svfiprintf_r+0xfa>
 8004266:	9a07      	ldr	r2, [sp, #28]
 8004268:	4654      	mov	r4, sl
 800426a:	2000      	movs	r0, #0
 800426c:	f04f 0c0a 	mov.w	ip, #10
 8004270:	4621      	mov	r1, r4
 8004272:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004276:	3b30      	subs	r3, #48	@ 0x30
 8004278:	2b09      	cmp	r3, #9
 800427a:	d94b      	bls.n	8004314 <_svfiprintf_r+0x17c>
 800427c:	b1b0      	cbz	r0, 80042ac <_svfiprintf_r+0x114>
 800427e:	9207      	str	r2, [sp, #28]
 8004280:	e014      	b.n	80042ac <_svfiprintf_r+0x114>
 8004282:	eba0 0308 	sub.w	r3, r0, r8
 8004286:	fa09 f303 	lsl.w	r3, r9, r3
 800428a:	4313      	orrs	r3, r2
 800428c:	9304      	str	r3, [sp, #16]
 800428e:	46a2      	mov	sl, r4
 8004290:	e7d2      	b.n	8004238 <_svfiprintf_r+0xa0>
 8004292:	9b03      	ldr	r3, [sp, #12]
 8004294:	1d19      	adds	r1, r3, #4
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	9103      	str	r1, [sp, #12]
 800429a:	2b00      	cmp	r3, #0
 800429c:	bfbb      	ittet	lt
 800429e:	425b      	neglt	r3, r3
 80042a0:	f042 0202 	orrlt.w	r2, r2, #2
 80042a4:	9307      	strge	r3, [sp, #28]
 80042a6:	9307      	strlt	r3, [sp, #28]
 80042a8:	bfb8      	it	lt
 80042aa:	9204      	strlt	r2, [sp, #16]
 80042ac:	7823      	ldrb	r3, [r4, #0]
 80042ae:	2b2e      	cmp	r3, #46	@ 0x2e
 80042b0:	d10a      	bne.n	80042c8 <_svfiprintf_r+0x130>
 80042b2:	7863      	ldrb	r3, [r4, #1]
 80042b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80042b6:	d132      	bne.n	800431e <_svfiprintf_r+0x186>
 80042b8:	9b03      	ldr	r3, [sp, #12]
 80042ba:	1d1a      	adds	r2, r3, #4
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	9203      	str	r2, [sp, #12]
 80042c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80042c4:	3402      	adds	r4, #2
 80042c6:	9305      	str	r3, [sp, #20]
 80042c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800438c <_svfiprintf_r+0x1f4>
 80042cc:	7821      	ldrb	r1, [r4, #0]
 80042ce:	2203      	movs	r2, #3
 80042d0:	4650      	mov	r0, sl
 80042d2:	f7fb ff85 	bl	80001e0 <memchr>
 80042d6:	b138      	cbz	r0, 80042e8 <_svfiprintf_r+0x150>
 80042d8:	9b04      	ldr	r3, [sp, #16]
 80042da:	eba0 000a 	sub.w	r0, r0, sl
 80042de:	2240      	movs	r2, #64	@ 0x40
 80042e0:	4082      	lsls	r2, r0
 80042e2:	4313      	orrs	r3, r2
 80042e4:	3401      	adds	r4, #1
 80042e6:	9304      	str	r3, [sp, #16]
 80042e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042ec:	4824      	ldr	r0, [pc, #144]	@ (8004380 <_svfiprintf_r+0x1e8>)
 80042ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80042f2:	2206      	movs	r2, #6
 80042f4:	f7fb ff74 	bl	80001e0 <memchr>
 80042f8:	2800      	cmp	r0, #0
 80042fa:	d036      	beq.n	800436a <_svfiprintf_r+0x1d2>
 80042fc:	4b21      	ldr	r3, [pc, #132]	@ (8004384 <_svfiprintf_r+0x1ec>)
 80042fe:	bb1b      	cbnz	r3, 8004348 <_svfiprintf_r+0x1b0>
 8004300:	9b03      	ldr	r3, [sp, #12]
 8004302:	3307      	adds	r3, #7
 8004304:	f023 0307 	bic.w	r3, r3, #7
 8004308:	3308      	adds	r3, #8
 800430a:	9303      	str	r3, [sp, #12]
 800430c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800430e:	4433      	add	r3, r6
 8004310:	9309      	str	r3, [sp, #36]	@ 0x24
 8004312:	e76a      	b.n	80041ea <_svfiprintf_r+0x52>
 8004314:	fb0c 3202 	mla	r2, ip, r2, r3
 8004318:	460c      	mov	r4, r1
 800431a:	2001      	movs	r0, #1
 800431c:	e7a8      	b.n	8004270 <_svfiprintf_r+0xd8>
 800431e:	2300      	movs	r3, #0
 8004320:	3401      	adds	r4, #1
 8004322:	9305      	str	r3, [sp, #20]
 8004324:	4619      	mov	r1, r3
 8004326:	f04f 0c0a 	mov.w	ip, #10
 800432a:	4620      	mov	r0, r4
 800432c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004330:	3a30      	subs	r2, #48	@ 0x30
 8004332:	2a09      	cmp	r2, #9
 8004334:	d903      	bls.n	800433e <_svfiprintf_r+0x1a6>
 8004336:	2b00      	cmp	r3, #0
 8004338:	d0c6      	beq.n	80042c8 <_svfiprintf_r+0x130>
 800433a:	9105      	str	r1, [sp, #20]
 800433c:	e7c4      	b.n	80042c8 <_svfiprintf_r+0x130>
 800433e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004342:	4604      	mov	r4, r0
 8004344:	2301      	movs	r3, #1
 8004346:	e7f0      	b.n	800432a <_svfiprintf_r+0x192>
 8004348:	ab03      	add	r3, sp, #12
 800434a:	9300      	str	r3, [sp, #0]
 800434c:	462a      	mov	r2, r5
 800434e:	4b0e      	ldr	r3, [pc, #56]	@ (8004388 <_svfiprintf_r+0x1f0>)
 8004350:	a904      	add	r1, sp, #16
 8004352:	4638      	mov	r0, r7
 8004354:	f3af 8000 	nop.w
 8004358:	1c42      	adds	r2, r0, #1
 800435a:	4606      	mov	r6, r0
 800435c:	d1d6      	bne.n	800430c <_svfiprintf_r+0x174>
 800435e:	89ab      	ldrh	r3, [r5, #12]
 8004360:	065b      	lsls	r3, r3, #25
 8004362:	f53f af2d 	bmi.w	80041c0 <_svfiprintf_r+0x28>
 8004366:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004368:	e72c      	b.n	80041c4 <_svfiprintf_r+0x2c>
 800436a:	ab03      	add	r3, sp, #12
 800436c:	9300      	str	r3, [sp, #0]
 800436e:	462a      	mov	r2, r5
 8004370:	4b05      	ldr	r3, [pc, #20]	@ (8004388 <_svfiprintf_r+0x1f0>)
 8004372:	a904      	add	r1, sp, #16
 8004374:	4638      	mov	r0, r7
 8004376:	f000 f9bb 	bl	80046f0 <_printf_i>
 800437a:	e7ed      	b.n	8004358 <_svfiprintf_r+0x1c0>
 800437c:	08005088 	.word	0x08005088
 8004380:	08005092 	.word	0x08005092
 8004384:	00000000 	.word	0x00000000
 8004388:	080040e1 	.word	0x080040e1
 800438c:	0800508e 	.word	0x0800508e

08004390 <__sfputc_r>:
 8004390:	6893      	ldr	r3, [r2, #8]
 8004392:	3b01      	subs	r3, #1
 8004394:	2b00      	cmp	r3, #0
 8004396:	b410      	push	{r4}
 8004398:	6093      	str	r3, [r2, #8]
 800439a:	da08      	bge.n	80043ae <__sfputc_r+0x1e>
 800439c:	6994      	ldr	r4, [r2, #24]
 800439e:	42a3      	cmp	r3, r4
 80043a0:	db01      	blt.n	80043a6 <__sfputc_r+0x16>
 80043a2:	290a      	cmp	r1, #10
 80043a4:	d103      	bne.n	80043ae <__sfputc_r+0x1e>
 80043a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80043aa:	f000 bbde 	b.w	8004b6a <__swbuf_r>
 80043ae:	6813      	ldr	r3, [r2, #0]
 80043b0:	1c58      	adds	r0, r3, #1
 80043b2:	6010      	str	r0, [r2, #0]
 80043b4:	7019      	strb	r1, [r3, #0]
 80043b6:	4608      	mov	r0, r1
 80043b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80043bc:	4770      	bx	lr

080043be <__sfputs_r>:
 80043be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043c0:	4606      	mov	r6, r0
 80043c2:	460f      	mov	r7, r1
 80043c4:	4614      	mov	r4, r2
 80043c6:	18d5      	adds	r5, r2, r3
 80043c8:	42ac      	cmp	r4, r5
 80043ca:	d101      	bne.n	80043d0 <__sfputs_r+0x12>
 80043cc:	2000      	movs	r0, #0
 80043ce:	e007      	b.n	80043e0 <__sfputs_r+0x22>
 80043d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043d4:	463a      	mov	r2, r7
 80043d6:	4630      	mov	r0, r6
 80043d8:	f7ff ffda 	bl	8004390 <__sfputc_r>
 80043dc:	1c43      	adds	r3, r0, #1
 80043de:	d1f3      	bne.n	80043c8 <__sfputs_r+0xa>
 80043e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080043e4 <_vfiprintf_r>:
 80043e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043e8:	460d      	mov	r5, r1
 80043ea:	b09d      	sub	sp, #116	@ 0x74
 80043ec:	4614      	mov	r4, r2
 80043ee:	4698      	mov	r8, r3
 80043f0:	4606      	mov	r6, r0
 80043f2:	b118      	cbz	r0, 80043fc <_vfiprintf_r+0x18>
 80043f4:	6a03      	ldr	r3, [r0, #32]
 80043f6:	b90b      	cbnz	r3, 80043fc <_vfiprintf_r+0x18>
 80043f8:	f7ff fd1a 	bl	8003e30 <__sinit>
 80043fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80043fe:	07d9      	lsls	r1, r3, #31
 8004400:	d405      	bmi.n	800440e <_vfiprintf_r+0x2a>
 8004402:	89ab      	ldrh	r3, [r5, #12]
 8004404:	059a      	lsls	r2, r3, #22
 8004406:	d402      	bmi.n	800440e <_vfiprintf_r+0x2a>
 8004408:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800440a:	f7ff fe0e 	bl	800402a <__retarget_lock_acquire_recursive>
 800440e:	89ab      	ldrh	r3, [r5, #12]
 8004410:	071b      	lsls	r3, r3, #28
 8004412:	d501      	bpl.n	8004418 <_vfiprintf_r+0x34>
 8004414:	692b      	ldr	r3, [r5, #16]
 8004416:	b99b      	cbnz	r3, 8004440 <_vfiprintf_r+0x5c>
 8004418:	4629      	mov	r1, r5
 800441a:	4630      	mov	r0, r6
 800441c:	f000 fbe4 	bl	8004be8 <__swsetup_r>
 8004420:	b170      	cbz	r0, 8004440 <_vfiprintf_r+0x5c>
 8004422:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004424:	07dc      	lsls	r4, r3, #31
 8004426:	d504      	bpl.n	8004432 <_vfiprintf_r+0x4e>
 8004428:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800442c:	b01d      	add	sp, #116	@ 0x74
 800442e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004432:	89ab      	ldrh	r3, [r5, #12]
 8004434:	0598      	lsls	r0, r3, #22
 8004436:	d4f7      	bmi.n	8004428 <_vfiprintf_r+0x44>
 8004438:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800443a:	f7ff fdf7 	bl	800402c <__retarget_lock_release_recursive>
 800443e:	e7f3      	b.n	8004428 <_vfiprintf_r+0x44>
 8004440:	2300      	movs	r3, #0
 8004442:	9309      	str	r3, [sp, #36]	@ 0x24
 8004444:	2320      	movs	r3, #32
 8004446:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800444a:	f8cd 800c 	str.w	r8, [sp, #12]
 800444e:	2330      	movs	r3, #48	@ 0x30
 8004450:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004600 <_vfiprintf_r+0x21c>
 8004454:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004458:	f04f 0901 	mov.w	r9, #1
 800445c:	4623      	mov	r3, r4
 800445e:	469a      	mov	sl, r3
 8004460:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004464:	b10a      	cbz	r2, 800446a <_vfiprintf_r+0x86>
 8004466:	2a25      	cmp	r2, #37	@ 0x25
 8004468:	d1f9      	bne.n	800445e <_vfiprintf_r+0x7a>
 800446a:	ebba 0b04 	subs.w	fp, sl, r4
 800446e:	d00b      	beq.n	8004488 <_vfiprintf_r+0xa4>
 8004470:	465b      	mov	r3, fp
 8004472:	4622      	mov	r2, r4
 8004474:	4629      	mov	r1, r5
 8004476:	4630      	mov	r0, r6
 8004478:	f7ff ffa1 	bl	80043be <__sfputs_r>
 800447c:	3001      	adds	r0, #1
 800447e:	f000 80a7 	beq.w	80045d0 <_vfiprintf_r+0x1ec>
 8004482:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004484:	445a      	add	r2, fp
 8004486:	9209      	str	r2, [sp, #36]	@ 0x24
 8004488:	f89a 3000 	ldrb.w	r3, [sl]
 800448c:	2b00      	cmp	r3, #0
 800448e:	f000 809f 	beq.w	80045d0 <_vfiprintf_r+0x1ec>
 8004492:	2300      	movs	r3, #0
 8004494:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004498:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800449c:	f10a 0a01 	add.w	sl, sl, #1
 80044a0:	9304      	str	r3, [sp, #16]
 80044a2:	9307      	str	r3, [sp, #28]
 80044a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80044a8:	931a      	str	r3, [sp, #104]	@ 0x68
 80044aa:	4654      	mov	r4, sl
 80044ac:	2205      	movs	r2, #5
 80044ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044b2:	4853      	ldr	r0, [pc, #332]	@ (8004600 <_vfiprintf_r+0x21c>)
 80044b4:	f7fb fe94 	bl	80001e0 <memchr>
 80044b8:	9a04      	ldr	r2, [sp, #16]
 80044ba:	b9d8      	cbnz	r0, 80044f4 <_vfiprintf_r+0x110>
 80044bc:	06d1      	lsls	r1, r2, #27
 80044be:	bf44      	itt	mi
 80044c0:	2320      	movmi	r3, #32
 80044c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80044c6:	0713      	lsls	r3, r2, #28
 80044c8:	bf44      	itt	mi
 80044ca:	232b      	movmi	r3, #43	@ 0x2b
 80044cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80044d0:	f89a 3000 	ldrb.w	r3, [sl]
 80044d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80044d6:	d015      	beq.n	8004504 <_vfiprintf_r+0x120>
 80044d8:	9a07      	ldr	r2, [sp, #28]
 80044da:	4654      	mov	r4, sl
 80044dc:	2000      	movs	r0, #0
 80044de:	f04f 0c0a 	mov.w	ip, #10
 80044e2:	4621      	mov	r1, r4
 80044e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80044e8:	3b30      	subs	r3, #48	@ 0x30
 80044ea:	2b09      	cmp	r3, #9
 80044ec:	d94b      	bls.n	8004586 <_vfiprintf_r+0x1a2>
 80044ee:	b1b0      	cbz	r0, 800451e <_vfiprintf_r+0x13a>
 80044f0:	9207      	str	r2, [sp, #28]
 80044f2:	e014      	b.n	800451e <_vfiprintf_r+0x13a>
 80044f4:	eba0 0308 	sub.w	r3, r0, r8
 80044f8:	fa09 f303 	lsl.w	r3, r9, r3
 80044fc:	4313      	orrs	r3, r2
 80044fe:	9304      	str	r3, [sp, #16]
 8004500:	46a2      	mov	sl, r4
 8004502:	e7d2      	b.n	80044aa <_vfiprintf_r+0xc6>
 8004504:	9b03      	ldr	r3, [sp, #12]
 8004506:	1d19      	adds	r1, r3, #4
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	9103      	str	r1, [sp, #12]
 800450c:	2b00      	cmp	r3, #0
 800450e:	bfbb      	ittet	lt
 8004510:	425b      	neglt	r3, r3
 8004512:	f042 0202 	orrlt.w	r2, r2, #2
 8004516:	9307      	strge	r3, [sp, #28]
 8004518:	9307      	strlt	r3, [sp, #28]
 800451a:	bfb8      	it	lt
 800451c:	9204      	strlt	r2, [sp, #16]
 800451e:	7823      	ldrb	r3, [r4, #0]
 8004520:	2b2e      	cmp	r3, #46	@ 0x2e
 8004522:	d10a      	bne.n	800453a <_vfiprintf_r+0x156>
 8004524:	7863      	ldrb	r3, [r4, #1]
 8004526:	2b2a      	cmp	r3, #42	@ 0x2a
 8004528:	d132      	bne.n	8004590 <_vfiprintf_r+0x1ac>
 800452a:	9b03      	ldr	r3, [sp, #12]
 800452c:	1d1a      	adds	r2, r3, #4
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	9203      	str	r2, [sp, #12]
 8004532:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004536:	3402      	adds	r4, #2
 8004538:	9305      	str	r3, [sp, #20]
 800453a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004610 <_vfiprintf_r+0x22c>
 800453e:	7821      	ldrb	r1, [r4, #0]
 8004540:	2203      	movs	r2, #3
 8004542:	4650      	mov	r0, sl
 8004544:	f7fb fe4c 	bl	80001e0 <memchr>
 8004548:	b138      	cbz	r0, 800455a <_vfiprintf_r+0x176>
 800454a:	9b04      	ldr	r3, [sp, #16]
 800454c:	eba0 000a 	sub.w	r0, r0, sl
 8004550:	2240      	movs	r2, #64	@ 0x40
 8004552:	4082      	lsls	r2, r0
 8004554:	4313      	orrs	r3, r2
 8004556:	3401      	adds	r4, #1
 8004558:	9304      	str	r3, [sp, #16]
 800455a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800455e:	4829      	ldr	r0, [pc, #164]	@ (8004604 <_vfiprintf_r+0x220>)
 8004560:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004564:	2206      	movs	r2, #6
 8004566:	f7fb fe3b 	bl	80001e0 <memchr>
 800456a:	2800      	cmp	r0, #0
 800456c:	d03f      	beq.n	80045ee <_vfiprintf_r+0x20a>
 800456e:	4b26      	ldr	r3, [pc, #152]	@ (8004608 <_vfiprintf_r+0x224>)
 8004570:	bb1b      	cbnz	r3, 80045ba <_vfiprintf_r+0x1d6>
 8004572:	9b03      	ldr	r3, [sp, #12]
 8004574:	3307      	adds	r3, #7
 8004576:	f023 0307 	bic.w	r3, r3, #7
 800457a:	3308      	adds	r3, #8
 800457c:	9303      	str	r3, [sp, #12]
 800457e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004580:	443b      	add	r3, r7
 8004582:	9309      	str	r3, [sp, #36]	@ 0x24
 8004584:	e76a      	b.n	800445c <_vfiprintf_r+0x78>
 8004586:	fb0c 3202 	mla	r2, ip, r2, r3
 800458a:	460c      	mov	r4, r1
 800458c:	2001      	movs	r0, #1
 800458e:	e7a8      	b.n	80044e2 <_vfiprintf_r+0xfe>
 8004590:	2300      	movs	r3, #0
 8004592:	3401      	adds	r4, #1
 8004594:	9305      	str	r3, [sp, #20]
 8004596:	4619      	mov	r1, r3
 8004598:	f04f 0c0a 	mov.w	ip, #10
 800459c:	4620      	mov	r0, r4
 800459e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80045a2:	3a30      	subs	r2, #48	@ 0x30
 80045a4:	2a09      	cmp	r2, #9
 80045a6:	d903      	bls.n	80045b0 <_vfiprintf_r+0x1cc>
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d0c6      	beq.n	800453a <_vfiprintf_r+0x156>
 80045ac:	9105      	str	r1, [sp, #20]
 80045ae:	e7c4      	b.n	800453a <_vfiprintf_r+0x156>
 80045b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80045b4:	4604      	mov	r4, r0
 80045b6:	2301      	movs	r3, #1
 80045b8:	e7f0      	b.n	800459c <_vfiprintf_r+0x1b8>
 80045ba:	ab03      	add	r3, sp, #12
 80045bc:	9300      	str	r3, [sp, #0]
 80045be:	462a      	mov	r2, r5
 80045c0:	4b12      	ldr	r3, [pc, #72]	@ (800460c <_vfiprintf_r+0x228>)
 80045c2:	a904      	add	r1, sp, #16
 80045c4:	4630      	mov	r0, r6
 80045c6:	f3af 8000 	nop.w
 80045ca:	4607      	mov	r7, r0
 80045cc:	1c78      	adds	r0, r7, #1
 80045ce:	d1d6      	bne.n	800457e <_vfiprintf_r+0x19a>
 80045d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80045d2:	07d9      	lsls	r1, r3, #31
 80045d4:	d405      	bmi.n	80045e2 <_vfiprintf_r+0x1fe>
 80045d6:	89ab      	ldrh	r3, [r5, #12]
 80045d8:	059a      	lsls	r2, r3, #22
 80045da:	d402      	bmi.n	80045e2 <_vfiprintf_r+0x1fe>
 80045dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80045de:	f7ff fd25 	bl	800402c <__retarget_lock_release_recursive>
 80045e2:	89ab      	ldrh	r3, [r5, #12]
 80045e4:	065b      	lsls	r3, r3, #25
 80045e6:	f53f af1f 	bmi.w	8004428 <_vfiprintf_r+0x44>
 80045ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80045ec:	e71e      	b.n	800442c <_vfiprintf_r+0x48>
 80045ee:	ab03      	add	r3, sp, #12
 80045f0:	9300      	str	r3, [sp, #0]
 80045f2:	462a      	mov	r2, r5
 80045f4:	4b05      	ldr	r3, [pc, #20]	@ (800460c <_vfiprintf_r+0x228>)
 80045f6:	a904      	add	r1, sp, #16
 80045f8:	4630      	mov	r0, r6
 80045fa:	f000 f879 	bl	80046f0 <_printf_i>
 80045fe:	e7e4      	b.n	80045ca <_vfiprintf_r+0x1e6>
 8004600:	08005088 	.word	0x08005088
 8004604:	08005092 	.word	0x08005092
 8004608:	00000000 	.word	0x00000000
 800460c:	080043bf 	.word	0x080043bf
 8004610:	0800508e 	.word	0x0800508e

08004614 <_printf_common>:
 8004614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004618:	4616      	mov	r6, r2
 800461a:	4698      	mov	r8, r3
 800461c:	688a      	ldr	r2, [r1, #8]
 800461e:	690b      	ldr	r3, [r1, #16]
 8004620:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004624:	4293      	cmp	r3, r2
 8004626:	bfb8      	it	lt
 8004628:	4613      	movlt	r3, r2
 800462a:	6033      	str	r3, [r6, #0]
 800462c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004630:	4607      	mov	r7, r0
 8004632:	460c      	mov	r4, r1
 8004634:	b10a      	cbz	r2, 800463a <_printf_common+0x26>
 8004636:	3301      	adds	r3, #1
 8004638:	6033      	str	r3, [r6, #0]
 800463a:	6823      	ldr	r3, [r4, #0]
 800463c:	0699      	lsls	r1, r3, #26
 800463e:	bf42      	ittt	mi
 8004640:	6833      	ldrmi	r3, [r6, #0]
 8004642:	3302      	addmi	r3, #2
 8004644:	6033      	strmi	r3, [r6, #0]
 8004646:	6825      	ldr	r5, [r4, #0]
 8004648:	f015 0506 	ands.w	r5, r5, #6
 800464c:	d106      	bne.n	800465c <_printf_common+0x48>
 800464e:	f104 0a19 	add.w	sl, r4, #25
 8004652:	68e3      	ldr	r3, [r4, #12]
 8004654:	6832      	ldr	r2, [r6, #0]
 8004656:	1a9b      	subs	r3, r3, r2
 8004658:	42ab      	cmp	r3, r5
 800465a:	dc26      	bgt.n	80046aa <_printf_common+0x96>
 800465c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004660:	6822      	ldr	r2, [r4, #0]
 8004662:	3b00      	subs	r3, #0
 8004664:	bf18      	it	ne
 8004666:	2301      	movne	r3, #1
 8004668:	0692      	lsls	r2, r2, #26
 800466a:	d42b      	bmi.n	80046c4 <_printf_common+0xb0>
 800466c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004670:	4641      	mov	r1, r8
 8004672:	4638      	mov	r0, r7
 8004674:	47c8      	blx	r9
 8004676:	3001      	adds	r0, #1
 8004678:	d01e      	beq.n	80046b8 <_printf_common+0xa4>
 800467a:	6823      	ldr	r3, [r4, #0]
 800467c:	6922      	ldr	r2, [r4, #16]
 800467e:	f003 0306 	and.w	r3, r3, #6
 8004682:	2b04      	cmp	r3, #4
 8004684:	bf02      	ittt	eq
 8004686:	68e5      	ldreq	r5, [r4, #12]
 8004688:	6833      	ldreq	r3, [r6, #0]
 800468a:	1aed      	subeq	r5, r5, r3
 800468c:	68a3      	ldr	r3, [r4, #8]
 800468e:	bf0c      	ite	eq
 8004690:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004694:	2500      	movne	r5, #0
 8004696:	4293      	cmp	r3, r2
 8004698:	bfc4      	itt	gt
 800469a:	1a9b      	subgt	r3, r3, r2
 800469c:	18ed      	addgt	r5, r5, r3
 800469e:	2600      	movs	r6, #0
 80046a0:	341a      	adds	r4, #26
 80046a2:	42b5      	cmp	r5, r6
 80046a4:	d11a      	bne.n	80046dc <_printf_common+0xc8>
 80046a6:	2000      	movs	r0, #0
 80046a8:	e008      	b.n	80046bc <_printf_common+0xa8>
 80046aa:	2301      	movs	r3, #1
 80046ac:	4652      	mov	r2, sl
 80046ae:	4641      	mov	r1, r8
 80046b0:	4638      	mov	r0, r7
 80046b2:	47c8      	blx	r9
 80046b4:	3001      	adds	r0, #1
 80046b6:	d103      	bne.n	80046c0 <_printf_common+0xac>
 80046b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80046bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046c0:	3501      	adds	r5, #1
 80046c2:	e7c6      	b.n	8004652 <_printf_common+0x3e>
 80046c4:	18e1      	adds	r1, r4, r3
 80046c6:	1c5a      	adds	r2, r3, #1
 80046c8:	2030      	movs	r0, #48	@ 0x30
 80046ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80046ce:	4422      	add	r2, r4
 80046d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80046d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80046d8:	3302      	adds	r3, #2
 80046da:	e7c7      	b.n	800466c <_printf_common+0x58>
 80046dc:	2301      	movs	r3, #1
 80046de:	4622      	mov	r2, r4
 80046e0:	4641      	mov	r1, r8
 80046e2:	4638      	mov	r0, r7
 80046e4:	47c8      	blx	r9
 80046e6:	3001      	adds	r0, #1
 80046e8:	d0e6      	beq.n	80046b8 <_printf_common+0xa4>
 80046ea:	3601      	adds	r6, #1
 80046ec:	e7d9      	b.n	80046a2 <_printf_common+0x8e>
	...

080046f0 <_printf_i>:
 80046f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80046f4:	7e0f      	ldrb	r7, [r1, #24]
 80046f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80046f8:	2f78      	cmp	r7, #120	@ 0x78
 80046fa:	4691      	mov	r9, r2
 80046fc:	4680      	mov	r8, r0
 80046fe:	460c      	mov	r4, r1
 8004700:	469a      	mov	sl, r3
 8004702:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004706:	d807      	bhi.n	8004718 <_printf_i+0x28>
 8004708:	2f62      	cmp	r7, #98	@ 0x62
 800470a:	d80a      	bhi.n	8004722 <_printf_i+0x32>
 800470c:	2f00      	cmp	r7, #0
 800470e:	f000 80d2 	beq.w	80048b6 <_printf_i+0x1c6>
 8004712:	2f58      	cmp	r7, #88	@ 0x58
 8004714:	f000 80b9 	beq.w	800488a <_printf_i+0x19a>
 8004718:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800471c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004720:	e03a      	b.n	8004798 <_printf_i+0xa8>
 8004722:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004726:	2b15      	cmp	r3, #21
 8004728:	d8f6      	bhi.n	8004718 <_printf_i+0x28>
 800472a:	a101      	add	r1, pc, #4	@ (adr r1, 8004730 <_printf_i+0x40>)
 800472c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004730:	08004789 	.word	0x08004789
 8004734:	0800479d 	.word	0x0800479d
 8004738:	08004719 	.word	0x08004719
 800473c:	08004719 	.word	0x08004719
 8004740:	08004719 	.word	0x08004719
 8004744:	08004719 	.word	0x08004719
 8004748:	0800479d 	.word	0x0800479d
 800474c:	08004719 	.word	0x08004719
 8004750:	08004719 	.word	0x08004719
 8004754:	08004719 	.word	0x08004719
 8004758:	08004719 	.word	0x08004719
 800475c:	0800489d 	.word	0x0800489d
 8004760:	080047c7 	.word	0x080047c7
 8004764:	08004857 	.word	0x08004857
 8004768:	08004719 	.word	0x08004719
 800476c:	08004719 	.word	0x08004719
 8004770:	080048bf 	.word	0x080048bf
 8004774:	08004719 	.word	0x08004719
 8004778:	080047c7 	.word	0x080047c7
 800477c:	08004719 	.word	0x08004719
 8004780:	08004719 	.word	0x08004719
 8004784:	0800485f 	.word	0x0800485f
 8004788:	6833      	ldr	r3, [r6, #0]
 800478a:	1d1a      	adds	r2, r3, #4
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	6032      	str	r2, [r6, #0]
 8004790:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004794:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004798:	2301      	movs	r3, #1
 800479a:	e09d      	b.n	80048d8 <_printf_i+0x1e8>
 800479c:	6833      	ldr	r3, [r6, #0]
 800479e:	6820      	ldr	r0, [r4, #0]
 80047a0:	1d19      	adds	r1, r3, #4
 80047a2:	6031      	str	r1, [r6, #0]
 80047a4:	0606      	lsls	r6, r0, #24
 80047a6:	d501      	bpl.n	80047ac <_printf_i+0xbc>
 80047a8:	681d      	ldr	r5, [r3, #0]
 80047aa:	e003      	b.n	80047b4 <_printf_i+0xc4>
 80047ac:	0645      	lsls	r5, r0, #25
 80047ae:	d5fb      	bpl.n	80047a8 <_printf_i+0xb8>
 80047b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80047b4:	2d00      	cmp	r5, #0
 80047b6:	da03      	bge.n	80047c0 <_printf_i+0xd0>
 80047b8:	232d      	movs	r3, #45	@ 0x2d
 80047ba:	426d      	negs	r5, r5
 80047bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047c0:	4859      	ldr	r0, [pc, #356]	@ (8004928 <_printf_i+0x238>)
 80047c2:	230a      	movs	r3, #10
 80047c4:	e011      	b.n	80047ea <_printf_i+0xfa>
 80047c6:	6821      	ldr	r1, [r4, #0]
 80047c8:	6833      	ldr	r3, [r6, #0]
 80047ca:	0608      	lsls	r0, r1, #24
 80047cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80047d0:	d402      	bmi.n	80047d8 <_printf_i+0xe8>
 80047d2:	0649      	lsls	r1, r1, #25
 80047d4:	bf48      	it	mi
 80047d6:	b2ad      	uxthmi	r5, r5
 80047d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80047da:	4853      	ldr	r0, [pc, #332]	@ (8004928 <_printf_i+0x238>)
 80047dc:	6033      	str	r3, [r6, #0]
 80047de:	bf14      	ite	ne
 80047e0:	230a      	movne	r3, #10
 80047e2:	2308      	moveq	r3, #8
 80047e4:	2100      	movs	r1, #0
 80047e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80047ea:	6866      	ldr	r6, [r4, #4]
 80047ec:	60a6      	str	r6, [r4, #8]
 80047ee:	2e00      	cmp	r6, #0
 80047f0:	bfa2      	ittt	ge
 80047f2:	6821      	ldrge	r1, [r4, #0]
 80047f4:	f021 0104 	bicge.w	r1, r1, #4
 80047f8:	6021      	strge	r1, [r4, #0]
 80047fa:	b90d      	cbnz	r5, 8004800 <_printf_i+0x110>
 80047fc:	2e00      	cmp	r6, #0
 80047fe:	d04b      	beq.n	8004898 <_printf_i+0x1a8>
 8004800:	4616      	mov	r6, r2
 8004802:	fbb5 f1f3 	udiv	r1, r5, r3
 8004806:	fb03 5711 	mls	r7, r3, r1, r5
 800480a:	5dc7      	ldrb	r7, [r0, r7]
 800480c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004810:	462f      	mov	r7, r5
 8004812:	42bb      	cmp	r3, r7
 8004814:	460d      	mov	r5, r1
 8004816:	d9f4      	bls.n	8004802 <_printf_i+0x112>
 8004818:	2b08      	cmp	r3, #8
 800481a:	d10b      	bne.n	8004834 <_printf_i+0x144>
 800481c:	6823      	ldr	r3, [r4, #0]
 800481e:	07df      	lsls	r7, r3, #31
 8004820:	d508      	bpl.n	8004834 <_printf_i+0x144>
 8004822:	6923      	ldr	r3, [r4, #16]
 8004824:	6861      	ldr	r1, [r4, #4]
 8004826:	4299      	cmp	r1, r3
 8004828:	bfde      	ittt	le
 800482a:	2330      	movle	r3, #48	@ 0x30
 800482c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004830:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004834:	1b92      	subs	r2, r2, r6
 8004836:	6122      	str	r2, [r4, #16]
 8004838:	f8cd a000 	str.w	sl, [sp]
 800483c:	464b      	mov	r3, r9
 800483e:	aa03      	add	r2, sp, #12
 8004840:	4621      	mov	r1, r4
 8004842:	4640      	mov	r0, r8
 8004844:	f7ff fee6 	bl	8004614 <_printf_common>
 8004848:	3001      	adds	r0, #1
 800484a:	d14a      	bne.n	80048e2 <_printf_i+0x1f2>
 800484c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004850:	b004      	add	sp, #16
 8004852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004856:	6823      	ldr	r3, [r4, #0]
 8004858:	f043 0320 	orr.w	r3, r3, #32
 800485c:	6023      	str	r3, [r4, #0]
 800485e:	4833      	ldr	r0, [pc, #204]	@ (800492c <_printf_i+0x23c>)
 8004860:	2778      	movs	r7, #120	@ 0x78
 8004862:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004866:	6823      	ldr	r3, [r4, #0]
 8004868:	6831      	ldr	r1, [r6, #0]
 800486a:	061f      	lsls	r7, r3, #24
 800486c:	f851 5b04 	ldr.w	r5, [r1], #4
 8004870:	d402      	bmi.n	8004878 <_printf_i+0x188>
 8004872:	065f      	lsls	r7, r3, #25
 8004874:	bf48      	it	mi
 8004876:	b2ad      	uxthmi	r5, r5
 8004878:	6031      	str	r1, [r6, #0]
 800487a:	07d9      	lsls	r1, r3, #31
 800487c:	bf44      	itt	mi
 800487e:	f043 0320 	orrmi.w	r3, r3, #32
 8004882:	6023      	strmi	r3, [r4, #0]
 8004884:	b11d      	cbz	r5, 800488e <_printf_i+0x19e>
 8004886:	2310      	movs	r3, #16
 8004888:	e7ac      	b.n	80047e4 <_printf_i+0xf4>
 800488a:	4827      	ldr	r0, [pc, #156]	@ (8004928 <_printf_i+0x238>)
 800488c:	e7e9      	b.n	8004862 <_printf_i+0x172>
 800488e:	6823      	ldr	r3, [r4, #0]
 8004890:	f023 0320 	bic.w	r3, r3, #32
 8004894:	6023      	str	r3, [r4, #0]
 8004896:	e7f6      	b.n	8004886 <_printf_i+0x196>
 8004898:	4616      	mov	r6, r2
 800489a:	e7bd      	b.n	8004818 <_printf_i+0x128>
 800489c:	6833      	ldr	r3, [r6, #0]
 800489e:	6825      	ldr	r5, [r4, #0]
 80048a0:	6961      	ldr	r1, [r4, #20]
 80048a2:	1d18      	adds	r0, r3, #4
 80048a4:	6030      	str	r0, [r6, #0]
 80048a6:	062e      	lsls	r6, r5, #24
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	d501      	bpl.n	80048b0 <_printf_i+0x1c0>
 80048ac:	6019      	str	r1, [r3, #0]
 80048ae:	e002      	b.n	80048b6 <_printf_i+0x1c6>
 80048b0:	0668      	lsls	r0, r5, #25
 80048b2:	d5fb      	bpl.n	80048ac <_printf_i+0x1bc>
 80048b4:	8019      	strh	r1, [r3, #0]
 80048b6:	2300      	movs	r3, #0
 80048b8:	6123      	str	r3, [r4, #16]
 80048ba:	4616      	mov	r6, r2
 80048bc:	e7bc      	b.n	8004838 <_printf_i+0x148>
 80048be:	6833      	ldr	r3, [r6, #0]
 80048c0:	1d1a      	adds	r2, r3, #4
 80048c2:	6032      	str	r2, [r6, #0]
 80048c4:	681e      	ldr	r6, [r3, #0]
 80048c6:	6862      	ldr	r2, [r4, #4]
 80048c8:	2100      	movs	r1, #0
 80048ca:	4630      	mov	r0, r6
 80048cc:	f7fb fc88 	bl	80001e0 <memchr>
 80048d0:	b108      	cbz	r0, 80048d6 <_printf_i+0x1e6>
 80048d2:	1b80      	subs	r0, r0, r6
 80048d4:	6060      	str	r0, [r4, #4]
 80048d6:	6863      	ldr	r3, [r4, #4]
 80048d8:	6123      	str	r3, [r4, #16]
 80048da:	2300      	movs	r3, #0
 80048dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048e0:	e7aa      	b.n	8004838 <_printf_i+0x148>
 80048e2:	6923      	ldr	r3, [r4, #16]
 80048e4:	4632      	mov	r2, r6
 80048e6:	4649      	mov	r1, r9
 80048e8:	4640      	mov	r0, r8
 80048ea:	47d0      	blx	sl
 80048ec:	3001      	adds	r0, #1
 80048ee:	d0ad      	beq.n	800484c <_printf_i+0x15c>
 80048f0:	6823      	ldr	r3, [r4, #0]
 80048f2:	079b      	lsls	r3, r3, #30
 80048f4:	d413      	bmi.n	800491e <_printf_i+0x22e>
 80048f6:	68e0      	ldr	r0, [r4, #12]
 80048f8:	9b03      	ldr	r3, [sp, #12]
 80048fa:	4298      	cmp	r0, r3
 80048fc:	bfb8      	it	lt
 80048fe:	4618      	movlt	r0, r3
 8004900:	e7a6      	b.n	8004850 <_printf_i+0x160>
 8004902:	2301      	movs	r3, #1
 8004904:	4632      	mov	r2, r6
 8004906:	4649      	mov	r1, r9
 8004908:	4640      	mov	r0, r8
 800490a:	47d0      	blx	sl
 800490c:	3001      	adds	r0, #1
 800490e:	d09d      	beq.n	800484c <_printf_i+0x15c>
 8004910:	3501      	adds	r5, #1
 8004912:	68e3      	ldr	r3, [r4, #12]
 8004914:	9903      	ldr	r1, [sp, #12]
 8004916:	1a5b      	subs	r3, r3, r1
 8004918:	42ab      	cmp	r3, r5
 800491a:	dcf2      	bgt.n	8004902 <_printf_i+0x212>
 800491c:	e7eb      	b.n	80048f6 <_printf_i+0x206>
 800491e:	2500      	movs	r5, #0
 8004920:	f104 0619 	add.w	r6, r4, #25
 8004924:	e7f5      	b.n	8004912 <_printf_i+0x222>
 8004926:	bf00      	nop
 8004928:	08005099 	.word	0x08005099
 800492c:	080050aa 	.word	0x080050aa

08004930 <__sflush_r>:
 8004930:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004938:	0716      	lsls	r6, r2, #28
 800493a:	4605      	mov	r5, r0
 800493c:	460c      	mov	r4, r1
 800493e:	d454      	bmi.n	80049ea <__sflush_r+0xba>
 8004940:	684b      	ldr	r3, [r1, #4]
 8004942:	2b00      	cmp	r3, #0
 8004944:	dc02      	bgt.n	800494c <__sflush_r+0x1c>
 8004946:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004948:	2b00      	cmp	r3, #0
 800494a:	dd48      	ble.n	80049de <__sflush_r+0xae>
 800494c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800494e:	2e00      	cmp	r6, #0
 8004950:	d045      	beq.n	80049de <__sflush_r+0xae>
 8004952:	2300      	movs	r3, #0
 8004954:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004958:	682f      	ldr	r7, [r5, #0]
 800495a:	6a21      	ldr	r1, [r4, #32]
 800495c:	602b      	str	r3, [r5, #0]
 800495e:	d030      	beq.n	80049c2 <__sflush_r+0x92>
 8004960:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004962:	89a3      	ldrh	r3, [r4, #12]
 8004964:	0759      	lsls	r1, r3, #29
 8004966:	d505      	bpl.n	8004974 <__sflush_r+0x44>
 8004968:	6863      	ldr	r3, [r4, #4]
 800496a:	1ad2      	subs	r2, r2, r3
 800496c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800496e:	b10b      	cbz	r3, 8004974 <__sflush_r+0x44>
 8004970:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004972:	1ad2      	subs	r2, r2, r3
 8004974:	2300      	movs	r3, #0
 8004976:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004978:	6a21      	ldr	r1, [r4, #32]
 800497a:	4628      	mov	r0, r5
 800497c:	47b0      	blx	r6
 800497e:	1c43      	adds	r3, r0, #1
 8004980:	89a3      	ldrh	r3, [r4, #12]
 8004982:	d106      	bne.n	8004992 <__sflush_r+0x62>
 8004984:	6829      	ldr	r1, [r5, #0]
 8004986:	291d      	cmp	r1, #29
 8004988:	d82b      	bhi.n	80049e2 <__sflush_r+0xb2>
 800498a:	4a2a      	ldr	r2, [pc, #168]	@ (8004a34 <__sflush_r+0x104>)
 800498c:	410a      	asrs	r2, r1
 800498e:	07d6      	lsls	r6, r2, #31
 8004990:	d427      	bmi.n	80049e2 <__sflush_r+0xb2>
 8004992:	2200      	movs	r2, #0
 8004994:	6062      	str	r2, [r4, #4]
 8004996:	04d9      	lsls	r1, r3, #19
 8004998:	6922      	ldr	r2, [r4, #16]
 800499a:	6022      	str	r2, [r4, #0]
 800499c:	d504      	bpl.n	80049a8 <__sflush_r+0x78>
 800499e:	1c42      	adds	r2, r0, #1
 80049a0:	d101      	bne.n	80049a6 <__sflush_r+0x76>
 80049a2:	682b      	ldr	r3, [r5, #0]
 80049a4:	b903      	cbnz	r3, 80049a8 <__sflush_r+0x78>
 80049a6:	6560      	str	r0, [r4, #84]	@ 0x54
 80049a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80049aa:	602f      	str	r7, [r5, #0]
 80049ac:	b1b9      	cbz	r1, 80049de <__sflush_r+0xae>
 80049ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80049b2:	4299      	cmp	r1, r3
 80049b4:	d002      	beq.n	80049bc <__sflush_r+0x8c>
 80049b6:	4628      	mov	r0, r5
 80049b8:	f7ff fb48 	bl	800404c <_free_r>
 80049bc:	2300      	movs	r3, #0
 80049be:	6363      	str	r3, [r4, #52]	@ 0x34
 80049c0:	e00d      	b.n	80049de <__sflush_r+0xae>
 80049c2:	2301      	movs	r3, #1
 80049c4:	4628      	mov	r0, r5
 80049c6:	47b0      	blx	r6
 80049c8:	4602      	mov	r2, r0
 80049ca:	1c50      	adds	r0, r2, #1
 80049cc:	d1c9      	bne.n	8004962 <__sflush_r+0x32>
 80049ce:	682b      	ldr	r3, [r5, #0]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d0c6      	beq.n	8004962 <__sflush_r+0x32>
 80049d4:	2b1d      	cmp	r3, #29
 80049d6:	d001      	beq.n	80049dc <__sflush_r+0xac>
 80049d8:	2b16      	cmp	r3, #22
 80049da:	d11e      	bne.n	8004a1a <__sflush_r+0xea>
 80049dc:	602f      	str	r7, [r5, #0]
 80049de:	2000      	movs	r0, #0
 80049e0:	e022      	b.n	8004a28 <__sflush_r+0xf8>
 80049e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049e6:	b21b      	sxth	r3, r3
 80049e8:	e01b      	b.n	8004a22 <__sflush_r+0xf2>
 80049ea:	690f      	ldr	r7, [r1, #16]
 80049ec:	2f00      	cmp	r7, #0
 80049ee:	d0f6      	beq.n	80049de <__sflush_r+0xae>
 80049f0:	0793      	lsls	r3, r2, #30
 80049f2:	680e      	ldr	r6, [r1, #0]
 80049f4:	bf08      	it	eq
 80049f6:	694b      	ldreq	r3, [r1, #20]
 80049f8:	600f      	str	r7, [r1, #0]
 80049fa:	bf18      	it	ne
 80049fc:	2300      	movne	r3, #0
 80049fe:	eba6 0807 	sub.w	r8, r6, r7
 8004a02:	608b      	str	r3, [r1, #8]
 8004a04:	f1b8 0f00 	cmp.w	r8, #0
 8004a08:	dde9      	ble.n	80049de <__sflush_r+0xae>
 8004a0a:	6a21      	ldr	r1, [r4, #32]
 8004a0c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004a0e:	4643      	mov	r3, r8
 8004a10:	463a      	mov	r2, r7
 8004a12:	4628      	mov	r0, r5
 8004a14:	47b0      	blx	r6
 8004a16:	2800      	cmp	r0, #0
 8004a18:	dc08      	bgt.n	8004a2c <__sflush_r+0xfc>
 8004a1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a22:	81a3      	strh	r3, [r4, #12]
 8004a24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004a28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a2c:	4407      	add	r7, r0
 8004a2e:	eba8 0800 	sub.w	r8, r8, r0
 8004a32:	e7e7      	b.n	8004a04 <__sflush_r+0xd4>
 8004a34:	dfbffffe 	.word	0xdfbffffe

08004a38 <_fflush_r>:
 8004a38:	b538      	push	{r3, r4, r5, lr}
 8004a3a:	690b      	ldr	r3, [r1, #16]
 8004a3c:	4605      	mov	r5, r0
 8004a3e:	460c      	mov	r4, r1
 8004a40:	b913      	cbnz	r3, 8004a48 <_fflush_r+0x10>
 8004a42:	2500      	movs	r5, #0
 8004a44:	4628      	mov	r0, r5
 8004a46:	bd38      	pop	{r3, r4, r5, pc}
 8004a48:	b118      	cbz	r0, 8004a52 <_fflush_r+0x1a>
 8004a4a:	6a03      	ldr	r3, [r0, #32]
 8004a4c:	b90b      	cbnz	r3, 8004a52 <_fflush_r+0x1a>
 8004a4e:	f7ff f9ef 	bl	8003e30 <__sinit>
 8004a52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d0f3      	beq.n	8004a42 <_fflush_r+0xa>
 8004a5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004a5c:	07d0      	lsls	r0, r2, #31
 8004a5e:	d404      	bmi.n	8004a6a <_fflush_r+0x32>
 8004a60:	0599      	lsls	r1, r3, #22
 8004a62:	d402      	bmi.n	8004a6a <_fflush_r+0x32>
 8004a64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a66:	f7ff fae0 	bl	800402a <__retarget_lock_acquire_recursive>
 8004a6a:	4628      	mov	r0, r5
 8004a6c:	4621      	mov	r1, r4
 8004a6e:	f7ff ff5f 	bl	8004930 <__sflush_r>
 8004a72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004a74:	07da      	lsls	r2, r3, #31
 8004a76:	4605      	mov	r5, r0
 8004a78:	d4e4      	bmi.n	8004a44 <_fflush_r+0xc>
 8004a7a:	89a3      	ldrh	r3, [r4, #12]
 8004a7c:	059b      	lsls	r3, r3, #22
 8004a7e:	d4e1      	bmi.n	8004a44 <_fflush_r+0xc>
 8004a80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004a82:	f7ff fad3 	bl	800402c <__retarget_lock_release_recursive>
 8004a86:	e7dd      	b.n	8004a44 <_fflush_r+0xc>

08004a88 <__sread>:
 8004a88:	b510      	push	{r4, lr}
 8004a8a:	460c      	mov	r4, r1
 8004a8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a90:	f000 f9c0 	bl	8004e14 <_read_r>
 8004a94:	2800      	cmp	r0, #0
 8004a96:	bfab      	itete	ge
 8004a98:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004a9a:	89a3      	ldrhlt	r3, [r4, #12]
 8004a9c:	181b      	addge	r3, r3, r0
 8004a9e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004aa2:	bfac      	ite	ge
 8004aa4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004aa6:	81a3      	strhlt	r3, [r4, #12]
 8004aa8:	bd10      	pop	{r4, pc}

08004aaa <__swrite>:
 8004aaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004aae:	461f      	mov	r7, r3
 8004ab0:	898b      	ldrh	r3, [r1, #12]
 8004ab2:	05db      	lsls	r3, r3, #23
 8004ab4:	4605      	mov	r5, r0
 8004ab6:	460c      	mov	r4, r1
 8004ab8:	4616      	mov	r6, r2
 8004aba:	d505      	bpl.n	8004ac8 <__swrite+0x1e>
 8004abc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ac0:	2302      	movs	r3, #2
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f000 f994 	bl	8004df0 <_lseek_r>
 8004ac8:	89a3      	ldrh	r3, [r4, #12]
 8004aca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ace:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ad2:	81a3      	strh	r3, [r4, #12]
 8004ad4:	4632      	mov	r2, r6
 8004ad6:	463b      	mov	r3, r7
 8004ad8:	4628      	mov	r0, r5
 8004ada:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ade:	f000 b9ab 	b.w	8004e38 <_write_r>

08004ae2 <__sseek>:
 8004ae2:	b510      	push	{r4, lr}
 8004ae4:	460c      	mov	r4, r1
 8004ae6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004aea:	f000 f981 	bl	8004df0 <_lseek_r>
 8004aee:	1c43      	adds	r3, r0, #1
 8004af0:	89a3      	ldrh	r3, [r4, #12]
 8004af2:	bf15      	itete	ne
 8004af4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004af6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004afa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004afe:	81a3      	strheq	r3, [r4, #12]
 8004b00:	bf18      	it	ne
 8004b02:	81a3      	strhne	r3, [r4, #12]
 8004b04:	bd10      	pop	{r4, pc}

08004b06 <__sclose>:
 8004b06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b0a:	f000 b93f 	b.w	8004d8c <_close_r>

08004b0e <_realloc_r>:
 8004b0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b12:	4680      	mov	r8, r0
 8004b14:	4615      	mov	r5, r2
 8004b16:	460c      	mov	r4, r1
 8004b18:	b921      	cbnz	r1, 8004b24 <_realloc_r+0x16>
 8004b1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b1e:	4611      	mov	r1, r2
 8004b20:	f7ff b84e 	b.w	8003bc0 <_malloc_r>
 8004b24:	b92a      	cbnz	r2, 8004b32 <_realloc_r+0x24>
 8004b26:	f7ff fa91 	bl	800404c <_free_r>
 8004b2a:	2400      	movs	r4, #0
 8004b2c:	4620      	mov	r0, r4
 8004b2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b32:	f000 f993 	bl	8004e5c <_malloc_usable_size_r>
 8004b36:	4285      	cmp	r5, r0
 8004b38:	4606      	mov	r6, r0
 8004b3a:	d802      	bhi.n	8004b42 <_realloc_r+0x34>
 8004b3c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004b40:	d8f4      	bhi.n	8004b2c <_realloc_r+0x1e>
 8004b42:	4629      	mov	r1, r5
 8004b44:	4640      	mov	r0, r8
 8004b46:	f7ff f83b 	bl	8003bc0 <_malloc_r>
 8004b4a:	4607      	mov	r7, r0
 8004b4c:	2800      	cmp	r0, #0
 8004b4e:	d0ec      	beq.n	8004b2a <_realloc_r+0x1c>
 8004b50:	42b5      	cmp	r5, r6
 8004b52:	462a      	mov	r2, r5
 8004b54:	4621      	mov	r1, r4
 8004b56:	bf28      	it	cs
 8004b58:	4632      	movcs	r2, r6
 8004b5a:	f7ff fa68 	bl	800402e <memcpy>
 8004b5e:	4621      	mov	r1, r4
 8004b60:	4640      	mov	r0, r8
 8004b62:	f7ff fa73 	bl	800404c <_free_r>
 8004b66:	463c      	mov	r4, r7
 8004b68:	e7e0      	b.n	8004b2c <_realloc_r+0x1e>

08004b6a <__swbuf_r>:
 8004b6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b6c:	460e      	mov	r6, r1
 8004b6e:	4614      	mov	r4, r2
 8004b70:	4605      	mov	r5, r0
 8004b72:	b118      	cbz	r0, 8004b7c <__swbuf_r+0x12>
 8004b74:	6a03      	ldr	r3, [r0, #32]
 8004b76:	b90b      	cbnz	r3, 8004b7c <__swbuf_r+0x12>
 8004b78:	f7ff f95a 	bl	8003e30 <__sinit>
 8004b7c:	69a3      	ldr	r3, [r4, #24]
 8004b7e:	60a3      	str	r3, [r4, #8]
 8004b80:	89a3      	ldrh	r3, [r4, #12]
 8004b82:	071a      	lsls	r2, r3, #28
 8004b84:	d501      	bpl.n	8004b8a <__swbuf_r+0x20>
 8004b86:	6923      	ldr	r3, [r4, #16]
 8004b88:	b943      	cbnz	r3, 8004b9c <__swbuf_r+0x32>
 8004b8a:	4621      	mov	r1, r4
 8004b8c:	4628      	mov	r0, r5
 8004b8e:	f000 f82b 	bl	8004be8 <__swsetup_r>
 8004b92:	b118      	cbz	r0, 8004b9c <__swbuf_r+0x32>
 8004b94:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004b98:	4638      	mov	r0, r7
 8004b9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b9c:	6823      	ldr	r3, [r4, #0]
 8004b9e:	6922      	ldr	r2, [r4, #16]
 8004ba0:	1a98      	subs	r0, r3, r2
 8004ba2:	6963      	ldr	r3, [r4, #20]
 8004ba4:	b2f6      	uxtb	r6, r6
 8004ba6:	4283      	cmp	r3, r0
 8004ba8:	4637      	mov	r7, r6
 8004baa:	dc05      	bgt.n	8004bb8 <__swbuf_r+0x4e>
 8004bac:	4621      	mov	r1, r4
 8004bae:	4628      	mov	r0, r5
 8004bb0:	f7ff ff42 	bl	8004a38 <_fflush_r>
 8004bb4:	2800      	cmp	r0, #0
 8004bb6:	d1ed      	bne.n	8004b94 <__swbuf_r+0x2a>
 8004bb8:	68a3      	ldr	r3, [r4, #8]
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	60a3      	str	r3, [r4, #8]
 8004bbe:	6823      	ldr	r3, [r4, #0]
 8004bc0:	1c5a      	adds	r2, r3, #1
 8004bc2:	6022      	str	r2, [r4, #0]
 8004bc4:	701e      	strb	r6, [r3, #0]
 8004bc6:	6962      	ldr	r2, [r4, #20]
 8004bc8:	1c43      	adds	r3, r0, #1
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d004      	beq.n	8004bd8 <__swbuf_r+0x6e>
 8004bce:	89a3      	ldrh	r3, [r4, #12]
 8004bd0:	07db      	lsls	r3, r3, #31
 8004bd2:	d5e1      	bpl.n	8004b98 <__swbuf_r+0x2e>
 8004bd4:	2e0a      	cmp	r6, #10
 8004bd6:	d1df      	bne.n	8004b98 <__swbuf_r+0x2e>
 8004bd8:	4621      	mov	r1, r4
 8004bda:	4628      	mov	r0, r5
 8004bdc:	f7ff ff2c 	bl	8004a38 <_fflush_r>
 8004be0:	2800      	cmp	r0, #0
 8004be2:	d0d9      	beq.n	8004b98 <__swbuf_r+0x2e>
 8004be4:	e7d6      	b.n	8004b94 <__swbuf_r+0x2a>
	...

08004be8 <__swsetup_r>:
 8004be8:	b538      	push	{r3, r4, r5, lr}
 8004bea:	4b29      	ldr	r3, [pc, #164]	@ (8004c90 <__swsetup_r+0xa8>)
 8004bec:	4605      	mov	r5, r0
 8004bee:	6818      	ldr	r0, [r3, #0]
 8004bf0:	460c      	mov	r4, r1
 8004bf2:	b118      	cbz	r0, 8004bfc <__swsetup_r+0x14>
 8004bf4:	6a03      	ldr	r3, [r0, #32]
 8004bf6:	b90b      	cbnz	r3, 8004bfc <__swsetup_r+0x14>
 8004bf8:	f7ff f91a 	bl	8003e30 <__sinit>
 8004bfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c00:	0719      	lsls	r1, r3, #28
 8004c02:	d422      	bmi.n	8004c4a <__swsetup_r+0x62>
 8004c04:	06da      	lsls	r2, r3, #27
 8004c06:	d407      	bmi.n	8004c18 <__swsetup_r+0x30>
 8004c08:	2209      	movs	r2, #9
 8004c0a:	602a      	str	r2, [r5, #0]
 8004c0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c10:	81a3      	strh	r3, [r4, #12]
 8004c12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c16:	e033      	b.n	8004c80 <__swsetup_r+0x98>
 8004c18:	0758      	lsls	r0, r3, #29
 8004c1a:	d512      	bpl.n	8004c42 <__swsetup_r+0x5a>
 8004c1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004c1e:	b141      	cbz	r1, 8004c32 <__swsetup_r+0x4a>
 8004c20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004c24:	4299      	cmp	r1, r3
 8004c26:	d002      	beq.n	8004c2e <__swsetup_r+0x46>
 8004c28:	4628      	mov	r0, r5
 8004c2a:	f7ff fa0f 	bl	800404c <_free_r>
 8004c2e:	2300      	movs	r3, #0
 8004c30:	6363      	str	r3, [r4, #52]	@ 0x34
 8004c32:	89a3      	ldrh	r3, [r4, #12]
 8004c34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004c38:	81a3      	strh	r3, [r4, #12]
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	6063      	str	r3, [r4, #4]
 8004c3e:	6923      	ldr	r3, [r4, #16]
 8004c40:	6023      	str	r3, [r4, #0]
 8004c42:	89a3      	ldrh	r3, [r4, #12]
 8004c44:	f043 0308 	orr.w	r3, r3, #8
 8004c48:	81a3      	strh	r3, [r4, #12]
 8004c4a:	6923      	ldr	r3, [r4, #16]
 8004c4c:	b94b      	cbnz	r3, 8004c62 <__swsetup_r+0x7a>
 8004c4e:	89a3      	ldrh	r3, [r4, #12]
 8004c50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004c54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c58:	d003      	beq.n	8004c62 <__swsetup_r+0x7a>
 8004c5a:	4621      	mov	r1, r4
 8004c5c:	4628      	mov	r0, r5
 8004c5e:	f000 f83f 	bl	8004ce0 <__smakebuf_r>
 8004c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c66:	f013 0201 	ands.w	r2, r3, #1
 8004c6a:	d00a      	beq.n	8004c82 <__swsetup_r+0x9a>
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	60a2      	str	r2, [r4, #8]
 8004c70:	6962      	ldr	r2, [r4, #20]
 8004c72:	4252      	negs	r2, r2
 8004c74:	61a2      	str	r2, [r4, #24]
 8004c76:	6922      	ldr	r2, [r4, #16]
 8004c78:	b942      	cbnz	r2, 8004c8c <__swsetup_r+0xa4>
 8004c7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004c7e:	d1c5      	bne.n	8004c0c <__swsetup_r+0x24>
 8004c80:	bd38      	pop	{r3, r4, r5, pc}
 8004c82:	0799      	lsls	r1, r3, #30
 8004c84:	bf58      	it	pl
 8004c86:	6962      	ldrpl	r2, [r4, #20]
 8004c88:	60a2      	str	r2, [r4, #8]
 8004c8a:	e7f4      	b.n	8004c76 <__swsetup_r+0x8e>
 8004c8c:	2000      	movs	r0, #0
 8004c8e:	e7f7      	b.n	8004c80 <__swsetup_r+0x98>
 8004c90:	2000016c 	.word	0x2000016c

08004c94 <__swhatbuf_r>:
 8004c94:	b570      	push	{r4, r5, r6, lr}
 8004c96:	460c      	mov	r4, r1
 8004c98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c9c:	2900      	cmp	r1, #0
 8004c9e:	b096      	sub	sp, #88	@ 0x58
 8004ca0:	4615      	mov	r5, r2
 8004ca2:	461e      	mov	r6, r3
 8004ca4:	da0d      	bge.n	8004cc2 <__swhatbuf_r+0x2e>
 8004ca6:	89a3      	ldrh	r3, [r4, #12]
 8004ca8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004cac:	f04f 0100 	mov.w	r1, #0
 8004cb0:	bf14      	ite	ne
 8004cb2:	2340      	movne	r3, #64	@ 0x40
 8004cb4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004cb8:	2000      	movs	r0, #0
 8004cba:	6031      	str	r1, [r6, #0]
 8004cbc:	602b      	str	r3, [r5, #0]
 8004cbe:	b016      	add	sp, #88	@ 0x58
 8004cc0:	bd70      	pop	{r4, r5, r6, pc}
 8004cc2:	466a      	mov	r2, sp
 8004cc4:	f000 f872 	bl	8004dac <_fstat_r>
 8004cc8:	2800      	cmp	r0, #0
 8004cca:	dbec      	blt.n	8004ca6 <__swhatbuf_r+0x12>
 8004ccc:	9901      	ldr	r1, [sp, #4]
 8004cce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004cd2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004cd6:	4259      	negs	r1, r3
 8004cd8:	4159      	adcs	r1, r3
 8004cda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004cde:	e7eb      	b.n	8004cb8 <__swhatbuf_r+0x24>

08004ce0 <__smakebuf_r>:
 8004ce0:	898b      	ldrh	r3, [r1, #12]
 8004ce2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ce4:	079d      	lsls	r5, r3, #30
 8004ce6:	4606      	mov	r6, r0
 8004ce8:	460c      	mov	r4, r1
 8004cea:	d507      	bpl.n	8004cfc <__smakebuf_r+0x1c>
 8004cec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004cf0:	6023      	str	r3, [r4, #0]
 8004cf2:	6123      	str	r3, [r4, #16]
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	6163      	str	r3, [r4, #20]
 8004cf8:	b003      	add	sp, #12
 8004cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cfc:	ab01      	add	r3, sp, #4
 8004cfe:	466a      	mov	r2, sp
 8004d00:	f7ff ffc8 	bl	8004c94 <__swhatbuf_r>
 8004d04:	9f00      	ldr	r7, [sp, #0]
 8004d06:	4605      	mov	r5, r0
 8004d08:	4639      	mov	r1, r7
 8004d0a:	4630      	mov	r0, r6
 8004d0c:	f7fe ff58 	bl	8003bc0 <_malloc_r>
 8004d10:	b948      	cbnz	r0, 8004d26 <__smakebuf_r+0x46>
 8004d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d16:	059a      	lsls	r2, r3, #22
 8004d18:	d4ee      	bmi.n	8004cf8 <__smakebuf_r+0x18>
 8004d1a:	f023 0303 	bic.w	r3, r3, #3
 8004d1e:	f043 0302 	orr.w	r3, r3, #2
 8004d22:	81a3      	strh	r3, [r4, #12]
 8004d24:	e7e2      	b.n	8004cec <__smakebuf_r+0xc>
 8004d26:	89a3      	ldrh	r3, [r4, #12]
 8004d28:	6020      	str	r0, [r4, #0]
 8004d2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d2e:	81a3      	strh	r3, [r4, #12]
 8004d30:	9b01      	ldr	r3, [sp, #4]
 8004d32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004d36:	b15b      	cbz	r3, 8004d50 <__smakebuf_r+0x70>
 8004d38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d3c:	4630      	mov	r0, r6
 8004d3e:	f000 f847 	bl	8004dd0 <_isatty_r>
 8004d42:	b128      	cbz	r0, 8004d50 <__smakebuf_r+0x70>
 8004d44:	89a3      	ldrh	r3, [r4, #12]
 8004d46:	f023 0303 	bic.w	r3, r3, #3
 8004d4a:	f043 0301 	orr.w	r3, r3, #1
 8004d4e:	81a3      	strh	r3, [r4, #12]
 8004d50:	89a3      	ldrh	r3, [r4, #12]
 8004d52:	431d      	orrs	r5, r3
 8004d54:	81a5      	strh	r5, [r4, #12]
 8004d56:	e7cf      	b.n	8004cf8 <__smakebuf_r+0x18>

08004d58 <memmove>:
 8004d58:	4288      	cmp	r0, r1
 8004d5a:	b510      	push	{r4, lr}
 8004d5c:	eb01 0402 	add.w	r4, r1, r2
 8004d60:	d902      	bls.n	8004d68 <memmove+0x10>
 8004d62:	4284      	cmp	r4, r0
 8004d64:	4623      	mov	r3, r4
 8004d66:	d807      	bhi.n	8004d78 <memmove+0x20>
 8004d68:	1e43      	subs	r3, r0, #1
 8004d6a:	42a1      	cmp	r1, r4
 8004d6c:	d008      	beq.n	8004d80 <memmove+0x28>
 8004d6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004d76:	e7f8      	b.n	8004d6a <memmove+0x12>
 8004d78:	4402      	add	r2, r0
 8004d7a:	4601      	mov	r1, r0
 8004d7c:	428a      	cmp	r2, r1
 8004d7e:	d100      	bne.n	8004d82 <memmove+0x2a>
 8004d80:	bd10      	pop	{r4, pc}
 8004d82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004d8a:	e7f7      	b.n	8004d7c <memmove+0x24>

08004d8c <_close_r>:
 8004d8c:	b538      	push	{r3, r4, r5, lr}
 8004d8e:	4d06      	ldr	r5, [pc, #24]	@ (8004da8 <_close_r+0x1c>)
 8004d90:	2300      	movs	r3, #0
 8004d92:	4604      	mov	r4, r0
 8004d94:	4608      	mov	r0, r1
 8004d96:	602b      	str	r3, [r5, #0]
 8004d98:	f7fc fd90 	bl	80018bc <_close>
 8004d9c:	1c43      	adds	r3, r0, #1
 8004d9e:	d102      	bne.n	8004da6 <_close_r+0x1a>
 8004da0:	682b      	ldr	r3, [r5, #0]
 8004da2:	b103      	cbz	r3, 8004da6 <_close_r+0x1a>
 8004da4:	6023      	str	r3, [r4, #0]
 8004da6:	bd38      	pop	{r3, r4, r5, pc}
 8004da8:	200004c4 	.word	0x200004c4

08004dac <_fstat_r>:
 8004dac:	b538      	push	{r3, r4, r5, lr}
 8004dae:	4d07      	ldr	r5, [pc, #28]	@ (8004dcc <_fstat_r+0x20>)
 8004db0:	2300      	movs	r3, #0
 8004db2:	4604      	mov	r4, r0
 8004db4:	4608      	mov	r0, r1
 8004db6:	4611      	mov	r1, r2
 8004db8:	602b      	str	r3, [r5, #0]
 8004dba:	f7fc fd8b 	bl	80018d4 <_fstat>
 8004dbe:	1c43      	adds	r3, r0, #1
 8004dc0:	d102      	bne.n	8004dc8 <_fstat_r+0x1c>
 8004dc2:	682b      	ldr	r3, [r5, #0]
 8004dc4:	b103      	cbz	r3, 8004dc8 <_fstat_r+0x1c>
 8004dc6:	6023      	str	r3, [r4, #0]
 8004dc8:	bd38      	pop	{r3, r4, r5, pc}
 8004dca:	bf00      	nop
 8004dcc:	200004c4 	.word	0x200004c4

08004dd0 <_isatty_r>:
 8004dd0:	b538      	push	{r3, r4, r5, lr}
 8004dd2:	4d06      	ldr	r5, [pc, #24]	@ (8004dec <_isatty_r+0x1c>)
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	4604      	mov	r4, r0
 8004dd8:	4608      	mov	r0, r1
 8004dda:	602b      	str	r3, [r5, #0]
 8004ddc:	f7fc fd8a 	bl	80018f4 <_isatty>
 8004de0:	1c43      	adds	r3, r0, #1
 8004de2:	d102      	bne.n	8004dea <_isatty_r+0x1a>
 8004de4:	682b      	ldr	r3, [r5, #0]
 8004de6:	b103      	cbz	r3, 8004dea <_isatty_r+0x1a>
 8004de8:	6023      	str	r3, [r4, #0]
 8004dea:	bd38      	pop	{r3, r4, r5, pc}
 8004dec:	200004c4 	.word	0x200004c4

08004df0 <_lseek_r>:
 8004df0:	b538      	push	{r3, r4, r5, lr}
 8004df2:	4d07      	ldr	r5, [pc, #28]	@ (8004e10 <_lseek_r+0x20>)
 8004df4:	4604      	mov	r4, r0
 8004df6:	4608      	mov	r0, r1
 8004df8:	4611      	mov	r1, r2
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	602a      	str	r2, [r5, #0]
 8004dfe:	461a      	mov	r2, r3
 8004e00:	f7fc fd83 	bl	800190a <_lseek>
 8004e04:	1c43      	adds	r3, r0, #1
 8004e06:	d102      	bne.n	8004e0e <_lseek_r+0x1e>
 8004e08:	682b      	ldr	r3, [r5, #0]
 8004e0a:	b103      	cbz	r3, 8004e0e <_lseek_r+0x1e>
 8004e0c:	6023      	str	r3, [r4, #0]
 8004e0e:	bd38      	pop	{r3, r4, r5, pc}
 8004e10:	200004c4 	.word	0x200004c4

08004e14 <_read_r>:
 8004e14:	b538      	push	{r3, r4, r5, lr}
 8004e16:	4d07      	ldr	r5, [pc, #28]	@ (8004e34 <_read_r+0x20>)
 8004e18:	4604      	mov	r4, r0
 8004e1a:	4608      	mov	r0, r1
 8004e1c:	4611      	mov	r1, r2
 8004e1e:	2200      	movs	r2, #0
 8004e20:	602a      	str	r2, [r5, #0]
 8004e22:	461a      	mov	r2, r3
 8004e24:	f7fc fd00 	bl	8001828 <_read>
 8004e28:	1c43      	adds	r3, r0, #1
 8004e2a:	d102      	bne.n	8004e32 <_read_r+0x1e>
 8004e2c:	682b      	ldr	r3, [r5, #0]
 8004e2e:	b103      	cbz	r3, 8004e32 <_read_r+0x1e>
 8004e30:	6023      	str	r3, [r4, #0]
 8004e32:	bd38      	pop	{r3, r4, r5, pc}
 8004e34:	200004c4 	.word	0x200004c4

08004e38 <_write_r>:
 8004e38:	b538      	push	{r3, r4, r5, lr}
 8004e3a:	4d07      	ldr	r5, [pc, #28]	@ (8004e58 <_write_r+0x20>)
 8004e3c:	4604      	mov	r4, r0
 8004e3e:	4608      	mov	r0, r1
 8004e40:	4611      	mov	r1, r2
 8004e42:	2200      	movs	r2, #0
 8004e44:	602a      	str	r2, [r5, #0]
 8004e46:	461a      	mov	r2, r3
 8004e48:	f7fc f984 	bl	8001154 <_write>
 8004e4c:	1c43      	adds	r3, r0, #1
 8004e4e:	d102      	bne.n	8004e56 <_write_r+0x1e>
 8004e50:	682b      	ldr	r3, [r5, #0]
 8004e52:	b103      	cbz	r3, 8004e56 <_write_r+0x1e>
 8004e54:	6023      	str	r3, [r4, #0]
 8004e56:	bd38      	pop	{r3, r4, r5, pc}
 8004e58:	200004c4 	.word	0x200004c4

08004e5c <_malloc_usable_size_r>:
 8004e5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e60:	1f18      	subs	r0, r3, #4
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	bfbc      	itt	lt
 8004e66:	580b      	ldrlt	r3, [r1, r0]
 8004e68:	18c0      	addlt	r0, r0, r3
 8004e6a:	4770      	bx	lr

08004e6c <_init>:
 8004e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e6e:	bf00      	nop
 8004e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e72:	bc08      	pop	{r3}
 8004e74:	469e      	mov	lr, r3
 8004e76:	4770      	bx	lr

08004e78 <_fini>:
 8004e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e7a:	bf00      	nop
 8004e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e7e:	bc08      	pop	{r3}
 8004e80:	469e      	mov	lr, r3
 8004e82:	4770      	bx	lr
