<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—lib—beh_lib.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    08-11-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ebff00;">
        53.8%
    </td>
    <td class="headerCovSummaryEntry">
        70
    </td>
    <td class="headerCovSummaryEntry">
        130
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    riscv-dv_u_riscv_pmp_disable_all_regions_test_veer
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #00ff00;">
        100.0%
    </td>
    <td class="headerCovSummaryEntry">
        4
    </td>
    <td class="headerCovSummaryEntry">
        4
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L2"><span class="lineNum">       2</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L3"><span class="lineNum">       3</span>              : //</span>
<span id="L4"><span class="lineNum">       4</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L5"><span class="lineNum">       5</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L6"><span class="lineNum">       6</span>              : // You may obtain a copy of the License at</span>
<span id="L7"><span class="lineNum">       7</span>              : //</span>
<span id="L8"><span class="lineNum">       8</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L9"><span class="lineNum">       9</span>              : //</span>
<span id="L10"><span class="lineNum">      10</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L11"><span class="lineNum">      11</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L12"><span class="lineNum">      12</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L13"><span class="lineNum">      13</span>              : // See the License for the specific language governing permissions and</span>
<span id="L14"><span class="lineNum">      14</span>              : // limitations under the License.</span>
<span id="L15"><span class="lineNum">      15</span>              : </span>
<span id="L16"><span class="lineNum">      16</span>              : // all flops call the rvdff flop</span>
<span id="L17"><span class="lineNum">      17</span>              : </span>
<span id="L18"><span class="lineNum">      18</span>              : </span>
<span id="L19"><span class="lineNum">      19</span>              : module rvdff #( parameter WIDTH=1, SHORT=0 )</span>
<span id="L20"><span class="lineNum">      20</span>              :    (</span>
<span id="L21"><span class="lineNum">      21</span> <span class="tlaUNC tlaBgUNC">           0 :      input logic [WIDTH-1:0] din,</span></span>
<span id="L22"><span class="lineNum">      22</span> <span class="tlaGNC tlaBgGNC">       19712 :      input logic           clk,</span></span>
<span id="L23"><span class="lineNum">      23</span> <span class="tlaGNC">           6 :      input logic                   rst_l,</span></span>
<span id="L24"><span class="lineNum">      24</span>              : </span>
<span id="L25"><span class="lineNum">      25</span> <span class="tlaUNC tlaBgUNC">           0 :      output logic [WIDTH-1:0] dout</span></span>
<span id="L26"><span class="lineNum">      26</span>              :      );</span>
<span id="L27"><span class="lineNum">      27</span>              : </span>
<span id="L28"><span class="lineNum">      28</span>              : if (SHORT == 1) begin</span>
<span id="L29"><span class="lineNum">      29</span>              :    assign dout = din;</span>
<span id="L30"><span class="lineNum">      30</span>              : end</span>
<span id="L31"><span class="lineNum">      31</span>              : else begin</span>
<span id="L32"><span class="lineNum">      32</span>              : `ifdef RV_CLOCKGATE</span>
<span id="L33"><span class="lineNum">      33</span>              :    always @(posedge tb_top.clk) begin</span>
<span id="L34"><span class="lineNum">      34</span>              :       #0 $strobe("CG: %0t %m din %x dout %x clk %b width %d",$time,din,dout,clk,WIDTH);</span>
<span id="L35"><span class="lineNum">      35</span>              :    end</span>
<span id="L36"><span class="lineNum">      36</span>              : `endif</span>
<span id="L37"><span class="lineNum">      37</span>              : </span>
<span id="L38"><span class="lineNum">      38</span> <span class="tlaGNC tlaBgGNC">        9850 :    always_ff @(posedge clk or negedge rst_l) begin</span></span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaGNC">          30 :       if (rst_l == 0)</span></span>
<span id="L40"><span class="lineNum">      40</span> <span class="tlaGNC">          30 :         dout[WIDTH-1:0] &lt;= 0;</span></span>
<span id="L41"><span class="lineNum">      41</span>              :       else</span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaGNC">        9820 :         dout[WIDTH-1:0] &lt;= din[WIDTH-1:0];</span></span>
<span id="L43"><span class="lineNum">      43</span>              :    end</span>
<span id="L44"><span class="lineNum">      44</span>              : </span>
<span id="L45"><span class="lineNum">      45</span>              : end</span>
<span id="L46"><span class="lineNum">      46</span>              : endmodule</span>
<span id="L47"><span class="lineNum">      47</span>              : </span>
<span id="L48"><span class="lineNum">      48</span>              : // rvdff with 2:1 input mux to flop din iff sel==1</span>
<span id="L49"><span class="lineNum">      49</span>              : module rvdffs #( parameter WIDTH=1, SHORT=0 )</span>
<span id="L50"><span class="lineNum">      50</span>              :    (</span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaUNC tlaBgUNC">           0 :      input logic [WIDTH-1:0] din,</span></span>
<span id="L52"><span class="lineNum">      52</span> <span class="tlaUNC">           0 :      input logic             en,</span></span>
<span id="L53"><span class="lineNum">      53</span> <span class="tlaGNC tlaBgGNC">       19712 :      input logic           clk,</span></span>
<span id="L54"><span class="lineNum">      54</span> <span class="tlaGNC">           6 :      input logic                   rst_l,</span></span>
<span id="L55"><span class="lineNum">      55</span> <span class="tlaUNC tlaBgUNC">           0 :      output logic [WIDTH-1:0] dout</span></span>
<span id="L56"><span class="lineNum">      56</span>              :      );</span>
<span id="L57"><span class="lineNum">      57</span>              : </span>
<span id="L58"><span class="lineNum">      58</span>              : if (SHORT == 1) begin : genblock</span>
<span id="L59"><span class="lineNum">      59</span>              :    assign dout = din;</span>
<span id="L60"><span class="lineNum">      60</span>              : end</span>
<span id="L61"><span class="lineNum">      61</span>              : else begin : genblock</span>
<span id="L62"><span class="lineNum">      62</span>              :    rvdff #(WIDTH) dffs (.din((en) ? din[WIDTH-1:0] : dout[WIDTH-1:0]), .*);</span>
<span id="L63"><span class="lineNum">      63</span>              : end</span>
<span id="L64"><span class="lineNum">      64</span>              : </span>
<span id="L65"><span class="lineNum">      65</span>              : endmodule</span>
<span id="L66"><span class="lineNum">      66</span>              : </span>
<span id="L67"><span class="lineNum">      67</span>              : // rvdff with en and clear</span>
<span id="L68"><span class="lineNum">      68</span>              : module rvdffsc #( parameter WIDTH=1, SHORT=0 )</span>
<span id="L69"><span class="lineNum">      69</span>              :    (</span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaGNC tlaBgGNC">        1116 :      input logic [WIDTH-1:0] din,</span></span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaUNC tlaBgUNC">           0 :      input logic             en,</span></span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaUNC">           0 :      input logic             clear,</span></span>
<span id="L73"><span class="lineNum">      73</span> <span class="tlaGNC tlaBgGNC">       78848 :      input logic           clk,</span></span>
<span id="L74"><span class="lineNum">      74</span> <span class="tlaGNC">          24 :      input logic                   rst_l,</span></span>
<span id="L75"><span class="lineNum">      75</span> <span class="tlaUNC tlaBgUNC">           0 :      output logic [WIDTH-1:0] dout</span></span>
<span id="L76"><span class="lineNum">      76</span>              :      );</span>
<span id="L77"><span class="lineNum">      77</span>              : </span>
<span id="L78"><span class="lineNum">      78</span> <span class="tlaUNC">           0 :    logic [WIDTH-1:0]          din_new;</span></span>
<span id="L79"><span class="lineNum">      79</span>              : if (SHORT == 1) begin : genblock</span>
<span id="L80"><span class="lineNum">      80</span>              :    assign dout = din;</span>
<span id="L81"><span class="lineNum">      81</span>              : end</span>
<span id="L82"><span class="lineNum">      82</span>              : else begin : genblock</span>
<span id="L83"><span class="lineNum">      83</span>              :    assign din_new = {WIDTH{~clear}} &amp; (en ? din[WIDTH-1:0] : dout[WIDTH-1:0]);</span>
<span id="L84"><span class="lineNum">      84</span>              :    rvdff #(WIDTH) dffsc (.din(din_new[WIDTH-1:0]), .*);</span>
<span id="L85"><span class="lineNum">      85</span>              : end</span>
<span id="L86"><span class="lineNum">      86</span>              : endmodule</span>
<span id="L87"><span class="lineNum">      87</span>              : </span>
<span id="L88"><span class="lineNum">      88</span>              : // _fpga versions</span>
<span id="L89"><span class="lineNum">      89</span>              : module rvdff_fpga #( parameter WIDTH=1, SHORT=0 )</span>
<span id="L90"><span class="lineNum">      90</span>              :    (</span>
<span id="L91"><span class="lineNum">      91</span> <span class="tlaGNC tlaBgGNC">        1898 :      input logic [WIDTH-1:0] din,</span></span>
<span id="L92"><span class="lineNum">      92</span> <span class="tlaUNC tlaBgUNC">           0 :      input logic           clk,</span></span>
<span id="L93"><span class="lineNum">      93</span> <span class="tlaGNC tlaBgGNC">          12 :      input logic           clken,</span></span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaGNC">       39424 :      input logic           rawclk,</span></span>
<span id="L95"><span class="lineNum">      95</span> <span class="tlaGNC">          12 :      input logic           rst_l,</span></span>
<span id="L96"><span class="lineNum">      96</span>              : </span>
<span id="L97"><span class="lineNum">      97</span> <span class="tlaGNC">        1896 :      output logic [WIDTH-1:0] dout</span></span>
<span id="L98"><span class="lineNum">      98</span>              :      );</span>
<span id="L99"><span class="lineNum">      99</span>              : </span>
<span id="L100"><span class="lineNum">     100</span>              : if (SHORT == 1) begin : genblock</span>
<span id="L101"><span class="lineNum">     101</span>              :    assign dout = din;</span>
<span id="L102"><span class="lineNum">     102</span>              : end</span>
<span id="L103"><span class="lineNum">     103</span>              : else begin : genblock</span>
<span id="L104"><span class="lineNum">     104</span>              :    `ifdef RV_FPGA_OPTIMIZE</span>
<span id="L105"><span class="lineNum">     105</span>              :     rvdffs #(WIDTH) dffs (.clk(rawclk), .en(clken), .*);</span>
<span id="L106"><span class="lineNum">     106</span>              : `else</span>
<span id="L107"><span class="lineNum">     107</span>              :     rvdff #(WIDTH)  dff (.*);</span>
<span id="L108"><span class="lineNum">     108</span>              : `endif</span>
<span id="L109"><span class="lineNum">     109</span>              : end</span>
<span id="L110"><span class="lineNum">     110</span>              : endmodule</span>
<span id="L111"><span class="lineNum">     111</span>              : </span>
<span id="L112"><span class="lineNum">     112</span>              : // rvdff with 2:1 input mux to flop din iff sel==1</span>
<span id="L113"><span class="lineNum">     113</span>              : module rvdffs_fpga #( parameter WIDTH=1, SHORT=0 )</span>
<span id="L114"><span class="lineNum">     114</span>              :    (</span>
<span id="L115"><span class="lineNum">     115</span> <span class="tlaUNC tlaBgUNC">           0 :      input logic [WIDTH-1:0] din,</span></span>
<span id="L116"><span class="lineNum">     116</span> <span class="tlaUNC">           0 :      input logic             en,</span></span>
<span id="L117"><span class="lineNum">     117</span> <span class="tlaUNC">           0 :      input logic           clk,</span></span>
<span id="L118"><span class="lineNum">     118</span> <span class="tlaGNC tlaBgGNC">          12 :      input logic           clken,</span></span>
<span id="L119"><span class="lineNum">     119</span> <span class="tlaGNC">       39424 :      input logic           rawclk,</span></span>
<span id="L120"><span class="lineNum">     120</span> <span class="tlaGNC">          12 :      input logic           rst_l,</span></span>
<span id="L121"><span class="lineNum">     121</span>              : </span>
<span id="L122"><span class="lineNum">     122</span> <span class="tlaUNC tlaBgUNC">           0 :      output logic [WIDTH-1:0] dout</span></span>
<span id="L123"><span class="lineNum">     123</span>              :      );</span>
<span id="L124"><span class="lineNum">     124</span>              : </span>
<span id="L125"><span class="lineNum">     125</span>              : if (SHORT == 1) begin : genblock</span>
<span id="L126"><span class="lineNum">     126</span>              :    assign dout = din;</span>
<span id="L127"><span class="lineNum">     127</span>              : end</span>
<span id="L128"><span class="lineNum">     128</span>              : else begin : genblock</span>
<span id="L129"><span class="lineNum">     129</span>              : `ifdef RV_FPGA_OPTIMIZE</span>
<span id="L130"><span class="lineNum">     130</span>              :    rvdffs #(WIDTH)   dffs (.clk(rawclk), .en(clken &amp; en), .*);</span>
<span id="L131"><span class="lineNum">     131</span>              : `else</span>
<span id="L132"><span class="lineNum">     132</span>              :    rvdffs #(WIDTH)   dffs (.*);</span>
<span id="L133"><span class="lineNum">     133</span>              : `endif</span>
<span id="L134"><span class="lineNum">     134</span>              : end</span>
<span id="L135"><span class="lineNum">     135</span>              : </span>
<span id="L136"><span class="lineNum">     136</span>              : endmodule</span>
<span id="L137"><span class="lineNum">     137</span>              : </span>
<span id="L138"><span class="lineNum">     138</span>              : // rvdff with en and clear</span>
<span id="L139"><span class="lineNum">     139</span>              : module rvdffsc_fpga #( parameter WIDTH=1, SHORT=0 )</span>
<span id="L140"><span class="lineNum">     140</span>              :    (</span>
<span id="L141"><span class="lineNum">     141</span> <span class="tlaGNC tlaBgGNC">          18 :      input logic [WIDTH-1:0] din,</span></span>
<span id="L142"><span class="lineNum">     142</span> <span class="tlaUNC tlaBgUNC">           0 :      input logic             en,</span></span>
<span id="L143"><span class="lineNum">     143</span> <span class="tlaUNC">           0 :      input logic             clear,</span></span>
<span id="L144"><span class="lineNum">     144</span> <span class="tlaUNC">           0 :      input logic             clk,</span></span>
<span id="L145"><span class="lineNum">     145</span> <span class="tlaGNC tlaBgGNC">          18 :      input logic             clken,</span></span>
<span id="L146"><span class="lineNum">     146</span> <span class="tlaGNC">       59136 :      input logic             rawclk,</span></span>
<span id="L147"><span class="lineNum">     147</span> <span class="tlaGNC">          18 :      input logic             rst_l,</span></span>
<span id="L148"><span class="lineNum">     148</span>              : </span>
<span id="L149"><span class="lineNum">     149</span> <span class="tlaUNC tlaBgUNC">           0 :      output logic [WIDTH-1:0] dout</span></span>
<span id="L150"><span class="lineNum">     150</span>              :      );</span>
<span id="L151"><span class="lineNum">     151</span>              : </span>
<span id="L152"><span class="lineNum">     152</span> <span class="tlaUNC">           0 :    logic [WIDTH-1:0]          din_new;</span></span>
<span id="L153"><span class="lineNum">     153</span>              : if (SHORT == 1) begin : genblock</span>
<span id="L154"><span class="lineNum">     154</span>              :    assign dout = din;</span>
<span id="L155"><span class="lineNum">     155</span>              : end</span>
<span id="L156"><span class="lineNum">     156</span>              : else begin : genblock</span>
<span id="L157"><span class="lineNum">     157</span>              : `ifdef RV_FPGA_OPTIMIZE</span>
<span id="L158"><span class="lineNum">     158</span>              :    rvdffs  #(WIDTH)   dffs  (.clk(rawclk), .din(din[WIDTH-1:0] &amp; {WIDTH{~clear}}),.en((en | clear) &amp; clken), .*);</span>
<span id="L159"><span class="lineNum">     159</span>              : `else</span>
<span id="L160"><span class="lineNum">     160</span>              :    rvdffsc #(WIDTH)   dffsc (.*);</span>
<span id="L161"><span class="lineNum">     161</span>              : `endif</span>
<span id="L162"><span class="lineNum">     162</span>              : end</span>
<span id="L163"><span class="lineNum">     163</span>              : endmodule</span>
<span id="L164"><span class="lineNum">     164</span>              : </span>
<span id="L165"><span class="lineNum">     165</span>              : </span>
<span id="L166"><span class="lineNum">     166</span>              : module rvdffe #( parameter WIDTH=1, SHORT=0, OVERRIDE=0 )</span>
<span id="L167"><span class="lineNum">     167</span>              :    (</span>
<span id="L168"><span class="lineNum">     168</span> <span class="tlaGNC tlaBgGNC">           2 :      input  logic [WIDTH-1:0] din,</span></span>
<span id="L169"><span class="lineNum">     169</span> <span class="tlaUNC tlaBgUNC">           0 :      input  logic           en,</span></span>
<span id="L170"><span class="lineNum">     170</span> <span class="tlaGNC tlaBgGNC">       19712 :      input  logic           clk,</span></span>
<span id="L171"><span class="lineNum">     171</span> <span class="tlaGNC">           6 :      input  logic           rst_l,</span></span>
<span id="L172"><span class="lineNum">     172</span>              :      // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L173"><span class="lineNum">     173</span>              :      /*verilator coverage_off*/</span>
<span id="L174"><span class="lineNum">     174</span>              :      input  logic             scan_mode,</span>
<span id="L175"><span class="lineNum">     175</span>              :      /*verilator coverage_on*/</span>
<span id="L176"><span class="lineNum">     176</span> <span class="tlaUNC tlaBgUNC">           0 :      output logic [WIDTH-1:0] dout</span></span>
<span id="L177"><span class="lineNum">     177</span>              :      );</span>
<span id="L178"><span class="lineNum">     178</span>              : </span>
<span id="L179"><span class="lineNum">     179</span> <span class="tlaUNC">           0 :    logic                      l1clk;</span></span>
<span id="L180"><span class="lineNum">     180</span>              : </span>
<span id="L181"><span class="lineNum">     181</span>              : if (SHORT == 1) begin : genblock</span>
<span id="L182"><span class="lineNum">     182</span>              :    if (1) begin : genblock</span>
<span id="L183"><span class="lineNum">     183</span>              :       assign dout = din;</span>
<span id="L184"><span class="lineNum">     184</span>              :    end</span>
<span id="L185"><span class="lineNum">     185</span>              : end</span>
<span id="L186"><span class="lineNum">     186</span>              : else begin : genblock</span>
<span id="L187"><span class="lineNum">     187</span>              : </span>
<span id="L188"><span class="lineNum">     188</span>              : `ifndef RV_PHYSICAL</span>
<span id="L189"><span class="lineNum">     189</span>              :    if (WIDTH &gt;= 8 || OVERRIDE==1) begin: genblock</span>
<span id="L190"><span class="lineNum">     190</span>              : `endif</span>
<span id="L191"><span class="lineNum">     191</span>              : </span>
<span id="L192"><span class="lineNum">     192</span>              : `ifdef RV_FPGA_OPTIMIZE</span>
<span id="L193"><span class="lineNum">     193</span>              :       rvdffs #(WIDTH) dff ( .* );</span>
<span id="L194"><span class="lineNum">     194</span>              : `else</span>
<span id="L195"><span class="lineNum">     195</span>              :       rvclkhdr clkhdr ( .* );</span>
<span id="L196"><span class="lineNum">     196</span>              :       rvdff #(WIDTH) dff (.*, .clk(l1clk));</span>
<span id="L197"><span class="lineNum">     197</span>              : `endif</span>
<span id="L198"><span class="lineNum">     198</span>              : </span>
<span id="L199"><span class="lineNum">     199</span>              : `ifndef RV_PHYSICAL</span>
<span id="L200"><span class="lineNum">     200</span>              :    end</span>
<span id="L201"><span class="lineNum">     201</span>              :    else</span>
<span id="L202"><span class="lineNum">     202</span>              :       $error("%m: rvdffe must be WIDTH &gt;= 8");</span>
<span id="L203"><span class="lineNum">     203</span>              : `endif</span>
<span id="L204"><span class="lineNum">     204</span>              : end // else: !if(SHORT == 1)</span>
<span id="L205"><span class="lineNum">     205</span>              : </span>
<span id="L206"><span class="lineNum">     206</span>              : endmodule // rvdffe</span>
<span id="L207"><span class="lineNum">     207</span>              : </span>
<span id="L208"><span class="lineNum">     208</span>              : </span>
<span id="L209"><span class="lineNum">     209</span>              : module rvdffpcie #( parameter WIDTH=31 )</span>
<span id="L210"><span class="lineNum">     210</span>              :    (</span>
<span id="L211"><span class="lineNum">     211</span> <span class="tlaGNC tlaBgGNC">         224 :      input  logic [WIDTH-1:0] din,</span></span>
<span id="L212"><span class="lineNum">     212</span> <span class="tlaGNC">      236544 :      input  logic             clk,</span></span>
<span id="L213"><span class="lineNum">     213</span> <span class="tlaGNC">          72 :      input  logic             rst_l,</span></span>
<span id="L214"><span class="lineNum">     214</span> <span class="tlaGNC">       22536 :      input  logic             en,</span></span>
<span id="L215"><span class="lineNum">     215</span>              :      // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L216"><span class="lineNum">     216</span>              :      /*verilator coverage_off*/</span>
<span id="L217"><span class="lineNum">     217</span>              :      input  logic             scan_mode,</span>
<span id="L218"><span class="lineNum">     218</span>              :      /*verilator coverage_on*/</span>
<span id="L219"><span class="lineNum">     219</span> <span class="tlaGNC">         224 :      output logic [WIDTH-1:0] dout</span></span>
<span id="L220"><span class="lineNum">     220</span>              :      );</span>
<span id="L221"><span class="lineNum">     221</span>              : </span>
<span id="L222"><span class="lineNum">     222</span>              : </span>
<span id="L223"><span class="lineNum">     223</span>              : </span>
<span id="L224"><span class="lineNum">     224</span>              : `ifndef RV_PHYSICAL</span>
<span id="L225"><span class="lineNum">     225</span>              :    if (WIDTH == 31) begin: genblock</span>
<span id="L226"><span class="lineNum">     226</span>              : `endif</span>
<span id="L227"><span class="lineNum">     227</span>              : </span>
<span id="L228"><span class="lineNum">     228</span>              : `ifdef RV_FPGA_OPTIMIZE</span>
<span id="L229"><span class="lineNum">     229</span>              :       rvdffs #(WIDTH) dff ( .* );</span>
<span id="L230"><span class="lineNum">     230</span>              : `else</span>
<span id="L231"><span class="lineNum">     231</span>              : </span>
<span id="L232"><span class="lineNum">     232</span>              :       rvdfflie #(.WIDTH(WIDTH), .LEFT(19)) dff (.*);</span>
<span id="L233"><span class="lineNum">     233</span>              : </span>
<span id="L234"><span class="lineNum">     234</span>              : `endif</span>
<span id="L235"><span class="lineNum">     235</span>              : </span>
<span id="L236"><span class="lineNum">     236</span>              : `ifndef RV_PHYSICAL</span>
<span id="L237"><span class="lineNum">     237</span>              :    end</span>
<span id="L238"><span class="lineNum">     238</span>              :    else</span>
<span id="L239"><span class="lineNum">     239</span>              :       $error("%m: rvdffpcie width must be 31");</span>
<span id="L240"><span class="lineNum">     240</span>              : `endif</span>
<span id="L241"><span class="lineNum">     241</span>              : endmodule</span>
<span id="L242"><span class="lineNum">     242</span>              : </span>
<span id="L243"><span class="lineNum">     243</span>              : // format: { LEFT, EXTRA }</span>
<span id="L244"><span class="lineNum">     244</span>              : // LEFT # of bits will be done with rvdffie, all else EXTRA with rvdffe</span>
<span id="L245"><span class="lineNum">     245</span>              : module rvdfflie #( parameter WIDTH=16, LEFT=8 )</span>
<span id="L246"><span class="lineNum">     246</span>              :    (</span>
<span id="L247"><span class="lineNum">     247</span> <span class="tlaGNC">           4 :      input  logic [WIDTH-1:0] din,</span></span>
<span id="L248"><span class="lineNum">     248</span> <span class="tlaGNC">       19712 :      input  logic             clk,</span></span>
<span id="L249"><span class="lineNum">     249</span> <span class="tlaGNC">           6 :      input  logic             rst_l,</span></span>
<span id="L250"><span class="lineNum">     250</span> <span class="tlaGNC">           6 :      input  logic             en,</span></span>
<span id="L251"><span class="lineNum">     251</span>              :      // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L252"><span class="lineNum">     252</span>              :      /*verilator coverage_off*/</span>
<span id="L253"><span class="lineNum">     253</span>              :      input  logic             scan_mode,</span>
<span id="L254"><span class="lineNum">     254</span>              :      /*verilator coverage_on*/</span>
<span id="L255"><span class="lineNum">     255</span> <span class="tlaGNC">           4 :      output logic [WIDTH-1:0] dout</span></span>
<span id="L256"><span class="lineNum">     256</span>              :      );</span>
<span id="L257"><span class="lineNum">     257</span>              : </span>
<span id="L258"><span class="lineNum">     258</span>              :    localparam EXTRA = WIDTH-LEFT;</span>
<span id="L259"><span class="lineNum">     259</span>              : </span>
<span id="L260"><span class="lineNum">     260</span>              : </span>
<span id="L261"><span class="lineNum">     261</span>              : </span>
<span id="L262"><span class="lineNum">     262</span>              : </span>
<span id="L263"><span class="lineNum">     263</span>              : </span>
<span id="L264"><span class="lineNum">     264</span>              : </span>
<span id="L265"><span class="lineNum">     265</span>              : </span>
<span id="L266"><span class="lineNum">     266</span>              :    localparam LMSB = WIDTH-1;</span>
<span id="L267"><span class="lineNum">     267</span>              :    localparam LLSB = LMSB-LEFT+1;</span>
<span id="L268"><span class="lineNum">     268</span>              :    localparam XMSB = LLSB-1;</span>
<span id="L269"><span class="lineNum">     269</span>              :    localparam XLSB = LLSB-EXTRA;</span>
<span id="L270"><span class="lineNum">     270</span>              : </span>
<span id="L271"><span class="lineNum">     271</span>              : </span>
<span id="L272"><span class="lineNum">     272</span>              : `ifndef RV_PHYSICAL</span>
<span id="L273"><span class="lineNum">     273</span>              :    if (WIDTH &gt;= 16 &amp;&amp; LEFT &gt;= 8 &amp;&amp; EXTRA &gt;= 8) begin: genblock</span>
<span id="L274"><span class="lineNum">     274</span>              : `endif</span>
<span id="L275"><span class="lineNum">     275</span>              : </span>
<span id="L276"><span class="lineNum">     276</span>              : `ifdef RV_FPGA_OPTIMIZE</span>
<span id="L277"><span class="lineNum">     277</span>              :       rvdffs #(WIDTH) dff ( .* );</span>
<span id="L278"><span class="lineNum">     278</span>              : `else</span>
<span id="L279"><span class="lineNum">     279</span>              : </span>
<span id="L280"><span class="lineNum">     280</span>              :       rvdffiee #(LEFT)  dff_left  (.*, .din(din[LMSB:LLSB]), .dout(dout[LMSB:LLSB]));</span>
<span id="L281"><span class="lineNum">     281</span>              : </span>
<span id="L282"><span class="lineNum">     282</span>              : </span>
<span id="L283"><span class="lineNum">     283</span>              :       rvdffe  #(EXTRA)  dff_extra (.*, .din(din[XMSB:XLSB]), .dout(dout[XMSB:XLSB]));</span>
<span id="L284"><span class="lineNum">     284</span>              : </span>
<span id="L285"><span class="lineNum">     285</span>              : </span>
<span id="L286"><span class="lineNum">     286</span>              : </span>
<span id="L287"><span class="lineNum">     287</span>              : </span>
<span id="L288"><span class="lineNum">     288</span>              : `endif</span>
<span id="L289"><span class="lineNum">     289</span>              : </span>
<span id="L290"><span class="lineNum">     290</span>              : `ifndef RV_PHYSICAL</span>
<span id="L291"><span class="lineNum">     291</span>              :    end</span>
<span id="L292"><span class="lineNum">     292</span>              :    else</span>
<span id="L293"><span class="lineNum">     293</span>              :       $error("%m: rvdfflie musb be WIDTH &gt;= 16 &amp;&amp; LEFT &gt;= 8 &amp;&amp; EXTRA &gt;= 8");</span>
<span id="L294"><span class="lineNum">     294</span>              : `endif</span>
<span id="L295"><span class="lineNum">     295</span>              : endmodule</span>
<span id="L296"><span class="lineNum">     296</span>              : </span>
<span id="L297"><span class="lineNum">     297</span>              : </span>
<span id="L298"><span class="lineNum">     298</span>              : </span>
<span id="L299"><span class="lineNum">     299</span>              : </span>
<span id="L300"><span class="lineNum">     300</span>              : // special power flop for predict packet</span>
<span id="L301"><span class="lineNum">     301</span>              : // format: { LEFT, RIGHT==31 }</span>
<span id="L302"><span class="lineNum">     302</span>              : // LEFT # of bits will be done with rvdffe; RIGHT is enabled by LEFT[LSB] &amp; en</span>
<span id="L303"><span class="lineNum">     303</span>              : module rvdffppe #( parameter integer WIDTH = 39 )</span>
<span id="L304"><span class="lineNum">     304</span>              :    (</span>
<span id="L305"><span class="lineNum">     305</span> <span class="tlaUNC tlaBgUNC">           0 :      input  logic [WIDTH-1:0] din,</span></span>
<span id="L306"><span class="lineNum">     306</span> <span class="tlaGNC tlaBgGNC">       19712 :      input  logic             clk,</span></span>
<span id="L307"><span class="lineNum">     307</span> <span class="tlaGNC">           6 :      input  logic             rst_l,</span></span>
<span id="L308"><span class="lineNum">     308</span> <span class="tlaGNC">        2996 :      input  logic             en,</span></span>
<span id="L309"><span class="lineNum">     309</span>              :      // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L310"><span class="lineNum">     310</span>              :      /*verilator coverage_off*/</span>
<span id="L311"><span class="lineNum">     311</span>              :      input  logic             scan_mode,</span>
<span id="L312"><span class="lineNum">     312</span>              :      /*verilator coverage_on*/</span>
<span id="L313"><span class="lineNum">     313</span> <span class="tlaUNC tlaBgUNC">           0 :      output logic [WIDTH-1:0] dout</span></span>
<span id="L314"><span class="lineNum">     314</span>              :      );</span>
<span id="L315"><span class="lineNum">     315</span>              : </span>
<span id="L316"><span class="lineNum">     316</span>              :    localparam integer RIGHT = 31;</span>
<span id="L317"><span class="lineNum">     317</span>              :    localparam integer LEFT  = WIDTH - RIGHT;</span>
<span id="L318"><span class="lineNum">     318</span>              : </span>
<span id="L319"><span class="lineNum">     319</span>              :    localparam integer LMSB  = WIDTH-1;</span>
<span id="L320"><span class="lineNum">     320</span>              :    localparam integer LLSB  = LMSB-LEFT+1;</span>
<span id="L321"><span class="lineNum">     321</span>              :    localparam integer RMSB  = LLSB-1;</span>
<span id="L322"><span class="lineNum">     322</span>              :    localparam integer RLSB  = LLSB-RIGHT;</span>
<span id="L323"><span class="lineNum">     323</span>              : </span>
<span id="L324"><span class="lineNum">     324</span>              : </span>
<span id="L325"><span class="lineNum">     325</span>              : `ifndef RV_PHYSICAL</span>
<span id="L326"><span class="lineNum">     326</span>              :    if (WIDTH&gt;=32 &amp;&amp; LEFT&gt;=8 &amp;&amp; RIGHT&gt;=8) begin: genblock</span>
<span id="L327"><span class="lineNum">     327</span>              : `endif</span>
<span id="L328"><span class="lineNum">     328</span>              : </span>
<span id="L329"><span class="lineNum">     329</span>              : `ifdef RV_FPGA_OPTIMIZE</span>
<span id="L330"><span class="lineNum">     330</span>              :       rvdffs #(WIDTH) dff ( .* );</span>
<span id="L331"><span class="lineNum">     331</span>              : `else</span>
<span id="L332"><span class="lineNum">     332</span>              :       rvdffe #(LEFT)     dff_left (.*, .din(din[LMSB:LLSB]), .dout(dout[LMSB:LLSB]));</span>
<span id="L333"><span class="lineNum">     333</span>              : </span>
<span id="L334"><span class="lineNum">     334</span>              :       rvdffe #(RIGHT)   dff_right (.*, .din(din[RMSB:RLSB]), .dout(dout[RMSB:RLSB]), .en(en &amp; din[LLSB]));  // qualify with pret</span>
<span id="L335"><span class="lineNum">     335</span>              : </span>
<span id="L336"><span class="lineNum">     336</span>              : </span>
<span id="L337"><span class="lineNum">     337</span>              : `endif</span>
<span id="L338"><span class="lineNum">     338</span>              : </span>
<span id="L339"><span class="lineNum">     339</span>              : `ifndef RV_PHYSICAL</span>
<span id="L340"><span class="lineNum">     340</span>              :    end</span>
<span id="L341"><span class="lineNum">     341</span>              :    else</span>
<span id="L342"><span class="lineNum">     342</span>              :       $error("%m: must be WIDTH&gt;=32 &amp;&amp; LEFT&gt;=8 &amp;&amp; RIGHT&gt;=8");</span>
<span id="L343"><span class="lineNum">     343</span>              : `endif</span>
<span id="L344"><span class="lineNum">     344</span>              : endmodule</span>
<span id="L345"><span class="lineNum">     345</span>              : </span>
<span id="L346"><span class="lineNum">     346</span>              : </span>
<span id="L347"><span class="lineNum">     347</span>              : </span>
<span id="L348"><span class="lineNum">     348</span>              : </span>
<span id="L349"><span class="lineNum">     349</span>              : module rvdffie #( parameter WIDTH=1, OVERRIDE=0 )</span>
<span id="L350"><span class="lineNum">     350</span>              :    (</span>
<span id="L351"><span class="lineNum">     351</span> <span class="tlaGNC tlaBgGNC">           4 :      input  logic [WIDTH-1:0] din,</span></span>
<span id="L352"><span class="lineNum">     352</span>              : </span>
<span id="L353"><span class="lineNum">     353</span> <span class="tlaGNC">       19712 :      input  logic           clk,</span></span>
<span id="L354"><span class="lineNum">     354</span> <span class="tlaGNC">           6 :      input  logic           rst_l,</span></span>
<span id="L355"><span class="lineNum">     355</span>              :      // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L356"><span class="lineNum">     356</span>              :      /*verilator coverage_off*/</span>
<span id="L357"><span class="lineNum">     357</span>              :      input  logic             scan_mode,</span>
<span id="L358"><span class="lineNum">     358</span>              :      /*verilator coverage_on*/</span>
<span id="L359"><span class="lineNum">     359</span> <span class="tlaGNC">           4 :      output logic [WIDTH-1:0] dout</span></span>
<span id="L360"><span class="lineNum">     360</span>              :      );</span>
<span id="L361"><span class="lineNum">     361</span>              : </span>
<span id="L362"><span class="lineNum">     362</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                      l1clk;</span></span>
<span id="L363"><span class="lineNum">     363</span> <span class="tlaGNC tlaBgGNC">          12 :    logic                      en;</span></span>
<span id="L364"><span class="lineNum">     364</span>              : </span>
<span id="L365"><span class="lineNum">     365</span>              : </span>
<span id="L366"><span class="lineNum">     366</span>              : </span>
<span id="L367"><span class="lineNum">     367</span>              : </span>
<span id="L368"><span class="lineNum">     368</span>              : </span>
<span id="L369"><span class="lineNum">     369</span>              : </span>
<span id="L370"><span class="lineNum">     370</span>              : </span>
<span id="L371"><span class="lineNum">     371</span>              : </span>
<span id="L372"><span class="lineNum">     372</span>              : `ifndef RV_PHYSICAL</span>
<span id="L373"><span class="lineNum">     373</span>              :    if (WIDTH &gt;= 8 || OVERRIDE==1) begin: genblock</span>
<span id="L374"><span class="lineNum">     374</span>              : `endif</span>
<span id="L375"><span class="lineNum">     375</span>              : </span>
<span id="L376"><span class="lineNum">     376</span>              :       assign en = |(din ^ dout);</span>
<span id="L377"><span class="lineNum">     377</span>              : </span>
<span id="L378"><span class="lineNum">     378</span>              : `ifdef RV_FPGA_OPTIMIZE</span>
<span id="L379"><span class="lineNum">     379</span>              :       rvdffs #(WIDTH) dff ( .* );</span>
<span id="L380"><span class="lineNum">     380</span>              : `else</span>
<span id="L381"><span class="lineNum">     381</span>              :       rvclkhdr clkhdr ( .* );</span>
<span id="L382"><span class="lineNum">     382</span>              :       rvdff #(WIDTH) dff (.*, .clk(l1clk));</span>
<span id="L383"><span class="lineNum">     383</span>              : `endif</span>
<span id="L384"><span class="lineNum">     384</span>              : </span>
<span id="L385"><span class="lineNum">     385</span>              : `ifndef RV_PHYSICAL</span>
<span id="L386"><span class="lineNum">     386</span>              :    end</span>
<span id="L387"><span class="lineNum">     387</span>              :    else</span>
<span id="L388"><span class="lineNum">     388</span>              :      $error("%m: rvdffie must be WIDTH &gt;= 8");</span>
<span id="L389"><span class="lineNum">     389</span>              : `endif</span>
<span id="L390"><span class="lineNum">     390</span>              : </span>
<span id="L391"><span class="lineNum">     391</span>              : </span>
<span id="L392"><span class="lineNum">     392</span>              : endmodule</span>
<span id="L393"><span class="lineNum">     393</span>              : </span>
<span id="L394"><span class="lineNum">     394</span>              : // ie flop but it has an .en input</span>
<span id="L395"><span class="lineNum">     395</span>              : module rvdffiee #( parameter WIDTH=1, OVERRIDE=0 )</span>
<span id="L396"><span class="lineNum">     396</span>              :    (</span>
<span id="L397"><span class="lineNum">     397</span>              :      input  logic [WIDTH-1:0] din,</span>
<span id="L398"><span class="lineNum">     398</span>              : </span>
<span id="L399"><span class="lineNum">     399</span>              :      input  logic           clk,</span>
<span id="L400"><span class="lineNum">     400</span>              :      input  logic           rst_l,</span>
<span id="L401"><span class="lineNum">     401</span>              :      // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L402"><span class="lineNum">     402</span>              :      /*verilator coverage_off*/</span>
<span id="L403"><span class="lineNum">     403</span>              :      input  logic           scan_mode,</span>
<span id="L404"><span class="lineNum">     404</span>              :      /*verilator coverage_on*/</span>
<span id="L405"><span class="lineNum">     405</span>              :      input  logic           en,</span>
<span id="L406"><span class="lineNum">     406</span>              :      output logic [WIDTH-1:0] dout</span>
<span id="L407"><span class="lineNum">     407</span>              :      );</span>
<span id="L408"><span class="lineNum">     408</span>              : </span>
<span id="L409"><span class="lineNum">     409</span>              :    logic                      l1clk;</span>
<span id="L410"><span class="lineNum">     410</span>              :    logic                      final_en;</span>
<span id="L411"><span class="lineNum">     411</span>              : </span>
<span id="L412"><span class="lineNum">     412</span>              : `ifndef RV_PHYSICAL</span>
<span id="L413"><span class="lineNum">     413</span>              :    if (WIDTH &gt;= 8 || OVERRIDE==1) begin: genblock</span>
<span id="L414"><span class="lineNum">     414</span>              : `endif</span>
<span id="L415"><span class="lineNum">     415</span>              : </span>
<span id="L416"><span class="lineNum">     416</span>              :       assign final_en = (|(din ^ dout)) &amp; en;</span>
<span id="L417"><span class="lineNum">     417</span>              : </span>
<span id="L418"><span class="lineNum">     418</span>              : `ifdef RV_FPGA_OPTIMIZE</span>
<span id="L419"><span class="lineNum">     419</span>              :       rvdffs #(WIDTH) dff ( .*, .en(final_en) );</span>
<span id="L420"><span class="lineNum">     420</span>              : `else</span>
<span id="L421"><span class="lineNum">     421</span>              :       rvdffe #(WIDTH) dff (.*,  .en(final_en));</span>
<span id="L422"><span class="lineNum">     422</span>              : `endif</span>
<span id="L423"><span class="lineNum">     423</span>              : </span>
<span id="L424"><span class="lineNum">     424</span>              : `ifndef RV_PHYSICAL</span>
<span id="L425"><span class="lineNum">     425</span>              :    end</span>
<span id="L426"><span class="lineNum">     426</span>              :    else</span>
<span id="L427"><span class="lineNum">     427</span>              :       $error("%m: rvdffie width must be &gt;= 8");</span>
<span id="L428"><span class="lineNum">     428</span>              : `endif</span>
<span id="L429"><span class="lineNum">     429</span>              : </span>
<span id="L430"><span class="lineNum">     430</span>              : endmodule</span>
<span id="L431"><span class="lineNum">     431</span>              : </span>
<span id="L432"><span class="lineNum">     432</span>              : </span>
<span id="L433"><span class="lineNum">     433</span>              : </span>
<span id="L434"><span class="lineNum">     434</span>              : module rvsyncss #(parameter WIDTH = 251)</span>
<span id="L435"><span class="lineNum">     435</span>              :    (</span>
<span id="L436"><span class="lineNum">     436</span> <span class="tlaGNC">       19712 :      input  logic                 clk,</span></span>
<span id="L437"><span class="lineNum">     437</span> <span class="tlaGNC">           6 :      input  logic                 rst_l,</span></span>
<span id="L438"><span class="lineNum">     438</span> <span class="tlaUNC tlaBgUNC">           0 :      input  logic [WIDTH-1:0]     din,</span></span>
<span id="L439"><span class="lineNum">     439</span> <span class="tlaUNC">           0 :      output logic [WIDTH-1:0]     dout</span></span>
<span id="L440"><span class="lineNum">     440</span>              :      );</span>
<span id="L441"><span class="lineNum">     441</span>              : </span>
<span id="L442"><span class="lineNum">     442</span> <span class="tlaUNC">           0 :    logic [WIDTH-1:0]              din_ff1;</span></span>
<span id="L443"><span class="lineNum">     443</span>              : </span>
<span id="L444"><span class="lineNum">     444</span>              :    rvdff #(WIDTH) sync_ff1  (.*, .din (din[WIDTH-1:0]),     .dout(din_ff1[WIDTH-1:0]));</span>
<span id="L445"><span class="lineNum">     445</span>              :    rvdff #(WIDTH) sync_ff2  (.*, .din (din_ff1[WIDTH-1:0]), .dout(dout[WIDTH-1:0]));</span>
<span id="L446"><span class="lineNum">     446</span>              : </span>
<span id="L447"><span class="lineNum">     447</span>              : endmodule // rvsyncss</span>
<span id="L448"><span class="lineNum">     448</span>              : </span>
<span id="L449"><span class="lineNum">     449</span>              : module rvsyncss_fpga #(parameter WIDTH = 251)</span>
<span id="L450"><span class="lineNum">     450</span>              :    (</span>
<span id="L451"><span class="lineNum">     451</span> <span class="tlaUNC">           0 :      input  logic                 gw_clk,</span></span>
<span id="L452"><span class="lineNum">     452</span> <span class="tlaGNC tlaBgGNC">      611072 :      input  logic                 rawclk,</span></span>
<span id="L453"><span class="lineNum">     453</span> <span class="tlaGNC">         186 :      input  logic                 clken,</span></span>
<span id="L454"><span class="lineNum">     454</span> <span class="tlaGNC">         186 :      input  logic                 rst_l,</span></span>
<span id="L455"><span class="lineNum">     455</span> <span class="tlaUNC tlaBgUNC">           0 :      input  logic [WIDTH-1:0]     din,</span></span>
<span id="L456"><span class="lineNum">     456</span> <span class="tlaUNC">           0 :      output logic [WIDTH-1:0]     dout</span></span>
<span id="L457"><span class="lineNum">     457</span>              :      );</span>
<span id="L458"><span class="lineNum">     458</span>              : </span>
<span id="L459"><span class="lineNum">     459</span> <span class="tlaUNC">           0 :    logic [WIDTH-1:0]              din_ff1;</span></span>
<span id="L460"><span class="lineNum">     460</span>              : </span>
<span id="L461"><span class="lineNum">     461</span>              :    rvdff_fpga #(WIDTH) sync_ff1  (.*, .clk(gw_clk), .rawclk(rawclk), .clken(clken), .din (din[WIDTH-1:0]),     .dout(din_ff1[WIDTH-1:0]));</span>
<span id="L462"><span class="lineNum">     462</span>              :    rvdff_fpga #(WIDTH) sync_ff2  (.*, .clk(gw_clk), .rawclk(rawclk), .clken(clken), .din (din_ff1[WIDTH-1:0]), .dout(dout[WIDTH-1:0]));</span>
<span id="L463"><span class="lineNum">     463</span>              : </span>
<span id="L464"><span class="lineNum">     464</span>              : endmodule // rvsyncss</span>
<span id="L465"><span class="lineNum">     465</span>              : </span>
<span id="L466"><span class="lineNum">     466</span>              : module rvlsadder</span>
<span id="L467"><span class="lineNum">     467</span>              :   (</span>
<span id="L468"><span class="lineNum">     468</span> <span class="tlaGNC tlaBgGNC">         362 :     input logic [31:0] rs1,</span></span>
<span id="L469"><span class="lineNum">     469</span> <span class="tlaGNC">           4 :     input logic [11:0] offset,</span></span>
<span id="L470"><span class="lineNum">     470</span>              : </span>
<span id="L471"><span class="lineNum">     471</span> <span class="tlaGNC">          92 :     output logic [31:0] dout</span></span>
<span id="L472"><span class="lineNum">     472</span>              :     );</span>
<span id="L473"><span class="lineNum">     473</span>              : </span>
<span id="L474"><span class="lineNum">     474</span> <span class="tlaGNC">          18 :    logic                cout;</span></span>
<span id="L475"><span class="lineNum">     475</span> <span class="tlaGNC">           8 :    logic                sign;</span></span>
<span id="L476"><span class="lineNum">     476</span>              : </span>
<span id="L477"><span class="lineNum">     477</span> <span class="tlaGNC">        1122 :    logic [31:12]        rs1_inc;</span></span>
<span id="L478"><span class="lineNum">     478</span> <span class="tlaGNC">          14 :    logic [31:12]        rs1_dec;</span></span>
<span id="L479"><span class="lineNum">     479</span>              : </span>
<span id="L480"><span class="lineNum">     480</span>              :    assign {cout,dout[11:0]} = {1'b0,rs1[11:0]} + {1'b0,offset[11:0]};</span>
<span id="L481"><span class="lineNum">     481</span>              : </span>
<span id="L482"><span class="lineNum">     482</span>              :    assign rs1_inc[31:12] = rs1[31:12] + 1;</span>
<span id="L483"><span class="lineNum">     483</span>              : </span>
<span id="L484"><span class="lineNum">     484</span>              :    assign rs1_dec[31:12] = rs1[31:12] - 1;</span>
<span id="L485"><span class="lineNum">     485</span>              : </span>
<span id="L486"><span class="lineNum">     486</span>              :    assign sign = offset[11];</span>
<span id="L487"><span class="lineNum">     487</span>              : </span>
<span id="L488"><span class="lineNum">     488</span>              :    assign dout[31:12] = ({20{  sign ^~  cout}} &amp;     rs1[31:12]) |</span>
<span id="L489"><span class="lineNum">     489</span>              :                         ({20{ ~sign &amp;   cout}}  &amp; rs1_inc[31:12]) |</span>
<span id="L490"><span class="lineNum">     490</span>              :                         ({20{  sign &amp;  ~cout}}  &amp; rs1_dec[31:12]);</span>
<span id="L491"><span class="lineNum">     491</span>              : </span>
<span id="L492"><span class="lineNum">     492</span>              : endmodule // rvlsadder</span>
<span id="L493"><span class="lineNum">     493</span>              : </span>
<span id="L494"><span class="lineNum">     494</span>              : // assume we only maintain pc[31:1] in the pipe</span>
<span id="L495"><span class="lineNum">     495</span>              : </span>
<span id="L496"><span class="lineNum">     496</span>              : module rvbradder</span>
<span id="L497"><span class="lineNum">     497</span>              :   (</span>
<span id="L498"><span class="lineNum">     498</span> <span class="tlaGNC">          36 :     input [31:1] pc,</span></span>
<span id="L499"><span class="lineNum">     499</span> <span class="tlaGNC">         278 :     input [12:1] offset,</span></span>
<span id="L500"><span class="lineNum">     500</span>              : </span>
<span id="L501"><span class="lineNum">     501</span> <span class="tlaGNC">         224 :     output [31:1] dout</span></span>
<span id="L502"><span class="lineNum">     502</span>              :     );</span>
<span id="L503"><span class="lineNum">     503</span>              : </span>
<span id="L504"><span class="lineNum">     504</span> <span class="tlaGNC">         134 :    logic          cout;</span></span>
<span id="L505"><span class="lineNum">     505</span> <span class="tlaGNC">         322 :    logic          sign;</span></span>
<span id="L506"><span class="lineNum">     506</span>              : </span>
<span id="L507"><span class="lineNum">     507</span> <span class="tlaGNC">          36 :    logic [31:13]  pc_inc;</span></span>
<span id="L508"><span class="lineNum">     508</span> <span class="tlaGNC">          24 :    logic [31:13]  pc_dec;</span></span>
<span id="L509"><span class="lineNum">     509</span>              : </span>
<span id="L510"><span class="lineNum">     510</span>              :    assign {cout,dout[12:1]} = {1'b0,pc[12:1]} + {1'b0,offset[12:1]};</span>
<span id="L511"><span class="lineNum">     511</span>              : </span>
<span id="L512"><span class="lineNum">     512</span>              :    assign pc_inc[31:13] = pc[31:13] + 1;</span>
<span id="L513"><span class="lineNum">     513</span>              : </span>
<span id="L514"><span class="lineNum">     514</span>              :    assign pc_dec[31:13] = pc[31:13] - 1;</span>
<span id="L515"><span class="lineNum">     515</span>              : </span>
<span id="L516"><span class="lineNum">     516</span>              :    assign sign = offset[12];</span>
<span id="L517"><span class="lineNum">     517</span>              : </span>
<span id="L518"><span class="lineNum">     518</span>              : </span>
<span id="L519"><span class="lineNum">     519</span>              :    assign dout[31:13] = ({19{  sign ^~  cout}} &amp;     pc[31:13]) |</span>
<span id="L520"><span class="lineNum">     520</span>              :                         ({19{ ~sign &amp;   cout}}  &amp; pc_inc[31:13]) |</span>
<span id="L521"><span class="lineNum">     521</span>              :                         ({19{  sign &amp;  ~cout}}  &amp; pc_dec[31:13]);</span>
<span id="L522"><span class="lineNum">     522</span>              : </span>
<span id="L523"><span class="lineNum">     523</span>              : </span>
<span id="L524"><span class="lineNum">     524</span>              : endmodule // rvbradder</span>
<span id="L525"><span class="lineNum">     525</span>              : </span>
<span id="L526"><span class="lineNum">     526</span>              : </span>
<span id="L527"><span class="lineNum">     527</span>              : // 2s complement circuit</span>
<span id="L528"><span class="lineNum">     528</span>              : module rvtwoscomp #( parameter WIDTH=32 )</span>
<span id="L529"><span class="lineNum">     529</span>              :    (</span>
<span id="L530"><span class="lineNum">     530</span> <span class="tlaUNC tlaBgUNC">           0 :      input logic [WIDTH-1:0] din,</span></span>
<span id="L531"><span class="lineNum">     531</span>              : </span>
<span id="L532"><span class="lineNum">     532</span> <span class="tlaUNC">           0 :      output logic [WIDTH-1:0] dout</span></span>
<span id="L533"><span class="lineNum">     533</span>              :      );</span>
<span id="L534"><span class="lineNum">     534</span>              : </span>
<span id="L535"><span class="lineNum">     535</span> <span class="tlaUNC">           0 :    logic [WIDTH-1:1]          dout_temp;   // holding for all other bits except for the lsb. LSB is always din</span></span>
<span id="L536"><span class="lineNum">     536</span>              : </span>
<span id="L537"><span class="lineNum">     537</span>              :    genvar                     i;</span>
<span id="L538"><span class="lineNum">     538</span>              : </span>
<span id="L539"><span class="lineNum">     539</span>              :    for ( i = 1; i &lt; WIDTH; i++ )  begin : flip_after_first_one</span>
<span id="L540"><span class="lineNum">     540</span>              :       assign dout_temp[i] = (|din[i-1:0]) ? ~din[i] : din[i];</span>
<span id="L541"><span class="lineNum">     541</span>              :    end : flip_after_first_one</span>
<span id="L542"><span class="lineNum">     542</span>              : </span>
<span id="L543"><span class="lineNum">     543</span>              :    assign dout[WIDTH-1:0]  = { dout_temp[WIDTH-1:1], din[0] };</span>
<span id="L544"><span class="lineNum">     544</span>              : </span>
<span id="L545"><span class="lineNum">     545</span>              : endmodule  // 2'scomp</span>
<span id="L546"><span class="lineNum">     546</span>              : </span>
<span id="L547"><span class="lineNum">     547</span>              : // find first</span>
<span id="L548"><span class="lineNum">     548</span>              : module rvfindfirst1 #( parameter WIDTH=32, SHIFT=$clog2(WIDTH) )</span>
<span id="L549"><span class="lineNum">     549</span>              :    (</span>
<span id="L550"><span class="lineNum">     550</span>              :      input logic [WIDTH-1:0] din,</span>
<span id="L551"><span class="lineNum">     551</span>              : </span>
<span id="L552"><span class="lineNum">     552</span>              :      output logic [SHIFT-1:0] dout</span>
<span id="L553"><span class="lineNum">     553</span>              :      );</span>
<span id="L554"><span class="lineNum">     554</span>              :    logic                      done;</span>
<span id="L555"><span class="lineNum">     555</span>              : </span>
<span id="L556"><span class="lineNum">     556</span>              :    always_comb begin</span>
<span id="L557"><span class="lineNum">     557</span>              :       dout[SHIFT-1:0] = {SHIFT{1'b0}};</span>
<span id="L558"><span class="lineNum">     558</span>              :       done    = 1'b0;</span>
<span id="L559"><span class="lineNum">     559</span>              : </span>
<span id="L560"><span class="lineNum">     560</span>              :       for ( int i = WIDTH-1; i &gt; 0; i-- )  begin : find_first_one</span>
<span id="L561"><span class="lineNum">     561</span>              :          done |= din[i];</span>
<span id="L562"><span class="lineNum">     562</span>              :          dout[SHIFT-1:0] += done ? 1'b0 : 1'b1;</span>
<span id="L563"><span class="lineNum">     563</span>              :       end : find_first_one</span>
<span id="L564"><span class="lineNum">     564</span>              :    end</span>
<span id="L565"><span class="lineNum">     565</span>              : endmodule // rvfindfirst1</span>
<span id="L566"><span class="lineNum">     566</span>              : </span>
<span id="L567"><span class="lineNum">     567</span>              : module rvfindfirst1hot #( parameter WIDTH=32 )</span>
<span id="L568"><span class="lineNum">     568</span>              :    (</span>
<span id="L569"><span class="lineNum">     569</span>              :      input logic [WIDTH-1:0] din,</span>
<span id="L570"><span class="lineNum">     570</span>              : </span>
<span id="L571"><span class="lineNum">     571</span>              :      output logic [WIDTH-1:0] dout</span>
<span id="L572"><span class="lineNum">     572</span>              :      );</span>
<span id="L573"><span class="lineNum">     573</span>              :    logic                      done;</span>
<span id="L574"><span class="lineNum">     574</span>              : </span>
<span id="L575"><span class="lineNum">     575</span>              :    always_comb begin</span>
<span id="L576"><span class="lineNum">     576</span>              :       dout[WIDTH-1:0] = {WIDTH{1'b0}};</span>
<span id="L577"><span class="lineNum">     577</span>              :       done    = 1'b0;</span>
<span id="L578"><span class="lineNum">     578</span>              :       for ( int i = 0; i &lt; WIDTH; i++ )  begin : find_first_one</span>
<span id="L579"><span class="lineNum">     579</span>              :          dout[i] = ~done &amp; din[i];</span>
<span id="L580"><span class="lineNum">     580</span>              :          done   |= din[i];</span>
<span id="L581"><span class="lineNum">     581</span>              :       end : find_first_one</span>
<span id="L582"><span class="lineNum">     582</span>              :    end</span>
<span id="L583"><span class="lineNum">     583</span>              : endmodule // rvfindfirst1hot</span>
<span id="L584"><span class="lineNum">     584</span>              : </span>
<span id="L585"><span class="lineNum">     585</span>              : // mask and match function matches bits after finding the first 0 position</span>
<span id="L586"><span class="lineNum">     586</span>              : // find first starting from LSB. Skip that location and match the rest of the bits</span>
<span id="L587"><span class="lineNum">     587</span>              : module rvmaskandmatch #( parameter WIDTH=32 )</span>
<span id="L588"><span class="lineNum">     588</span>              :    (</span>
<span id="L589"><span class="lineNum">     589</span> <span class="tlaUNC">           0 :      input  logic [WIDTH-1:0] mask,     // this will have the mask in the lower bit positions</span></span>
<span id="L590"><span class="lineNum">     590</span> <span class="tlaUNC">           0 :      input  logic [WIDTH-1:0] data,     // this is what needs to be matched on the upper bits with the mask's upper bits</span></span>
<span id="L591"><span class="lineNum">     591</span> <span class="tlaUNC">           0 :      input  logic             masken,   // when 1 : do mask. 0 : full match</span></span>
<span id="L592"><span class="lineNum">     592</span> <span class="tlaGNC tlaBgGNC">          48 :      output logic             match</span></span>
<span id="L593"><span class="lineNum">     593</span>              :      );</span>
<span id="L594"><span class="lineNum">     594</span>              : </span>
<span id="L595"><span class="lineNum">     595</span> <span class="tlaGNC">          48 :    logic [WIDTH-1:0]          matchvec;</span></span>
<span id="L596"><span class="lineNum">     596</span> <span class="tlaUNC tlaBgUNC">           0 :    logic                      masken_or_fullmask;</span></span>
<span id="L597"><span class="lineNum">     597</span>              : </span>
<span id="L598"><span class="lineNum">     598</span>              :    assign masken_or_fullmask = masken &amp;  ~(&amp;mask[WIDTH-1:0]);</span>
<span id="L599"><span class="lineNum">     599</span>              : </span>
<span id="L600"><span class="lineNum">     600</span>              :    assign matchvec[0]        = masken_or_fullmask | (mask[0] == data[0]);</span>
<span id="L601"><span class="lineNum">     601</span>              :    genvar                     i;</span>
<span id="L602"><span class="lineNum">     602</span>              : </span>
<span id="L603"><span class="lineNum">     603</span>              :    for ( i = 1; i &lt; WIDTH; i++ )  begin : match_after_first_zero</span>
<span id="L604"><span class="lineNum">     604</span>              :       assign matchvec[i] = (&amp;mask[i-1:0] &amp; masken_or_fullmask) ? 1'b1 : (mask[i] == data[i]);</span>
<span id="L605"><span class="lineNum">     605</span>              :    end : match_after_first_zero</span>
<span id="L606"><span class="lineNum">     606</span>              : </span>
<span id="L607"><span class="lineNum">     607</span>              :    assign match  = &amp;matchvec[WIDTH-1:0];    // all bits either matched or were masked off</span>
<span id="L608"><span class="lineNum">     608</span>              : </span>
<span id="L609"><span class="lineNum">     609</span>              : endmodule // rvmaskandmatch</span>
<span id="L610"><span class="lineNum">     610</span>              : </span>
<span id="L611"><span class="lineNum">     611</span>              : </span>
<span id="L612"><span class="lineNum">     612</span>              : </span>
<span id="L613"><span class="lineNum">     613</span>              : </span>
<span id="L614"><span class="lineNum">     614</span>              : // Check if the S_ADDR &lt;= addr &lt; E_ADDR</span>
<span id="L615"><span class="lineNum">     615</span>              : module rvrangecheck  #(CCM_SADR = 32'h0,</span>
<span id="L616"><span class="lineNum">     616</span>              :                        CCM_SIZE  = 128) (</span>
<span id="L617"><span class="lineNum">     617</span> <span class="tlaGNC tlaBgGNC">         184 :    input  logic [31:0]   addr,                             // Address to be checked for range</span></span>
<span id="L618"><span class="lineNum">     618</span> <span class="tlaUNC tlaBgUNC">           0 :    output logic          in_range,                            // S_ADDR &lt;= start_addr &lt; E_ADDR</span></span>
<span id="L619"><span class="lineNum">     619</span> <span class="tlaUNC">           0 :    output logic          in_region</span></span>
<span id="L620"><span class="lineNum">     620</span>              : );</span>
<span id="L621"><span class="lineNum">     621</span>              : </span>
<span id="L622"><span class="lineNum">     622</span>              :    localparam REGION_BITS = 4;</span>
<span id="L623"><span class="lineNum">     623</span>              :    localparam MASK_BITS = 10 + $clog2(CCM_SIZE);</span>
<span id="L624"><span class="lineNum">     624</span>              : </span>
<span id="L625"><span class="lineNum">     625</span> <span class="tlaUNC">           0 :    logic [31:0]          start_addr;</span></span>
<span id="L626"><span class="lineNum">     626</span> <span class="tlaGNC tlaBgGNC">          12 :    logic [3:0]           region;</span></span>
<span id="L627"><span class="lineNum">     627</span>              : </span>
<span id="L628"><span class="lineNum">     628</span>              :    assign start_addr[31:0]        = CCM_SADR;</span>
<span id="L629"><span class="lineNum">     629</span>              :    assign region[REGION_BITS-1:0] = start_addr[31:(32-REGION_BITS)];</span>
<span id="L630"><span class="lineNum">     630</span>              : </span>
<span id="L631"><span class="lineNum">     631</span>              :    assign in_region = (addr[31:(32-REGION_BITS)] == region[REGION_BITS-1:0]);</span>
<span id="L632"><span class="lineNum">     632</span>              :    if (CCM_SIZE  == 48)</span>
<span id="L633"><span class="lineNum">     633</span>              :     assign in_range  = (addr[31:MASK_BITS] == start_addr[31:MASK_BITS]) &amp; ~(&amp;addr[MASK_BITS-1 : MASK_BITS-2]);</span>
<span id="L634"><span class="lineNum">     634</span>              :    else</span>
<span id="L635"><span class="lineNum">     635</span>              :     assign in_range  = (addr[31:MASK_BITS] == start_addr[31:MASK_BITS]);</span>
<span id="L636"><span class="lineNum">     636</span>              : </span>
<span id="L637"><span class="lineNum">     637</span>              : endmodule  // rvrangechecker</span>
<span id="L638"><span class="lineNum">     638</span>              : </span>
<span id="L639"><span class="lineNum">     639</span>              : // 16 bit even parity generator</span>
<span id="L640"><span class="lineNum">     640</span>              : module rveven_paritygen #(WIDTH = 16)  (</span>
<span id="L641"><span class="lineNum">     641</span>              :                                          input  logic [WIDTH-1:0]  data_in,         // Data</span>
<span id="L642"><span class="lineNum">     642</span>              :                                          output logic              parity_out       // generated even parity</span>
<span id="L643"><span class="lineNum">     643</span>              :                                          );</span>
<span id="L644"><span class="lineNum">     644</span>              : </span>
<span id="L645"><span class="lineNum">     645</span>              :    assign  parity_out =  ^(data_in[WIDTH-1:0]) ;</span>
<span id="L646"><span class="lineNum">     646</span>              : </span>
<span id="L647"><span class="lineNum">     647</span>              : endmodule  // rveven_paritygen</span>
<span id="L648"><span class="lineNum">     648</span>              : </span>
<span id="L649"><span class="lineNum">     649</span>              : module rveven_paritycheck #(WIDTH = 16)  (</span>
<span id="L650"><span class="lineNum">     650</span>              :                                            input  logic [WIDTH-1:0]  data_in,         // Data</span>
<span id="L651"><span class="lineNum">     651</span>              :                                            input  logic              parity_in,</span>
<span id="L652"><span class="lineNum">     652</span>              :                                            output logic              parity_err       // Parity error</span>
<span id="L653"><span class="lineNum">     653</span>              :                                            );</span>
<span id="L654"><span class="lineNum">     654</span>              : </span>
<span id="L655"><span class="lineNum">     655</span>              :    assign  parity_err =  ^(data_in[WIDTH-1:0]) ^ parity_in ;</span>
<span id="L656"><span class="lineNum">     656</span>              : </span>
<span id="L657"><span class="lineNum">     657</span>              : endmodule  // rveven_paritycheck</span>
<span id="L658"><span class="lineNum">     658</span>              : </span>
<span id="L659"><span class="lineNum">     659</span>              : module rvecc_encode  (</span>
<span id="L660"><span class="lineNum">     660</span> <span class="tlaUNC tlaBgUNC">           0 :                       input [31:0] din,</span></span>
<span id="L661"><span class="lineNum">     661</span> <span class="tlaGNC tlaBgGNC">           6 :                       output [6:0] ecc_out</span></span>
<span id="L662"><span class="lineNum">     662</span>              :                       );</span>
<span id="L663"><span class="lineNum">     663</span> <span class="tlaUNC tlaBgUNC">           0 : logic [5:0] ecc_out_temp;</span></span>
<span id="L664"><span class="lineNum">     664</span>              : </span>
<span id="L665"><span class="lineNum">     665</span>              :    assign ecc_out_temp[0] = din[0]^din[1]^din[3]^din[4]^din[6]^din[8]^din[10]^din[11]^din[13]^din[15]^din[17]^din[19]^din[21]^din[23]^din[25]^din[26]^din[28]^din[30];</span>
<span id="L666"><span class="lineNum">     666</span>              :    assign ecc_out_temp[1] = din[0]^din[2]^din[3]^din[5]^din[6]^din[9]^din[10]^din[12]^din[13]^din[16]^din[17]^din[20]^din[21]^din[24]^din[25]^din[27]^din[28]^din[31];</span>
<span id="L667"><span class="lineNum">     667</span>              :    assign ecc_out_temp[2] = din[1]^din[2]^din[3]^din[7]^din[8]^din[9]^din[10]^din[14]^din[15]^din[16]^din[17]^din[22]^din[23]^din[24]^din[25]^din[29]^din[30]^din[31];</span>
<span id="L668"><span class="lineNum">     668</span>              :    assign ecc_out_temp[3] = din[4]^din[5]^din[6]^din[7]^din[8]^din[9]^din[10]^din[18]^din[19]^din[20]^din[21]^din[22]^din[23]^din[24]^din[25];</span>
<span id="L669"><span class="lineNum">     669</span>              :    assign ecc_out_temp[4] = din[11]^din[12]^din[13]^din[14]^din[15]^din[16]^din[17]^din[18]^din[19]^din[20]^din[21]^din[22]^din[23]^din[24]^din[25];</span>
<span id="L670"><span class="lineNum">     670</span>              :    assign ecc_out_temp[5] = din[26]^din[27]^din[28]^din[29]^din[30]^din[31];</span>
<span id="L671"><span class="lineNum">     671</span>              : </span>
<span id="L672"><span class="lineNum">     672</span>              :    assign ecc_out[6:0] = {(^din[31:0])^(^ecc_out_temp[5:0]),ecc_out_temp[5:0]};</span>
<span id="L673"><span class="lineNum">     673</span>              : </span>
<span id="L674"><span class="lineNum">     674</span>              : endmodule // rvecc_encode</span>
<span id="L675"><span class="lineNum">     675</span>              : </span>
<span id="L676"><span class="lineNum">     676</span>              : module rvecc_decode  (</span>
<span id="L677"><span class="lineNum">     677</span> <span class="tlaUNC">           0 :                       input         en,</span></span>
<span id="L678"><span class="lineNum">     678</span> <span class="tlaUNC">           0 :                       input [31:0]  din,</span></span>
<span id="L679"><span class="lineNum">     679</span> <span class="tlaUNC">           0 :                       input [6:0]   ecc_in,</span></span>
<span id="L680"><span class="lineNum">     680</span> <span class="tlaGNC tlaBgGNC">          12 :                       input         sed_ded,    // only do detection and no correction. Used for the I$</span></span>
<span id="L681"><span class="lineNum">     681</span> <span class="tlaUNC tlaBgUNC">           0 :                       output [31:0] dout,</span></span>
<span id="L682"><span class="lineNum">     682</span> <span class="tlaUNC">           0 :                       output [6:0]  ecc_out,</span></span>
<span id="L683"><span class="lineNum">     683</span> <span class="tlaUNC">           0 :                       output        single_ecc_error,</span></span>
<span id="L684"><span class="lineNum">     684</span> <span class="tlaUNC">           0 :                       output        double_ecc_error</span></span>
<span id="L685"><span class="lineNum">     685</span>              : </span>
<span id="L686"><span class="lineNum">     686</span>              :                       );</span>
<span id="L687"><span class="lineNum">     687</span>              : </span>
<span id="L688"><span class="lineNum">     688</span> <span class="tlaUNC">           0 :    logic [6:0]                      ecc_check;</span></span>
<span id="L689"><span class="lineNum">     689</span> <span class="tlaUNC">           0 :    logic [38:0]                     error_mask;</span></span>
<span id="L690"><span class="lineNum">     690</span> <span class="tlaUNC">           0 :    logic [38:0]                     din_plus_parity, dout_plus_parity;</span></span>
<span id="L691"><span class="lineNum">     691</span>              : </span>
<span id="L692"><span class="lineNum">     692</span>              :    // Generate the ecc bits</span>
<span id="L693"><span class="lineNum">     693</span>              :    assign ecc_check[0] = ecc_in[0]^din[0]^din[1]^din[3]^din[4]^din[6]^din[8]^din[10]^din[11]^din[13]^din[15]^din[17]^din[19]^din[21]^din[23]^din[25]^din[26]^din[28]^din[30];</span>
<span id="L694"><span class="lineNum">     694</span>              :    assign ecc_check[1] = ecc_in[1]^din[0]^din[2]^din[3]^din[5]^din[6]^din[9]^din[10]^din[12]^din[13]^din[16]^din[17]^din[20]^din[21]^din[24]^din[25]^din[27]^din[28]^din[31];</span>
<span id="L695"><span class="lineNum">     695</span>              :    assign ecc_check[2] = ecc_in[2]^din[1]^din[2]^din[3]^din[7]^din[8]^din[9]^din[10]^din[14]^din[15]^din[16]^din[17]^din[22]^din[23]^din[24]^din[25]^din[29]^din[30]^din[31];</span>
<span id="L696"><span class="lineNum">     696</span>              :    assign ecc_check[3] = ecc_in[3]^din[4]^din[5]^din[6]^din[7]^din[8]^din[9]^din[10]^din[18]^din[19]^din[20]^din[21]^din[22]^din[23]^din[24]^din[25];</span>
<span id="L697"><span class="lineNum">     697</span>              :    assign ecc_check[4] = ecc_in[4]^din[11]^din[12]^din[13]^din[14]^din[15]^din[16]^din[17]^din[18]^din[19]^din[20]^din[21]^din[22]^din[23]^din[24]^din[25];</span>
<span id="L698"><span class="lineNum">     698</span>              :    assign ecc_check[5] = ecc_in[5]^din[26]^din[27]^din[28]^din[29]^din[30]^din[31];</span>
<span id="L699"><span class="lineNum">     699</span>              : </span>
<span id="L700"><span class="lineNum">     700</span>              :    // This is the parity bit</span>
<span id="L701"><span class="lineNum">     701</span>              :    assign ecc_check[6] = ((^din[31:0])^(^ecc_in[6:0])) &amp; ~sed_ded;</span>
<span id="L702"><span class="lineNum">     702</span>              : </span>
<span id="L703"><span class="lineNum">     703</span>              :    assign single_ecc_error = en &amp; (ecc_check[6:0] != 0) &amp; ecc_check[6];   // this will never be on for sed_ded</span>
<span id="L704"><span class="lineNum">     704</span>              :    assign double_ecc_error = en &amp; (ecc_check[6:0] != 0) &amp; ~ecc_check[6];  // all errors in the sed_ded case will be recorded as DE</span>
<span id="L705"><span class="lineNum">     705</span>              : </span>
<span id="L706"><span class="lineNum">     706</span>              :    // Generate the mask for error correctiong</span>
<span id="L707"><span class="lineNum">     707</span>              :    for (genvar i=1; i&lt;40; i++) begin</span>
<span id="L708"><span class="lineNum">     708</span>              :       assign error_mask[i-1] = (ecc_check[5:0] == i);</span>
<span id="L709"><span class="lineNum">     709</span>              :    end</span>
<span id="L710"><span class="lineNum">     710</span>              : </span>
<span id="L711"><span class="lineNum">     711</span>              :    // Generate the corrected data</span>
<span id="L712"><span class="lineNum">     712</span>              :    assign din_plus_parity[38:0] = {ecc_in[6], din[31:26], ecc_in[5], din[25:11], ecc_in[4], din[10:4], ecc_in[3], din[3:1], ecc_in[2], din[0], ecc_in[1:0]};</span>
<span id="L713"><span class="lineNum">     713</span>              : </span>
<span id="L714"><span class="lineNum">     714</span>              :    assign dout_plus_parity[38:0] = single_ecc_error ? (error_mask[38:0] ^ din_plus_parity[38:0]) : din_plus_parity[38:0];</span>
<span id="L715"><span class="lineNum">     715</span>              :    assign dout[31:0]             = {dout_plus_parity[37:32], dout_plus_parity[30:16], dout_plus_parity[14:8], dout_plus_parity[6:4], dout_plus_parity[2]};</span>
<span id="L716"><span class="lineNum">     716</span>              :    assign ecc_out[6:0]           = {(dout_plus_parity[38] ^ (ecc_check[6:0] == 7'b1000000)), dout_plus_parity[31], dout_plus_parity[15], dout_plus_parity[7], dout_plus_parity[3], dout_plus_parity[1:0]};</span>
<span id="L717"><span class="lineNum">     717</span>              : </span>
<span id="L718"><span class="lineNum">     718</span>              : endmodule // rvecc_decode</span>
<span id="L719"><span class="lineNum">     719</span>              : </span>
<span id="L720"><span class="lineNum">     720</span>              : module rvecc_encode_64  (</span>
<span id="L721"><span class="lineNum">     721</span> <span class="tlaGNC tlaBgGNC">         918 :                       input [63:0] din,</span></span>
<span id="L722"><span class="lineNum">     722</span> <span class="tlaGNC">        1986 :                       output [6:0] ecc_out</span></span>
<span id="L723"><span class="lineNum">     723</span>              :                       );</span>
<span id="L724"><span class="lineNum">     724</span>              :   assign ecc_out[0] = din[0]^din[1]^din[3]^din[4]^din[6]^din[8]^din[10]^din[11]^din[13]^din[15]^din[17]^din[19]^din[21]^din[23]^din[25]^din[26]^din[28]^din[30]^din[32]^din[34]^din[36]^din[38]^din[40]^din[42]^din[44]^din[46]^din[48]^din[50]^din[52]^din[54]^din[56]^din[57]^din[59]^din[61]^din[63];</span>
<span id="L725"><span class="lineNum">     725</span>              : </span>
<span id="L726"><span class="lineNum">     726</span>              :    assign ecc_out[1] = din[0]^din[2]^din[3]^din[5]^din[6]^din[9]^din[10]^din[12]^din[13]^din[16]^din[17]^din[20]^din[21]^din[24]^din[25]^din[27]^din[28]^din[31]^din[32]^din[35]^din[36]^din[39]^din[40]^din[43]^din[44]^din[47]^din[48]^din[51]^din[52]^din[55]^din[56]^din[58]^din[59]^din[62]^din[63];</span>
<span id="L727"><span class="lineNum">     727</span>              : </span>
<span id="L728"><span class="lineNum">     728</span>              :    assign ecc_out[2] = din[1]^din[2]^din[3]^din[7]^din[8]^din[9]^din[10]^din[14]^din[15]^din[16]^din[17]^din[22]^din[23]^din[24]^din[25]^din[29]^din[30]^din[31]^din[32]^din[37]^din[38]^din[39]^din[40]^din[45]^din[46]^din[47]^din[48]^din[53]^din[54]^din[55]^din[56]^din[60]^din[61]^din[62]^din[63];</span>
<span id="L729"><span class="lineNum">     729</span>              : </span>
<span id="L730"><span class="lineNum">     730</span>              :    assign ecc_out[3] = din[4]^din[5]^din[6]^din[7]^din[8]^din[9]^din[10]^din[18]^din[19]^din[20]^din[21]^din[22]^din[23]^din[24]^din[25]^din[33]^din[34]^din[35]^din[36]^din[37]^din[38]^din[39]^din[40]^din[49]^din[50]^din[51]^din[52]^din[53]^din[54]^din[55]^din[56];</span>
<span id="L731"><span class="lineNum">     731</span>              : </span>
<span id="L732"><span class="lineNum">     732</span>              :    assign ecc_out[4] = din[11]^din[12]^din[13]^din[14]^din[15]^din[16]^din[17]^din[18]^din[19]^din[20]^din[21]^din[22]^din[23]^din[24]^din[25]^din[41]^din[42]^din[43]^din[44]^din[45]^din[46]^din[47]^din[48]^din[49]^din[50]^din[51]^din[52]^din[53]^din[54]^din[55]^din[56];</span>
<span id="L733"><span class="lineNum">     733</span>              : </span>
<span id="L734"><span class="lineNum">     734</span>              :    assign ecc_out[5] = din[26]^din[27]^din[28]^din[29]^din[30]^din[31]^din[32]^din[33]^din[34]^din[35]^din[36]^din[37]^din[38]^din[39]^din[40]^din[41]^din[42]^din[43]^din[44]^din[45]^din[46]^din[47]^din[48]^din[49]^din[50]^din[51]^din[52]^din[53]^din[54]^din[55]^din[56];</span>
<span id="L735"><span class="lineNum">     735</span>              : </span>
<span id="L736"><span class="lineNum">     736</span>              :    assign ecc_out[6] = din[57]^din[58]^din[59]^din[60]^din[61]^din[62]^din[63];</span>
<span id="L737"><span class="lineNum">     737</span>              : </span>
<span id="L738"><span class="lineNum">     738</span>              : endmodule // rvecc_encode_64</span>
<span id="L739"><span class="lineNum">     739</span>              : </span>
<span id="L740"><span class="lineNum">     740</span>              : </span>
<span id="L741"><span class="lineNum">     741</span>              : module rvecc_decode_64  (</span>
<span id="L742"><span class="lineNum">     742</span> <span class="tlaUNC tlaBgUNC">           0 :                       input         en,</span></span>
<span id="L743"><span class="lineNum">     743</span> <span class="tlaUNC">           0 :                       input [63:0]  din,</span></span>
<span id="L744"><span class="lineNum">     744</span> <span class="tlaUNC">           0 :                       input [6:0]   ecc_in,</span></span>
<span id="L745"><span class="lineNum">     745</span> <span class="tlaUNC">           0 :                       output        ecc_error</span></span>
<span id="L746"><span class="lineNum">     746</span>              :                       );</span>
<span id="L747"><span class="lineNum">     747</span>              : </span>
<span id="L748"><span class="lineNum">     748</span> <span class="tlaUNC">           0 :    logic [6:0]                      ecc_check;</span></span>
<span id="L749"><span class="lineNum">     749</span>              : </span>
<span id="L750"><span class="lineNum">     750</span>              :    // Generate the ecc bits</span>
<span id="L751"><span class="lineNum">     751</span>              :    assign ecc_check[0] = ecc_in[0]^din[0]^din[1]^din[3]^din[4]^din[6]^din[8]^din[10]^din[11]^din[13]^din[15]^din[17]^din[19]^din[21]^din[23]^din[25]^din[26]^din[28]^din[30]^din[32]^din[34]^din[36]^din[38]^din[40]^din[42]^din[44]^din[46]^din[48]^din[50]^din[52]^din[54]^din[56]^din[57]^din[59]^din[61]^din[63];</span>
<span id="L752"><span class="lineNum">     752</span>              : </span>
<span id="L753"><span class="lineNum">     753</span>              :    assign ecc_check[1] = ecc_in[1]^din[0]^din[2]^din[3]^din[5]^din[6]^din[9]^din[10]^din[12]^din[13]^din[16]^din[17]^din[20]^din[21]^din[24]^din[25]^din[27]^din[28]^din[31]^din[32]^din[35]^din[36]^din[39]^din[40]^din[43]^din[44]^din[47]^din[48]^din[51]^din[52]^din[55]^din[56]^din[58]^din[59]^din[62]^din[63];</span>
<span id="L754"><span class="lineNum">     754</span>              : </span>
<span id="L755"><span class="lineNum">     755</span>              :    assign ecc_check[2] = ecc_in[2]^din[1]^din[2]^din[3]^din[7]^din[8]^din[9]^din[10]^din[14]^din[15]^din[16]^din[17]^din[22]^din[23]^din[24]^din[25]^din[29]^din[30]^din[31]^din[32]^din[37]^din[38]^din[39]^din[40]^din[45]^din[46]^din[47]^din[48]^din[53]^din[54]^din[55]^din[56]^din[60]^din[61]^din[62]^din[63];</span>
<span id="L756"><span class="lineNum">     756</span>              : </span>
<span id="L757"><span class="lineNum">     757</span>              :    assign ecc_check[3] = ecc_in[3]^din[4]^din[5]^din[6]^din[7]^din[8]^din[9]^din[10]^din[18]^din[19]^din[20]^din[21]^din[22]^din[23]^din[24]^din[25]^din[33]^din[34]^din[35]^din[36]^din[37]^din[38]^din[39]^din[40]^din[49]^din[50]^din[51]^din[52]^din[53]^din[54]^din[55]^din[56];</span>
<span id="L758"><span class="lineNum">     758</span>              : </span>
<span id="L759"><span class="lineNum">     759</span>              :    assign ecc_check[4] = ecc_in[4]^din[11]^din[12]^din[13]^din[14]^din[15]^din[16]^din[17]^din[18]^din[19]^din[20]^din[21]^din[22]^din[23]^din[24]^din[25]^din[41]^din[42]^din[43]^din[44]^din[45]^din[46]^din[47]^din[48]^din[49]^din[50]^din[51]^din[52]^din[53]^din[54]^din[55]^din[56];</span>
<span id="L760"><span class="lineNum">     760</span>              : </span>
<span id="L761"><span class="lineNum">     761</span>              :    assign ecc_check[5] = ecc_in[5]^din[26]^din[27]^din[28]^din[29]^din[30]^din[31]^din[32]^din[33]^din[34]^din[35]^din[36]^din[37]^din[38]^din[39]^din[40]^din[41]^din[42]^din[43]^din[44]^din[45]^din[46]^din[47]^din[48]^din[49]^din[50]^din[51]^din[52]^din[53]^din[54]^din[55]^din[56];</span>
<span id="L762"><span class="lineNum">     762</span>              : </span>
<span id="L763"><span class="lineNum">     763</span>              :    assign ecc_check[6] = ecc_in[6]^din[57]^din[58]^din[59]^din[60]^din[61]^din[62]^din[63];</span>
<span id="L764"><span class="lineNum">     764</span>              : </span>
<span id="L765"><span class="lineNum">     765</span>              :    assign ecc_error = en &amp; (ecc_check[6:0] != 0);  // all errors in the sed_ded case will be recorded as DE</span>
<span id="L766"><span class="lineNum">     766</span>              : </span>
<span id="L767"><span class="lineNum">     767</span>              :  endmodule // rvecc_decode_64</span>
<span id="L768"><span class="lineNum">     768</span>              : </span>
<span id="L769"><span class="lineNum">     769</span>              : `ifndef TECH_SPECIFIC_EC_RV_ICG</span>
<span id="L770"><span class="lineNum">     770</span>              : module `TEC_RV_ICG</span>
<span id="L771"><span class="lineNum">     771</span>              :   (</span>
<span id="L772"><span class="lineNum">     772</span>              :    input logic SE, EN, CK,</span>
<span id="L773"><span class="lineNum">     773</span>              :    output Q</span>
<span id="L774"><span class="lineNum">     774</span>              :    );</span>
<span id="L775"><span class="lineNum">     775</span>              : </span>
<span id="L776"><span class="lineNum">     776</span>              :    logic  en_ff;</span>
<span id="L777"><span class="lineNum">     777</span>              :    logic  enable;</span>
<span id="L778"><span class="lineNum">     778</span>              : </span>
<span id="L779"><span class="lineNum">     779</span>              :    assign      enable = EN | SE;</span>
<span id="L780"><span class="lineNum">     780</span>              : </span>
<span id="L781"><span class="lineNum">     781</span>              :    always @(CK, enable) begin</span>
<span id="L782"><span class="lineNum">     782</span>              :       if(!CK)</span>
<span id="L783"><span class="lineNum">     783</span>              :         en_ff = enable;</span>
<span id="L784"><span class="lineNum">     784</span>              :    end</span>
<span id="L785"><span class="lineNum">     785</span>              :    assign Q = CK &amp; en_ff;</span>
<span id="L786"><span class="lineNum">     786</span>              : </span>
<span id="L787"><span class="lineNum">     787</span>              : endmodule</span>
<span id="L788"><span class="lineNum">     788</span>              : `endif</span>
<span id="L789"><span class="lineNum">     789</span>              : </span>
<span id="L790"><span class="lineNum">     790</span>              : `ifndef RV_FPGA_OPTIMIZE</span>
<span id="L791"><span class="lineNum">     791</span>              : module rvclkhdr</span>
<span id="L792"><span class="lineNum">     792</span>              :   (</span>
<span id="L793"><span class="lineNum">     793</span>              :    input  logic en,</span>
<span id="L794"><span class="lineNum">     794</span>              :    input  logic clk,</span>
<span id="L795"><span class="lineNum">     795</span>              :    // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L796"><span class="lineNum">     796</span>              :    /*verilator coverage_off*/</span>
<span id="L797"><span class="lineNum">     797</span>              :    input  logic scan_mode,</span>
<span id="L798"><span class="lineNum">     798</span>              :    /*verilator coverage_on*/</span>
<span id="L799"><span class="lineNum">     799</span>              :    output logic l1clk</span>
<span id="L800"><span class="lineNum">     800</span>              :    );</span>
<span id="L801"><span class="lineNum">     801</span>              : </span>
<span id="L802"><span class="lineNum">     802</span>              :    logic   SE;</span>
<span id="L803"><span class="lineNum">     803</span>              :    assign       SE = 0;</span>
<span id="L804"><span class="lineNum">     804</span>              : </span>
<span id="L805"><span class="lineNum">     805</span>              : `ifdef TECH_SPECIFIC_EC_RV_ICG</span>
<span id="L806"><span class="lineNum">     806</span>              :    `USER_EC_RV_ICG clkhdr ( .*, .EN(en), .CK(clk), .Q(l1clk));</span>
<span id="L807"><span class="lineNum">     807</span>              : `else</span>
<span id="L808"><span class="lineNum">     808</span>              :    `TEC_RV_ICG clkhdr ( .*, .EN(en), .CK(clk), .Q(l1clk));</span>
<span id="L809"><span class="lineNum">     809</span>              : `endif</span>
<span id="L810"><span class="lineNum">     810</span>              : </span>
<span id="L811"><span class="lineNum">     811</span>              : endmodule // rvclkhdr</span>
<span id="L812"><span class="lineNum">     812</span>              : `endif</span>
<span id="L813"><span class="lineNum">     813</span>              : </span>
<span id="L814"><span class="lineNum">     814</span>              : module rvoclkhdr</span>
<span id="L815"><span class="lineNum">     815</span>              :   (</span>
<span id="L816"><span class="lineNum">     816</span> <span class="tlaGNC tlaBgGNC">       14092 :    input  logic en,</span></span>
<span id="L817"><span class="lineNum">     817</span> <span class="tlaGNC">      532224 :    input  logic clk,</span></span>
<span id="L818"><span class="lineNum">     818</span>              :    // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L819"><span class="lineNum">     819</span>              :    /*verilator coverage_off*/</span>
<span id="L820"><span class="lineNum">     820</span>              :    input  logic scan_mode,</span>
<span id="L821"><span class="lineNum">     821</span>              :    /*verilator coverage_on*/</span>
<span id="L822"><span class="lineNum">     822</span> <span class="tlaGNC">      532224 :    output logic l1clk</span></span>
<span id="L823"><span class="lineNum">     823</span>              :    );</span>
<span id="L824"><span class="lineNum">     824</span>              : </span>
<span id="L825"><span class="lineNum">     825</span> <span class="tlaUNC tlaBgUNC">           0 :    logic   SE;</span></span>
<span id="L826"><span class="lineNum">     826</span>              :    assign       SE = 0;</span>
<span id="L827"><span class="lineNum">     827</span>              : </span>
<span id="L828"><span class="lineNum">     828</span>              : `ifdef RV_FPGA_OPTIMIZE</span>
<span id="L829"><span class="lineNum">     829</span>              :    assign l1clk = clk;</span>
<span id="L830"><span class="lineNum">     830</span>              : `else</span>
<span id="L831"><span class="lineNum">     831</span>              :    `ifdef TECH_SPECIFIC_EC_RV_ICG</span>
<span id="L832"><span class="lineNum">     832</span>              :       `USER_EC_RV_ICG clkhdr ( .*, .EN(en), .CK(clk), .Q(l1clk));</span>
<span id="L833"><span class="lineNum">     833</span>              :    `else</span>
<span id="L834"><span class="lineNum">     834</span>              :       `TEC_RV_ICG clkhdr ( .*, .EN(en), .CK(clk), .Q(l1clk));</span>
<span id="L835"><span class="lineNum">     835</span>              :     `endif</span>
<span id="L836"><span class="lineNum">     836</span>              : `endif</span>
<span id="L837"><span class="lineNum">     837</span>              : </span>
<span id="L838"><span class="lineNum">     838</span>              : endmodule</span>
<span id="L839"><span class="lineNum">     839</span>              : </span>
<span id="L840"><span class="lineNum">     840</span>              : </span>
<span id="L841"><span class="lineNum">     841</span>              : </span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
