// Seed: 590646582
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3
);
  reg id_4;
  reg id_5;
  reg id_6;
  reg id_7 = id_4;
  assign id_5 = id_0 ? 1'd0 : id_5;
  always @(*) begin
    if (id_0) if (id_7) {1'h0, id_4 | {id_7, id_3}} <= id_1;
  end
  assign id_5 = {1, 1, id_5, 1};
  always @(negedge 1'b0) begin
    id_5 = id_4;
  end
  always @((!(id_4) <= id_3) or posedge 1) id_6 <= id_5;
  logic id_8;
endmodule
