[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920461 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920461 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920461 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13098172 heartbeat IPC: 0.9825 cumulative IPC: 0.9825 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22167886 heartbeat IPC: 1.103 cumulative IPC: 1.039 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29996169 heartbeat IPC: 1.277 cumulative IPC: 1.108 (Simulation time: 00 hr 04 min 17 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 36091443 cumulative IPC: 1.108 (Simulation time: 00 hr 05 min 31 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 36091443 cumulative IPC: 1.108 (Simulation time: 00 hr 05 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.108 instructions: 40000000 cycles: 36091443
CPU 0 Branch Prediction Accuracy: 94.19% MPKI: 12.91 Average ROB Occupancy at Mispredict: 38.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 10.12
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331496 HIT:     329949 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331496 HIT:     329949 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 324.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875209 HIT:     831535 MISS:      43674 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711615 HIT:     679105 MISS:      32510 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43537 HIT:      35466 MISS:       8071 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116842 HIT:     116778 MISS:         64 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3215 HIT:        186 MISS:       3029 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.54 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4529042 HIT:    4115880 MISS:     413162 MSHR_MERGE:     106582
cpu0->cpu0_L1I LOAD         ACCESS:    4529042 HIT:    4115880 MISS:     413162 MSHR_MERGE:     106582
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.074 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14327520 HIT:   13716365 MISS:     611155 MSHR_MERGE:     159368
cpu0->cpu0_L1D LOAD         ACCESS:    7990361 HIT:    7497791 MISS:     492570 MSHR_MERGE:      87535
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6333695 HIT:    6218332 MISS:     115363 MSHR_MERGE:      71826
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3464 HIT:        242 MISS:       3222 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3969256 HIT:    3869453 MISS:      99803 MSHR_MERGE:      62738
cpu0->cpu0_ITLB LOAD         ACCESS:    3969256 HIT:    3869453 MISS:      99803 MSHR_MERGE:      62738
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.826 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13593747 HIT:   13216571 MISS:     377176 MSHR_MERGE:      82745
cpu0->cpu0_DTLB LOAD         ACCESS:   13593747 HIT:   13216571 MISS:     377176 MSHR_MERGE:      82745
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.61 cycles
cpu0->LLC TOTAL        ACCESS:      57686 HIT:      42086 MISS:      15600 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32510 HIT:      23806 MISS:       8704 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8071 HIT:       5265 MISS:       2806 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14076 HIT:      11404 MISS:       2672 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3029 HIT:       1611 MISS:       1418 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 139.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        695
  ROW_BUFFER_MISS:      12233
  AVG DBUS CONGESTED CYCLE: 15.92
Channel 0 WQ ROW_BUFFER_HIT:        390
  ROW_BUFFER_MISS:       2212
  FULL:          0
Channel 0 REFRESHES ISSUED:       3007
