set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property PACKAGE_PIN R4 [get_ports {clk[0]}]
set_property PACKAGE_PIN U3 [get_ports {input_data[7]}]
set_property PACKAGE_PIN T4 [get_ports {input_data[6]}]
set_property PACKAGE_PIN V3 [get_ports {input_data[5]}]
set_property PACKAGE_PIN V4 [get_ports {input_data[4]}]
set_property PACKAGE_PIN W4 [get_ports {input_data[3]}]
set_property PACKAGE_PIN Y4 [get_ports {input_data[2]}]
set_property PACKAGE_PIN Y6 [get_ports {input_data[1]}]
set_property PACKAGE_PIN W7 [get_ports {input_data[0]}]
set_property PACKAGE_PIN Y8 [get_ports {cr[0]}]
set_property PACKAGE_PIN U1 [get_ports {s0[0]}]
set_property PACKAGE_PIN P2 [get_ports {data[7]}]
set_property PACKAGE_PIN P1 [get_ports {data[6]}]
set_property PACKAGE_PIN N2 [get_ports {data[5]}]
set_property PACKAGE_PIN M1 [get_ports {data[4]}]
set_property PACKAGE_PIN M2 [get_ports {data[3]}]
set_property PACKAGE_PIN L1 [get_ports {data[2]}]
set_property PACKAGE_PIN J2 [get_ports {data[1]}]
set_property PACKAGE_PIN G1 [get_ports {data[0]}]
set_property PULLTYPE PULLDOWN [get_ports {input_data[7]}]
set_property PULLTYPE PULLDOWN [get_ports {input_data[6]}]
set_property PULLTYPE PULLDOWN [get_ports {input_data[5]}]
set_property PULLTYPE PULLDOWN [get_ports {input_data[4]}]
set_property PULLTYPE PULLDOWN [get_ports {input_data[3]}]
set_property PULLTYPE PULLDOWN [get_ports {input_data[2]}]
set_property PULLTYPE PULLDOWN [get_ports {input_data[1]}]
set_property PULLTYPE PULLDOWN [get_ports {input_data[0]}]
set_property PULLTYPE PULLDOWN [get_ports {cr[0]}]
set_property PULLTYPE PULLDOWN [get_ports {s0[0]}]
set_property PULLTYPE PULLDOWN [get_ports {s1[0]}]
set_property PULLTYPE PULLDOWN [get_ports {sl[0]}]
set_property PULLTYPE PULLDOWN [get_ports {sr[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk_IBUF[0]}]

set_property IOSTANDARD LVCMOS18 [get_ports {clk[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input_data[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input_data[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input_data[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input_data[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input_data[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input_data[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input_data[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {input_data[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {cr[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {s1[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sl[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sr[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[0]}]

set_property PACKAGE_PIN U2 [get_ports {s1[0]}]
set_property PACKAGE_PIN W1 [get_ports {sl[0]}]
set_property PACKAGE_PIN W2 [get_ports {sr[0]}]
