
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../TRACES/602.gcc_s-1850B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Plus Stride Prefetcher with degree = 2 and distance = 4
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000003 cycles: 2500076 heartbeat IPC: 3.99988 cumulative IPC: 3.99988 (Simulation time: 0 hr 0 min 14 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5000076 heartbeat IPC: 4 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 27 sec) 

Warmup complete CPU 0 instructions: 25000003 cycles: 6250076 (Simulation time: 0 hr 0 min 34 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 19998624 heartbeat IPC: 0.666731 cumulative IPC: 0.363675 (Simulation time: 0 hr 0 min 46 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 47592352 heartbeat IPC: 0.362401 cumulative IPC: 0.362825 (Simulation time: 0 hr 1 min 10 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 75238762 heartbeat IPC: 0.361711 cumulative IPC: 0.362378 (Simulation time: 0 hr 1 min 34 sec) 
Finished CPU 0 instructions: 25000000 cycles: 68988686 cumulative IPC: 0.362378 (Simulation time: 0 hr 1 min 34 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.362378 instructions: 25000000 cycles: 68988686
cpu0_DTLB TOTAL     ACCESS:    4747962  HIT:    4739836  MISS:       8126
cpu0_DTLB LOAD      ACCESS:    3938372  HIT:    3930249  MISS:       8123
cpu0_DTLB RFO       ACCESS:     809590  HIT:     809587  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 208.05 cycles
cpu0_ITLB TOTAL     ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       8126  HIT:        392  MISS:       7734
cpu0_STLB LOAD      ACCESS:       8123  HIT:        392  MISS:       7731
cpu0_STLB RFO       ACCESS:          3  HIT:          0  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.139 cycles
cpu0_L1D TOTAL     ACCESS:    5545615  HIT:    4942917  MISS:     602698
cpu0_L1D LOAD      ACCESS:    3380259  HIT:    2778478  MISS:     601781
cpu0_L1D RFO       ACCESS:    2157622  HIT:    2157450  MISS:        172
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7734  HIT:       6989  MISS:        745
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 70.9846 cycles
cpu0_L2C TOTAL     ACCESS:     750186  HIT:     300622  MISS:     449564
cpu0_L2C LOAD      ACCESS:     601781  HIT:     259993  MISS:     341788
cpu0_L2C RFO       ACCESS:        172  HIT:          0  MISS:        172
cpu0_L2C PREFETCH  ACCESS:     145911  HIT:      38440  MISS:     107471
cpu0_L2C WRITEBACK ACCESS:       1577  HIT:       1577  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        745  HIT:        612  MISS:        133
cpu0_L2C PREFETCH  REQUESTED:     146380  ISSUED:     146229  USEFUL:     103832  USELESS:       3701
cpu0_L2C AVERAGE MISS LATENCY: 102.006 cycles
LLC TOTAL     ACCESS:     450184  HIT:       1285  MISS:     448899
LLC LOAD      ACCESS:     341752  HIT:        586  MISS:     341166
LLC RFO       ACCESS:        172  HIT:          0  MISS:        172
LLC PREFETCH  ACCESS:     107507  HIT:         16  MISS:     107491
LLC WRITEBACK ACCESS:        620  HIT:        620  MISS:          0
LLC TRANSLATION ACCESS:        133  HIT:         63  MISS:         70
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 81.1355 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     367113  ROW_BUFFER_MISS:      81786
 DBUS AVG_CONGESTED_CYCLE:    3.98268
 WQ ROW_BUFFER_HIT:        319  ROW_BUFFER_MISS:        305  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.3646% MPKI: 19.576 Average ROB Occupancy at Mispredict: 33.4808
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.576
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

