ibrary ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity control is

	port	(	R: out std_logic_vector(1 downto 0);
				E: out std_logic_vector(4 downto 0);
				SEL: out std_logic_vector(1 downto 0);
				sw_error: in std_logic;
				end_game: in std_logic;
				end_time: in std_logic;
				win0: in std_logic;
				win1: in std_logic
			);
			
end control;

architecture bhv of control is

