# A-simple-MIPS-architecture-CPU
A simple MIPS five-stage pipeline CPU implements 31 MIPS instructions.

Implemented according to *自己动手写CPU, 雷思磊*.

Time: 2020 Summer
