
---------- Begin Simulation Statistics ----------
final_tick                               341759727000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 197160                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665156                       # Number of bytes of host memory used
host_op_rate                                   363974                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   507.20                       # Real time elapsed on the host
host_tick_rate                              673813255                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184608570                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.341760                       # Number of seconds simulated
sim_ticks                                341759727000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184608570                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.835195                       # CPI: cycles per instruction
system.cpu.discardedOps                          4370                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       463717204                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146302                       # IPC: instructions per cycle
system.cpu.numCycles                        683519454                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97854705     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     79      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               11      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.01% # Class of committed instruction
system.cpu.op_class_0::MemRead                1983215      1.07%     54.08% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84770560     45.92%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184608570                       # Class of committed instruction
system.cpu.tickCycles                       219802250                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2627824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5272266                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          108                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2643888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          384                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5288535                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            384                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10707874                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10698712                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1500                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10699525                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10697718                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983111                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2877                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             361                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                162                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              199                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          151                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     81384257                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81384257                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81384309                       # number of overall hits
system.cpu.dcache.overall_hits::total        81384309                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5286508                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5286508                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5286538                       # number of overall misses
system.cpu.dcache.overall_misses::total       5286538                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 501760798500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 501760798500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 501760798500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 501760798500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86670765                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86670765                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86670847                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86670847                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060995                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060995                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060996                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060996                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94913.466224                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94913.466224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94912.927610                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94912.927610                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2643292                       # number of writebacks
system.cpu.dcache.writebacks::total           2643292                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2642439                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2642439                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2642439                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2642439                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2644069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2644069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2644082                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2644082                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 246331833500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 246331833500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 246332985000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 246332985000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030507                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030507                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030507                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030507                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93163.920268                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93163.920268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93163.897716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93163.897716                       # average overall mshr miss latency
system.cpu.dcache.replacements                2643571                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1944271                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1944271                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          344                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           344                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29110000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29110000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1944615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1944615                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000177                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000177                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84622.093023                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84622.093023                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25173000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25173000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000155                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000155                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83354.304636                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83354.304636                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79439986                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79439986                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5286164                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5286164                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 501731688500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 501731688500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84726150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84726150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94914.135941                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94914.135941                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2642397                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2642397                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2643767                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2643767                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 246306660500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 246306660500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93165.040830                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93165.040830                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           82                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           82                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.365854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.365854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1151500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1151500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.158537                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.158537                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88576.923077                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88576.923077                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        91000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        91000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        91000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        91000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        90000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        90000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        90000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        90000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 341759727000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.804391                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            84028459                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2644083                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.779811                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.804391                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          433                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175985913                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175985913                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 341759727000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 341759727000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 341759727000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45145683                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            1988240                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169403                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32255475                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32255475                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32255475                       # number of overall hits
system.cpu.icache.overall_hits::total        32255475                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          564                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            564                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          564                       # number of overall misses
system.cpu.icache.overall_misses::total           564                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44168000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44168000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44168000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44168000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32256039                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32256039                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32256039                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32256039                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78312.056738                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78312.056738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78312.056738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78312.056738                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          317                       # number of writebacks
system.cpu.icache.writebacks::total               317                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          564                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          564                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          564                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          564                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43604000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43604000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77312.056738                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77312.056738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77312.056738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77312.056738                       # average overall mshr miss latency
system.cpu.icache.replacements                    317                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32255475                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32255475                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          564                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           564                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44168000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44168000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32256039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32256039                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78312.056738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78312.056738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          564                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          564                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43604000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43604000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77312.056738                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77312.056738                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 341759727000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           236.132686                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32256039                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               564                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          57191.558511                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   236.132686                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.922393                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.922393                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64512642                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64512642                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 341759727000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 341759727000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 341759727000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 341759727000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184608570                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   70                       # number of demand (read+write) hits
system.l2.demand_hits::total                      170                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 100                       # number of overall hits
system.l2.overall_hits::.cpu.data                  70                       # number of overall hits
system.l2.overall_hits::total                     170                       # number of overall hits
system.l2.demand_misses::.cpu.inst                464                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2644013                       # number of demand (read+write) misses
system.l2.demand_misses::total                2644477                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               464                       # number of overall misses
system.l2.overall_misses::.cpu.data           2644013                       # number of overall misses
system.l2.overall_misses::total               2644477                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     41506500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 242366098500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     242407605000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     41506500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 242366098500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    242407605000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              564                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2644083                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2644647                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             564                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2644083                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2644647                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.822695                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999974                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999936                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.822695                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999974                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999936                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 89453.663793                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91666.001075                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91665.612898                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 89453.663793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91666.001075                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91665.612898                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2627397                       # number of writebacks
system.l2.writebacks::total                   2627397                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  22                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 22                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           462                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2643993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2644455                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          462                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2643993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2644455                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36698500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 215924524000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 215961222500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36698500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 215924524000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 215961222500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.819149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999927                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.819149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999927                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79433.982684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81666.072490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81665.682532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79433.982684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81666.072490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81665.682532                       # average overall mshr miss latency
system.l2.replacements                        2628195                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2643292                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2643292                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2643292                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2643292                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          295                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              295                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          295                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          295                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2643755                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2643755                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 242340842000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  242340842000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2643767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2643767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91665.393352                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91665.393352                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2643755                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2643755                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 215903292000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 215903292000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81665.393352                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81665.393352                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          464                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              464                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     41506500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41506500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.822695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.822695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 89453.663793                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89453.663793                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          462                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          462                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36698500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36698500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.819149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.819149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79433.982684                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79433.982684                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            58                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                58                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     25256500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     25256500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.816456                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.816456                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97893.410853                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97893.410853                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           20                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           20                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          238                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          238                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     21232000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     21232000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.753165                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.753165                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89210.084034                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89210.084034                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 341759727000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16221.226075                       # Cycle average of tags in use
system.l2.tags.total_refs                     5288405                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2644579                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999715                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.695458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.678037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16215.852580                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990065                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          699                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8582                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44951995                       # Number of tag accesses
system.l2.tags.data_accesses                 44951995                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 341759727000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5254794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5287986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000427711500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328410                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328410                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10308458                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4943350                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2644455                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2627397                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5288910                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5254794                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.50                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5288910                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5254794                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2643739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2643742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 282671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  45744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.104583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.918290                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       328408    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328410                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.046525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328335     99.98%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               45      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328410                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               338490240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336306816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    990.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    984.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  341759693000                       # Total gap between requests
system.mem_ctrls.avgGap                      64827.25                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        59136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    338431104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336305472                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 173033.846085674100                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 990260341.587878108025                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 984040673.698220729828                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          924                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5287986                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5254794                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     32962500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 202880633250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 8304855964750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     35673.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38366.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1580434.16                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        59136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    338431104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     338490240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        59136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        59136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336306816                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336306816                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          462                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2643993                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2644455                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2627397                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2627397                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       173034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    990260342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        990433375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       173034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       173034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    984044606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       984044606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    984044606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       173034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    990260342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1974477982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5288910                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5254773                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       330600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       330476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       330434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       330424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       330456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       330622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       330676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       330524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       330560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       330506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       330498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       330514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       330658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       330582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       330738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       330642                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328530                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            103746533250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26444550000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       202913595750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19615.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38365.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4882777                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4878543                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.32                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.84                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       782361                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   862.511378                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   773.263693                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   284.861053                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2641      0.34%      0.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        51860      6.63%      6.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        34106      4.36%     11.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        22871      2.92%     14.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        27392      3.50%     17.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        30908      3.95%     21.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        47656      6.09%     27.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        23234      2.97%     30.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       541693     69.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       782361                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             338490240                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336305472                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              990.433375                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              984.040674                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   15.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               7.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 341759727000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2792346900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1484167575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18879673680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13714025760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 26977778880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  82326698280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  61907989440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  208082680515                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   608.856644                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 158123594250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  11411920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 172224212750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2793724920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1484892420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18883143720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13715889300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 26977778880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  82335402750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  61900659360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  208091491350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   608.882425                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 158116026000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  11411920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 172231781000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 341759727000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                700                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2627397                       # Transaction distribution
system.membus.trans_dist::CleanEvict              414                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2643755                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2643755                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           700                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7916721                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7916721                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    674797056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               674797056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2644455                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2644455    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2644455                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 341759727000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         26313952500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24502563750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               880                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5270689                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          317                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1077                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2643767                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2643767                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           564                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          316                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1445                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7931737                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               7933182                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       112768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    676784000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              676896768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2628195                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336306816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5272842                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000093                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009659                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5272350     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    492      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5272842                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 341759727000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         7931485500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1410998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6610217480                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
