vendor_name = ModelSim
source_file = 1, E:/Project/VHDL/TRISTATE/TRISTATE.vhd
source_file = 1, E:/Project/VHDL/TRISTATE/db/TRISTATE.cbx.xml
source_file = 1, d:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/14.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/14.0/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = TRISTATE
instance = comp, \DOUT~output\, DOUT~output, TRISTATE, 1
instance = comp, \DIN~input\, DIN~input, TRISTATE, 1
instance = comp, \EN~input\, EN~input, TRISTATE, 1
