"""RTL8821CU MAC init flow — the HALMAC ``init_mac_cfg`` for 8821C, run after firmware
download (from ``rtw_halmac_dlfw`` -> ``init_mac_flow``).

This sets up TX DMA queue mapping, the TX/RX FIFO page allocation (reserved-page boundaries),
the H2C queue, and the protocol / EDCA / WMAC register blocks — i.e. everything that turns the
powered + FW-loaded chip into a working MAC. Page boundaries are computed from the chip's fixed
FIFO sizes (not hardcoded), so the math stays correct if the reserved-page count changes.

Ported from [SRC] hal/halmac/halmac_88xx/halmac_8821c/halmac_init_8821c.c:
  init_trx_cfg :422 / txdma_queue_mapping :479 / priority_queue_cfg :523 / set_trx_fifo_info :648
  init_h2c :820 / init_protocol_cfg :766 / init_edca_cfg :878 / init_wmac_cfg :924
and the USB RX-aggregation cfg [SRC] hal/halmac/halmac_88xx/halmac_usb_88xx.c:87 cfg_usb_rx_agg.
The bulk-OUT count selects the RQPN / page-num tables; an 8821CU enumerates 3 OUT pipes.
"""
from __future__ import annotations

from .mac_reg_tbl import MAC_REG_TBL

# --- registers [SRC] halmac_reg2.h -----------------------------------------
REG_MACID = 0x0610              # port-0 MAC address (REG_MACID) [SRC] hal_com_reg.h:419
REG_CR = 0x0100
REG_TXDMA_PQ_MAP = 0x010C
REG_TRXFF_BNDY = 0x0114
REG_RXFF_BNDY = 0x011C
REG_RX_DRVINFO_SZ = 0x060F
_BIT_APP_PHYSTS = 1 << 28           # [SRC] halmac_bit2.h:46980
REG_C2HEVT_MSG_NORMAL = 0x01A0
REG_FIFOPAGE_CTRL_2 = 0x0204
REG_AUTO_LLT_V1 = 0x0208
REG_TXDMA_OFFSET_CHK = 0x020C
REG_RQPN_CTRL_2 = 0x022C
REG_FIFOPAGE_INFO_1 = 0x0230
REG_H2C_HEAD = 0x0244
REG_H2C_TAIL = 0x0248
REG_H2C_READ_ADDR = 0x024C
REG_H2C_INFO = 0x0254
REG_H2C_PKT_READADDR = 0x10D0
REG_H2C_PKT_WRITEADDR = 0x10D4
REG_RXDMA_AGG_PG_TH = 0x0280
REG_FWFF_CTRL = 0x029C
REG_FWFF_PKT_INFO = 0x02A0
REG_FWHW_TXQ_CTRL = 0x0420
REG_BCNQ_BDNY_V1 = 0x0424
REG_BCNQ1_BDNY_V1 = 0x0456
REG_AMPDU_MAX_TIME_V1 = 0x0455
REG_TX_HANG_CTRL = 0x045E
REG_INIRTS_RATE_SEL = 0x0480
REG_PROT_MODE_CTRL = 0x04C8
REG_BAR_MODE_CTRL = 0x04CC
REG_RA_TRY_RATE_AGG_LMT = 0x04CF
REG_PRECNT_CTRL = 0x04E5
REG_MISC_CTRL = 0x0577
REG_CAMCMD = 0x0670
REG_NAN_RX_TSF_FILTER = 0x0691
REG_RXFLTMAP0 = 0x06A0          # mgmt-subtype accept map
REG_RXFLTMAP1 = 0x06A2          # ctrl-subtype accept map
REG_RXFLTMAP2 = 0x06A4          # data-subtype accept map
REG_EDCA_VO_PARAM = 0x0500
REG_EDCA_VI_PARAM = 0x0504
REG_PIFS = 0x0512
REG_SIFS = 0x0514
REG_SLOT = 0x051B
REG_TX_PTCL_CTRL = 0x0520
REG_TXPAUSE = 0x0522
REG_TBTT_PROHIBIT = 0x0540
REG_RD_NAV_NXT = 0x0544
REG_BCN_CTRL = 0x0550
REG_DRVERLYINT = 0x0558
REG_BCNDMATIM = 0x0559
REG_RXTSF_OFFSET_CCK = 0x055E
REG_TIMER0_SRC_SEL = 0x05B4
REG_WMAC_FWPKT_CR = 0x0601
REG_TCR = 0x0604
REG_RCR = 0x0608
REG_RX_PKT_LIMIT = 0x060C
REG_ACKTO_CCK = 0x0639
REG_WMAC_TRXPTCL_CTL_H = 0x066C
REG_RXFLTMAP0 = 0x06A0
REG_RXFLTMAP2 = 0x06A4
REG_SND_PTCL_CTRL = 0x0718
REG_WMAC_OPTION_FUNCTION = 0x07D0
REG_WMAC_OPTION_FUNCTION_2 = 0x07D8
REG_SYS_CFG2 = 0x00FC
REG_RXDMA_MODE = 0x0290
REG_USB_USBSTAT = 0xFE11
REG_H2CQ_CSR = 0x1330
REG_FAST_EDCA_VOVI_SETTING = 0x1448
REG_FAST_EDCA_BEBK_SETTING = 0x144C

# --- FIFO page allocation [SRC] init_8821c.c:648 + halmac_8821c_cfg.h ------
_TX_FIFO_SIZE = 65536
_RX_FIFO_SIZE = 16384
_TX_PAGE_SHIFT = 7
_C2H_PKT_BUF = 256
# reserved-page counts [SRC] halmac_88xx_cfg.h RSVD_PG_*_NUM (drv clamped to 8 by
# cfg_drv_rsvd_pg_num_88xx for 8821c).
_RSVD_DRV, _RSVD_H2C_EXTRA, _RSVD_H2C_STATIC = 8, 24, 8
_RSVD_H2CQ, _RSVD_CPU_INSTR, _RSVD_FW_TXBUF, _RSVD_CSIBUF = 8, 0, 4, 0
_BLK_DESC_NUM = 3                  # USB descriptor blocks [SRC] init_8821c.c:617

# DMA mapping ids [SRC] halmac_type.h ; 3-bulkout NORMAL rqpn/pg tables [SRC] init_8821c.c
_MAP_LOW, _MAP_NORMAL, _MAP_HIGH = 1, 2, 3
_PQ_HI, _PQ_MG, _PQ_BK, _PQ_BE, _PQ_VI, _PQ_VO = (
    _MAP_HIGH, _MAP_HIGH, _MAP_LOW, _MAP_LOW, _MAP_NORMAL, _MAP_NORMAL)
_PG_HQ, _PG_NQ, _PG_LQ, _PG_EXQ, _PG_GAPQ = 16, 16, 16, 0, 1
_MAC_TRX_ENABLE = 0xFF             # CR all-TRX enable [SRC] init_8821c.c:451


def _txff_pages() -> dict:
    """set_trx_fifo_info_8821c: reserved-page boundary math (NORMAL trx, no rx-expand/LA).
    [SRC] init_8821c.c:648-711."""
    tx_pg = _TX_FIFO_SIZE >> _TX_PAGE_SHIFT
    rsvd = (_RSVD_DRV + _RSVD_H2C_EXTRA + _RSVD_H2C_STATIC + _RSVD_H2CQ
            + _RSVD_CPU_INSTR + _RSVD_FW_TXBUF + _RSVD_CSIBUF)
    acq = tx_pg - rsvd
    pubq = acq - _PG_HQ - _PG_LQ - _PG_NQ - _PG_EXQ - _PG_GAPQ
    boundary = tx_pg - rsvd
    fw_txbuf_addr = tx_pg - _RSVD_CSIBUF - _RSVD_FW_TXBUF
    h2cq_addr = fw_txbuf_addr - _RSVD_CPU_INSTR - _RSVD_H2CQ
    return {"boundary": boundary, "pubq": pubq, "h2cq_addr": h2cq_addr,
            "fw_tx_boundary": fw_txbuf_addr - boundary}


def txff_pages() -> dict:
    """Public view of the reserved-page layout for the H2C/general-info path."""
    return _txff_pages()


def _init_trx_cfg(t, bulkout_num: int) -> None:
    """init_trx_cfg_8821c [SRC] init_8821c.c:422 — queue mapping + CR reset/enable + H2CQ."""
    pq = (((_PQ_HI << 14) | (_PQ_MG << 12) | (_PQ_BK << 10) | (_PQ_BE << 8)
           | (_PQ_VI << 6) | (_PQ_VO << 4)) & 0xFFFF)
    if bulkout_num != 3:
        raise NotImplementedError("RTL8821CU: only the 3-bulkout RQPN table is ported")
    t.write16(REG_TXDMA_PQ_MAP, pq)
    if t.read8(REG_WMAC_FWPKT_CR) & 0x80:       # en_fwff (BIT_FWEN) — off on this card
        raise NotImplementedError("RTL8821CU: fwff-enabled path not ported")
    t.write8(REG_CR, 0)
    t.write16(REG_FWFF_CTRL, t.read16(REG_FWFF_PKT_INFO))
    t.write8(REG_CR, _MAC_TRX_ENABLE)
    t.write32(REG_H2CQ_CSR, 1 << 31)


def _priority_queue_cfg(t) -> None:
    """priority_queue_cfg_8821c [SRC] init_8821c.c:523 — FIFO page numbers/boundaries, the
    USB block-desc + auto-LLT init, and the transfer mode."""
    pg = _txff_pages()
    bnd = pg["boundary"]
    t.write16(REG_FIFOPAGE_INFO_1, _PG_HQ)
    t.write16(REG_FIFOPAGE_INFO_1 + 4, _PG_LQ)      # INFO_2
    t.write16(REG_FIFOPAGE_INFO_1 + 8, _PG_NQ)      # INFO_3
    t.write16(REG_FIFOPAGE_INFO_1 + 12, _PG_EXQ)    # INFO_4
    t.write16(REG_FIFOPAGE_INFO_1 + 16, pg["pubq"])  # INFO_5
    t.write32(REG_RQPN_CTRL_2, t.read32(REG_RQPN_CTRL_2) | (1 << 31))
    t.write16(REG_FIFOPAGE_CTRL_2, bnd)
    t.write8(REG_FWHW_TXQ_CTRL + 2, t.read8(REG_FWHW_TXQ_CTRL + 2) | (1 << 4))
    t.write16(REG_BCNQ_BDNY_V1, bnd)
    t.write16(REG_FIFOPAGE_CTRL_2 + 2, bnd)
    t.write16(REG_BCNQ1_BDNY_V1, bnd)
    t.write32(REG_RXFF_BNDY, _RX_FIFO_SIZE - _C2H_PKT_BUF - 1)
    # USB block-desc + auto-init LLT
    v = t.read8(REG_AUTO_LLT_V1)
    t.write8(REG_AUTO_LLT_V1, (v & ~(0xF << 4)) | (_BLK_DESC_NUM << 4))
    t.write8(REG_AUTO_LLT_V1 + 3, _BLK_DESC_NUM)
    t.write8(REG_TXDMA_OFFSET_CHK + 1, t.read8(REG_TXDMA_OFFSET_CHK + 1) | (1 << 1))
    t.write8(REG_AUTO_LLT_V1, t.read8(REG_AUTO_LLT_V1) | (1 << 0))
    for _ in range(1000):
        if not (t.read8(REG_AUTO_LLT_V1) & (1 << 0)):
            break
    else:
        raise RuntimeError("RTL8821CU: auto-init LLT timed out")
    t.write8(REG_CR + 3, 0)                         # HALMAC_TRNSFER_NORMAL


def _init_h2c(t) -> None:
    """init_h2c_8821c [SRC] init_8821c.c:820 — point the H2C queue at its reserved pages."""
    h2cq_addr = _txff_pages()["h2cq_addr"] << _TX_PAGE_SHIFT
    h2cq_size = _RSVD_H2CQ << _TX_PAGE_SHIFT
    t.write32(REG_H2C_HEAD, (t.read32(REG_H2C_HEAD) & 0xFFFC0000) | h2cq_addr)
    t.write32(REG_H2C_READ_ADDR, (t.read32(REG_H2C_READ_ADDR) & 0xFFFC0000) | h2cq_addr)
    t.write32(REG_H2C_TAIL, (t.read32(REG_H2C_TAIL) & 0xFFFC0000) | (h2cq_addr + h2cq_size))
    t.write8(REG_H2C_INFO, (t.read8(REG_H2C_INFO) & 0xFC) | 0x01)
    t.write8(REG_H2C_INFO, (t.read8(REG_H2C_INFO) & 0xFB) | 0x04)
    t.write8(REG_TXDMA_OFFSET_CHK + 1, (t.read8(REG_TXDMA_OFFSET_CHK + 1) & 0x7F) | 0x80)
    # get_h2c_buf_free_space_88xx: read the H2C queue write/read pointers (free-space sanity).
    t.read32(REG_H2C_PKT_WRITEADDR)
    t.read32(REG_H2C_PKT_READADDR)


def _init_protocol_cfg(t) -> None:
    """init_protocol_cfg_8821c [SRC] init_8821c.c:766 — AMPDU/RTS/BAR/fast-EDCA thresholds."""
    t.write8(REG_AMPDU_MAX_TIME_V1, 0x70)
    t.write8(REG_TX_HANG_CTRL, t.read8(REG_TX_HANG_CTRL) | (1 << 2))   # BIT_EN_EOF_V1
    pre_txcnt = 0x1E4 | (1 << 11)                                      # | BIT_EN_PRECNT
    t.write8(REG_PRECNT_CTRL, pre_txcnt & 0xFF)
    t.write8(REG_PRECNT_CTRL + 1, pre_txcnt >> 8)
    t.write32(REG_PROT_MODE_CTRL, 0x101008FF)
    t.write16(REG_BAR_MODE_CTRL + 2, 0x01 | (0x08 << 8))
    t.write8(REG_FAST_EDCA_VOVI_SETTING, 0x06)
    t.write8(REG_FAST_EDCA_VOVI_SETTING + 2, 0x06)
    t.write8(REG_FAST_EDCA_BEBK_SETTING, 0x06)
    t.write8(REG_FAST_EDCA_BEBK_SETTING + 2, 0x06)
    t.write8(REG_INIRTS_RATE_SEL, t.read8(REG_INIRTS_RATE_SEL) | (1 << 5))


def _init_edca_cfg(t) -> None:
    """init_edca_cfg_8821c [SRC] init_8821c.c:878 — slot/SIFS/TXOP/NAV/beacon timing."""
    t.write8(REG_TIMER0_SRC_SEL, t.read8(REG_TIMER0_SRC_SEL) & ~((1 << 4) | (1 << 5) | (1 << 6)))
    t.write16(REG_TXPAUSE, 0)
    t.write8(REG_SLOT, 0x09)
    t.write8(REG_PIFS, 0x19)
    t.write32(REG_SIFS, 0x10100E0A)
    t.write16(REG_EDCA_VO_PARAM + 2, 0x0186)
    t.write16(REG_EDCA_VI_PARAM + 2, 0x03BC)
    t.write32(REG_RD_NAV_NXT, 0x001B0005)
    t.write16(REG_RXTSF_OFFSET_CCK, 0x3030)
    t.write8(REG_BCN_CTRL, t.read8(REG_BCN_CTRL) | (1 << 3))          # BIT_EN_BCN_FUNCTION
    t.write32(REG_TBTT_PROHIBIT, 0x00006404)
    t.write8(REG_DRVERLYINT, 0x04)
    t.write8(REG_BCNDMATIM, 0x02)
    t.write8(REG_TX_PTCL_CTRL + 1, t.read8(REG_TX_PTCL_CTRL + 1) & ~(1 << 4))


def _init_wmac_cfg(t) -> None:
    """init_wmac_cfg_8821c [SRC] init_8821c.c:924 — RX filter maps, RCR, TX/RX function cfg."""
    t.write32(REG_RXFLTMAP0, 0x0FFFFFFF)
    t.write16(REG_RXFLTMAP2, 0xFFFF)
    t.write32(REG_RCR, 0xE400220E)
    t.write8(REG_RX_PKT_LIMIT, 0x18)
    t.write8(REG_TCR + 2, 0x30)
    t.write8(REG_TCR + 1, 0x30)
    t.write8(REG_ACKTO_CCK, 0x40)
    t.write8(REG_WMAC_TRXPTCL_CTL_H, t.read8(REG_WMAC_TRXPTCL_CTL_H) | (1 << 1))
    t.write8(REG_SND_PTCL_CTRL, t.read8(REG_SND_PTCL_CTRL) | (1 << 6))
    t.write32(REG_WMAC_OPTION_FUNCTION_2, 0x30810041)
    t.write8(REG_WMAC_OPTION_FUNCTION + 4, 0x98)                      # NORMAL trx mode


def init_mac_cfg(t, bulkout_num: int = 3) -> None:
    """halmac_init_mac_cfg(NORMAL) for 8821c [SRC] init_8821c.c:382 init_mac_cfg_8821c."""
    _init_trx_cfg(t, bulkout_num)
    _priority_queue_cfg(t)
    _init_h2c(t)
    _init_protocol_cfg(t)
    _init_edca_cfg(t)
    _init_wmac_cfg(t)


def _cfg_usb_rx_agg(t) -> None:
    """cfg_usb_rx_agg_88xx for rx_agg_switch(USB) [SRC] halmac_usb_88xx.c:87 — enable RX DMA
    aggregation (drv_define=0 -> USB2.0 size 5 / timeout 0x20; size_limit_en=1)."""
    dma_usb_agg = t.read8(REG_RXDMA_AGG_PG_TH + 3)
    agg_enable = t.read8(REG_TXDMA_PQ_MAP) | (1 << 2)        # BIT_RXDMA_AGG_EN
    dma_usb_agg &= ~(1 << 7)                                  # USB mode
    size, timeout = (0x5, 0xA) if t.read8(REG_SYS_CFG2 + 3) == 0x20 else (0x5, 0x20)
    t.write32(REG_RXDMA_AGG_PG_TH, t.read32(REG_RXDMA_AGG_PG_TH) | (1 << 29))  # EN_PRE_CALC
    t.write8(REG_TXDMA_PQ_MAP, agg_enable)
    t.write8(REG_RXDMA_AGG_PG_TH + 3, dma_usb_agg)
    t.write16(REG_RXDMA_AGG_PG_TH, (size | (timeout << 8)) & 0xFFFF)


def init_mac_flow(t, info) -> None:
    """init_mac_flow [SRC] hal_halmac.c:3452 — MAC cfg, the RCR-cache sync read, RTS-full-BW
    enable (CONFIG_RTS_FULL_BW on in this build), and the USB RX-aggregation switch."""
    init_mac_cfg(t)
    t.read32(REG_RCR)                                        # HW_VAR_RCR cache sync
    t.write8(REG_INIRTS_RATE_SEL, t.read8(REG_INIRTS_RATE_SEL) | (1 << 5))  # rts_full_bw(TRUE)
    _cfg_usb_rx_agg(t)


def init_mac_register(t) -> None:
    """rtl8821c_init_phy_parameter_mac [SRC] rtl8821c_phy.c:97 -> odm_config_mac_8821c — apply the
    PHYDM MAC-register table (138 plain 1-byte writes, no cut/rfe conditionals)."""
    for addr, val in MAC_REG_TBL:
        t.write8(addr, val)


def config_rx_info(t) -> None:
    """cfg_drv_info_8821c(HALMAC_DRV_INFO_PHY_STATUS) [SRC] halmac_cfg_wmac_8821c.c — size the RX
    driver-info area to 4 B and turn on APP_PHYSTS so RX carries the PHY status; sniffer/PLCP off.
    Then the RCR cache-sync read (rtw_halmac_config_rx_info's HW_VAR_RCR get [SRC] hal_halmac.c)."""
    t.write8(REG_RX_DRVINFO_SZ, 4)                          # drv_info_size (PHY_STATUS)
    v = t.read8(REG_TRXFF_BNDY + 1)
    t.write8(REG_TRXFF_BNDY + 1, (v & 0xF0) | 0x0F)         # rxdesc len=0 workaround
    t.write32(REG_RCR, t.read32(REG_RCR) | _BIT_APP_PHYSTS)
    t.write32(REG_WMAC_OPTION_FUNCTION + 4,
              t.read32(REG_WMAC_OPTION_FUNCTION + 4) & ~((1 << 8) | (1 << 9)))
    t.read32(REG_RCR)                                       # HW_VAR_RCR cache sync


def set_mac_addr(t, mac6: bytes) -> None:
    """cfg_mac_addr_88xx(port 0) [SRC] halmac_cfg_wmac_88xx.c — program the interface MAC into
    REG_MACID: the low 4 bytes as a dword, the high 2 as a word (`rtw_hal_iface_init` ->
    HW_VAR_MAC_ADDR -> rtw_halmac_set_mac_address)."""
    t.write32(REG_MACID, int.from_bytes(mac6[0:4], "little"))
    t.write16(REG_MACID + 4, int.from_bytes(mac6[4:6], "little"))


REG_BCN_CTRL = 0x0550           # port-0 beacon control [SRC] hal_com_reg.h
_BCN_PORT_EN = (1 << 2) | (1 << 3) | (1 << 4)   # EN_RXBCN_RPT | EN_BCN_FUNCTION | DIS_TSF_UDT


def hw_port_enable(t) -> None:
    """hw_var_hw_port_cfg(enable) [SRC] rtl8821c_ops.c -> hw_bcn_ctrl_add(port 0): BCN_CTRL |=
    EN_P0_RXBCN_RPT | DIS_TSF_UDT | EN_BCN_FUNCTION. (`rtw_hal_hw_port_enable`, iface-init tail.)"""
    t.write8(REG_BCN_CTRL, t.read8(REG_BCN_CTRL) | _BCN_PORT_EN)


def enable_rx_bar(t) -> None:
    """HW_VAR_ENABLE_RX_BAR(TRUE) [SRC] hal_com.c:13475 — accept BlockAckReq control frames
    (RXFLTMAP1 |= BIT8). `init_hw_mlme_ext` sets this before the first channel set."""
    t.write16(REG_RXFLTMAP1, t.read16(REG_RXFLTMAP1) | (1 << 8))


# --- opmode / monitor-mode entry (the airmon vif setopmode after the channel tune) ---
REG_MSR = 0x0102                # net-type (REG_CR+2); port 0 = bits [1:0]
REG_TBTT_PROHIBIT = 0x0540
_HW_STATE_NOLINK, _HW_STATE_STATION = 0, 2
_TBTT_HOLD_STOP_BCN = 0x64
_MONITOR_RCR = 0x90000001       # AAP | APP_PHYSTS | APP_FCS (radiotap monitor) [SRC] rtl8821c_ops.c:893
_BIT_DIS_TSF_UDT = 1 << 4       # BCN_CTRL DIS_TSF_UDT [SRC] hal_com_reg.h:1548
_BIT_EN_BCN_FUNCTION = 1 << 3


def _set_msr(t, net_type: int) -> None:
    """Set_MSR -> HW_VAR_MEDIA_STATUS [SRC] rtw_wlan_util.c — the port-0 net-type into MSR
    (0x0102[1:0])."""
    t.write8(REG_MSR, (t.read8(REG_MSR) & ~0x3) | (net_type & 0x3))


def _stop_tx_beacon(t) -> None:
    """StopTxBeacon [SRC] hal_com.c — pause beacon TX (FWHW_TXQ_CTRL+2[6]=0) and load the
    stop-beacon TBTT-prohibit hold time (0x540[19:8] = 0x64)."""
    t.write8(REG_FWHW_TXQ_CTRL + 2, t.read8(REG_FWHW_TXQ_CTRL + 2) & ~(1 << 6))
    t.write8(REG_TBTT_PROHIBIT + 1, _TBTT_HOLD_STOP_BCN & 0xFF)
    t.write8(REG_TBTT_PROHIBIT + 2,
             (t.read8(REG_TBTT_PROHIBIT + 2) & 0xF0) | (_TBTT_HOLD_STOP_BCN >> 8))


def set_opmode_station(t, mac6: bytes) -> None:
    """hw_var_set_opmode(STATION) [SRC] rtl8821c_ops.c:1002 (non-monitor path) — re-program the
    MAC, disable TSF update (BCN_CTRL[DIS_TSF_UDT], already set so no write), net-type STATION,
    stop beacon TX, then BCN_CTRL = EN_BCN_FUNCTION | DIS_TSF_UDT."""
    set_mac_addr(t, mac6)
    if not (t.read8(REG_BCN_CTRL) & _BIT_DIS_TSF_UDT):
        t.write8(REG_BCN_CTRL, t.read8(REG_BCN_CTRL) | _BIT_DIS_TSF_UDT)
    _set_msr(t, _HW_STATE_STATION)
    _stop_tx_beacon(t)
    t.write8(REG_BCN_CTRL, _BIT_EN_BCN_FUNCTION | _BIT_DIS_TSF_UDT)


def _config_rx_info_sniffer(t) -> None:
    """cfg_drv_info_8821c(PHY_SNIFFER) [SRC] halmac_cfg_wmac_8821c.c:57 — 5-byte drv-info,
    APP_PHYSTS on (RCR), sniffer-info on (0x7d4[9]), the rxdesc-len-0 workaround (0x115), then the
    HW_VAR_RCR cache-sync read."""
    t.write8(REG_RX_DRVINFO_SZ, 5)
    t.write8(REG_TRXFF_BNDY + 1, (t.read8(REG_TRXFF_BNDY + 1) & 0xF0) | 0x0F)
    t.write32(REG_RCR, t.read32(REG_RCR) | _BIT_APP_PHYSTS)
    t.write32(REG_WMAC_OPTION_FUNCTION + 4,
              (t.read32(REG_WMAC_OPTION_FUNCTION + 4) & ~((1 << 8) | (1 << 9))) | (1 << 9))
    t.read32(REG_RCR)


def set_opmode_monitor(t) -> None:
    """hw_var_set_opmode(MONITOR) [SRC] rtl8821c_ops.c:1035 -> Set_MSR(NOLINK) + hw_var_set_monitor:
    promiscuous RCR (AAP|APP_PHYSTS|APP_FCS), sniffer drv-info, RX_DRVINFO_SZ|0x80, and all-open
    RXFLTMAP — the airmon monitor RX-enable."""
    _set_msr(t, _HW_STATE_NOLINK)
    t.read32(REG_RCR)                                       # mon->rcr backup
    t.write32(REG_RCR, _MONITOR_RCR)
    _config_rx_info_sniffer(t)
    t.write8(REG_RX_DRVINFO_SZ, t.read8(REG_RX_DRVINFO_SZ) | 0x80)
    for r in (REG_RXFLTMAP0, REG_RXFLTMAP1, REG_RXFLTMAP2):    # back up all three first,
        t.read16(r)
    for r in (REG_RXFLTMAP0, REG_RXFLTMAP1, REG_RXFLTMAP2):    # then open all (accept everything)
        t.write16(r, 0xFFFF)


# RXDMA burst [SRC] halmac_usb_88xx.c:20 enum + halmac_bit2.h
_BIT_DMA_MODE = 1 << 1
_BURST_CNT_SHIFT, _BURST_SIZE_SHIFT = 2, 4
_USB_BURST_3_0, _USB_BURST_2_0_HS, _USB_BURST_2_0_FS = 0, 1, 2
_BIT_DROP_DATA_EN = 1 << 9


def init_interface_cfg(t) -> None:
    """init_usb_cfg_88xx [SRC] halmac_usb_88xx.c:39 — the USB RXDMA burst mode/size (from the link
    speed: USB3 via SYS_CFG2+3==0x20, else USB2 HS/FS via USBSTAT) and the TXDMA drop-on-overflow
    enable. Run from `_halmac_init_hal` after `rtw_hal_init_phy`."""
    value8 = _BIT_DMA_MODE | (0x3 << _BURST_CNT_SHIFT)
    if t.read8(REG_SYS_CFG2 + 3) == 0x20:
        value8 |= _USB_BURST_3_0 << _BURST_SIZE_SHIFT
    elif (t.read8(REG_USB_USBSTAT) & 0x3) == 0x1:
        value8 |= _USB_BURST_2_0_HS << _BURST_SIZE_SHIFT
    else:
        value8 |= _USB_BURST_2_0_FS << _BURST_SIZE_SHIFT
    t.write8(REG_RXDMA_MODE, value8)
    t.write16(REG_TXDMA_OFFSET_CHK, t.read16(REG_TXDMA_OFFSET_CHK) | _BIT_DROP_DATA_EN)


# --- hal_init_misc bits [SRC] halmac_bit_8821c.h -----------------------------
_BIT_SECCAM_POLLING = 1 << 31      # :15050
_BIT_SECCAM_CLR = 1 << 30          # :15051
_BIT_APP_FCS = 1 << 31             # RCR :14151
_BIT_APP_PHYSTS = 1 << 28          # RCR :14154
_BIT_AICV = 1 << 9                 # RCR :14171
_BIT_ACRC32 = 1 << 8               # RCR :14172
_BIT_APWRMGT = 1 << 5              # RCR :14175
_BIT_MGNT_XMIT_ACK = 1 << 12       # FWHW_TXQ_CTRL — ack for xmit mgmt frames
_BIT_MAC_SEC_EN = 1 << 9           # CR :18758
_CHK_TSF_EN_CBSSID = 0x03          # BIT_CHK_TSF_EN | BIT_CHK_TSF_CBSSID :15374-15375
_DRV_INFO_SZ = 4                   # config_rx_info set DRV_INFO_PHY_STATUS (= 4 B, nonzero)
REG_PAD_CTRL1 = 0x0064             # [SRC] halmac_reg_8821c.h:48 REG_PAD_CTRL1_8821C


def hal_init_misc(t, info) -> None:
    """rtl8821c_hal_init_misc [SRC] rtl8821c_halinit.c:203 — the driver-level post-hal_init setup
    `airmon-ng` reaches: clear the security CAM, open the RX filter maps (accept all mgmt + all
    data, ps-poll-only ctrl), sync RCR (drop CRC/ICV/PWRMGT err frames, keep PHY-status), enable
    the mgmt-xmit ack + MAC security engine, disable BAR, and turn the RX-TSF address filter on.
    This is the block that actually makes monitor-mode RX flow. An rfe_type-2 ("1212") board also
    takes a PAD_CTRL1 5G-RX fix [SRC] :257 — gated on the runtime EFUSE rfe (raw 0xCA), so the pcap
    card (rfe 0x22) skips it byte-identically."""
    t.write32(REG_CAMCMD, _BIT_SECCAM_POLLING | _BIT_SECCAM_CLR)     # invalidate_cam_all
    t.write16(REG_RXFLTMAP1, 0x0400)                                # ps-poll only, ctrl off
    t.write16(REG_RXFLTMAP2, 0xFFFF)                                # all data
    t.write16(REG_RXFLTMAP0, 0xFFFF)                                # all mgmt
    rcr = t.read32(REG_RCR)
    rcr &= ~(_BIT_AICV | _BIT_ACRC32 | _BIT_APP_FCS | _BIT_APWRMGT)
    if _DRV_INFO_SZ:
        rcr |= _BIT_APP_PHYSTS
    t.write32(REG_RCR, rcr)
    t.write32(REG_FWHW_TXQ_CTRL, t.read32(REG_FWHW_TXQ_CTRL) | _BIT_MGNT_XMIT_ACK)
    t.write32(REG_BAR_MODE_CTRL, 0x01FFFF | (t.read8(REG_RA_TRY_RATE_AGG_LMT) << 24))
    t.write8(REG_MISC_CTRL, 0x03)                                   # disable secondary CCA 20/40M
    t.write16(REG_CR, t.read16(REG_CR) | _BIT_MAC_SEC_EN)
    t.write8(REG_NAN_RX_TSF_FILTER, _CHK_TSF_EN_CBSSID)
    if info.rfe_type == 2:                                          # "1212 module" 5G-RX fix [SRC] :257
        t.write8(REG_PAD_CTRL1 + 3, 0x36)


# --- rtl8821c_phy_bf_init [SRC] rtl8821c_phy.c (CONFIG_BEAMFORMING) ----------
REG_MU_TX_CTL = 0x14C0
REG_MU_BF_OPTION = 0x167C
REG_WMAC_MU_BF_CTL = 0x1680
REG_TXBF_CTRL = 0x042C
REG_NDPA_OPT_CTRL = 0x045F
REG_STA2_CSI_RATE = 0x06DF          # STA2 CSI rate (fixed 6M)
REG_BF_GROUPING = 0x1C94
_BIT_MU_P1_WAIT_STATE_EN = 1 << 16  # [SRC] halmac_bit_8821c.h:11806
_MU_RL_SHIFT, _MU_RL_MASK = 12, 0xF   # :11808-11809 BIT_*_R_MU_RL
_BIT_EN_MU_MIMO = 1 << 7            # :11833
_MU_TABLE_VALID_MASK = 0x3F        # :11837 (shift 0)
_TXMU_ACKPOLICY_SHIFT = 4          # :16609 BIT_*_WMAC_TXMU_ACKPOLICY
_BIT_TXMU_ACKPOLICY_EN = 1 << 6    # :16607
_BIT_USE_NDPA_PARAMETER = 1 << 30  # :9233 (REG_TXBF_CTRL+3 byte = BIT(30) >> 24)


def phy_bf_init(t) -> None:
    """rtl8821c_phy_bf_init [SRC] rtl8821c_phy.c — MU-MIMO / TX-beamforming defaults, the first
    `rtl8821c_hal_init` step after `phy_init_haldm`: set MU retry-limit 0xA + P1-wait-state, clear
    EN_MU_MIMO until sounding + the MU-STA-valid table, default the MU ack-policy, take NDPA
    rate/BW from 0x45F (OFDM-6M/BW20), fix STA2 CSI rate at 6M, and load the grouping bitmap."""
    v32 = t.read32(REG_MU_TX_CTL) | _BIT_MU_P1_WAIT_STATE_EN
    v32 = (v32 & ~(_MU_RL_MASK << _MU_RL_SHIFT)) | (0xA << _MU_RL_SHIFT)
    v32 &= ~_BIT_EN_MU_MIMO
    v32 &= ~_MU_TABLE_VALID_MASK
    t.write32(REG_MU_TX_CTL, v32)
    t.write8(REG_MU_BF_OPTION, (3 << _TXMU_ACKPOLICY_SHIFT) | _BIT_TXMU_ACKPOLICY_EN)
    t.write16(REG_WMAC_MU_BF_CTL, 0)
    t.write8(REG_TXBF_CTRL + 3, t.read8(REG_TXBF_CTRL + 3) | (_BIT_USE_NDPA_PARAMETER >> 24))
    t.write8(REG_NDPA_OPT_CTRL, 0x10)                    # Rate=OFDM_6M, BW20
    t.write8(REG_STA2_CSI_RATE, (t.read8(REG_STA2_CSI_RATE) & 0xC0) | 0x4)
    t.write32(REG_BF_GROUPING, 0xAFFFAFFF)
