Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: v6pcieDMA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "v6pcieDMA.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "v6pcieDMA"
Output Format                      : NGC
Target Device                      : xc7a200t-2-fbg676

---- Source Options
Top Module Name                    : v6pcieDMA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"MyUserLogic/UserLogic_00" "ipcore_dir" "ipcore_dir_ISE13.3"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_rxeq_scan.v" into library work
Parsing module <v7_pcie_rxeq_scan>.
Analyzing Verilog file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_qpll_wrapper.v" into library work
Parsing module <v7_pcie_qpll_wrapper>.
Analyzing Verilog file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_qpll_reset.v" into library work
Parsing module <v7_pcie_qpll_reset>.
Analyzing Verilog file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_qpll_drp.v" into library work
Parsing module <v7_pcie_qpll_drp>.
Analyzing Verilog file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_pipe_user.v" into library work
Parsing module <v7_pcie_pipe_user>.
Analyzing Verilog file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_pipe_sync.v" into library work
Parsing module <v7_pcie_pipe_sync>.
Analyzing Verilog file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_pipe_reset.v" into library work
Parsing module <v7_pcie_pipe_reset>.
Analyzing Verilog file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_pipe_rate.v" into library work
Parsing module <v7_pcie_pipe_rate>.
Analyzing Verilog file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_pipe_eq.v" into library work
Parsing module <v7_pcie_pipe_eq>.
Analyzing Verilog file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_pipe_drp.v" into library work
Parsing module <v7_pcie_pipe_drp>.
Analyzing Verilog file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_pipe_clock.v" into library work
Parsing module <v7_pcie_pipe_clock>.
Analyzing Verilog file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_gt_wrapper.v" into library work
Parsing module <v7_pcie_gt_wrapper>.
Analyzing Verilog file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_gtp_pipe_reset.v" into library work
Parsing module <v7_pcie_gtp_pipe_reset>.
Analyzing Verilog file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_gtp_pipe_rate.v" into library work
Parsing module <v7_pcie_gtp_pipe_rate>.
Analyzing Verilog file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_gtp_pipe_drp.v" into library work
Parsing module <v7_pcie_gtp_pipe_drp>.
Analyzing Verilog file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_pipe_wrapper.v" into library work
Parsing module <v7_pcie_pipe_wrapper>.
Analyzing Verilog file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" into library work
Parsing module <ADC_emul>.
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 102: Redeclaration of ansi port reg01_td is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 103: Redeclaration of ansi port reg01_tv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 104: Redeclaration of ansi port reg02_td is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 105: Redeclaration of ansi port reg02_tv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 106: Redeclaration of ansi port reg03_td is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 107: Redeclaration of ansi port reg03_tv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 108: Redeclaration of ansi port reg04_td is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 109: Redeclaration of ansi port reg04_tv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 110: Redeclaration of ansi port reg05_td is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 111: Redeclaration of ansi port reg05_tv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 112: Redeclaration of ansi port reg06_td is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 113: Redeclaration of ansi port reg06_tv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 114: Redeclaration of ansi port reg07_td is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 115: Redeclaration of ansi port reg07_tv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 116: Redeclaration of ansi port reg08_td is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 117: Redeclaration of ansi port reg08_tv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 118: Redeclaration of ansi port reg09_td is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 119: Redeclaration of ansi port reg09_tv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 120: Redeclaration of ansi port reg10_td is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 121: Redeclaration of ansi port reg10_tv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 122: Redeclaration of ansi port reg11_td is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 123: Redeclaration of ansi port reg11_tv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 124: Redeclaration of ansi port reg12_td is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 125: Redeclaration of ansi port reg12_tv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 126: Redeclaration of ansi port reg13_td is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 127: Redeclaration of ansi port reg13_tv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 130: Redeclaration of ansi port reg14_td is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 131: Redeclaration of ansi port reg14_tv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 135: Redeclaration of ansi port strobe_adc is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 155: Redeclaration of ansi port reg01_rd is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 156: Redeclaration of ansi port reg01_rv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 165: Redeclaration of ansi port reg02_rd is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 166: Redeclaration of ansi port reg02_rv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 170: Redeclaration of ansi port reg03_rd is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 171: Redeclaration of ansi port reg03_rv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 175: Redeclaration of ansi port reg04_rd is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 176: Redeclaration of ansi port reg04_rv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 180: Redeclaration of ansi port reg05_rd is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 181: Redeclaration of ansi port reg05_rv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 185: Redeclaration of ansi port reg06_rd is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 186: Redeclaration of ansi port reg06_rv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 188: Redeclaration of ansi port reg07_rd is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 189: Redeclaration of ansi port reg07_rv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 190: Redeclaration of ansi port reg08_rd is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 191: Redeclaration of ansi port reg08_rv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 192: Redeclaration of ansi port reg09_rd is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 193: Redeclaration of ansi port reg09_rv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 194: Redeclaration of ansi port reg10_rd is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 195: Redeclaration of ansi port reg10_rv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 196: Redeclaration of ansi port reg11_rd is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 197: Redeclaration of ansi port reg11_rv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 198: Redeclaration of ansi port reg12_rd is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 199: Redeclaration of ansi port reg12_rv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 200: Redeclaration of ansi port reg13_rd is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 201: Redeclaration of ansi port reg13_rv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 205: Redeclaration of ansi port reg14_rd is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 206: Redeclaration of ansi port reg14_rv is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 216: Redeclaration of ansi port adc_clk_in_p is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 217: Redeclaration of ansi port adc_clk_in_n is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 218: Redeclaration of ansi port adc_data_in_p is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 219: Redeclaration of ansi port adc_data_in_n is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 220: Redeclaration of ansi port delay_clk is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 221: Redeclaration of ansi port adc_data_or_p is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 222: Redeclaration of ansi port adc_data_or_n is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 223: Redeclaration of ansi port bram_wr_addr is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 230: Redeclaration of ansi port reset is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 236: Redeclaration of ansi port bram_wr_din is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 290: Redeclaration of ansi port adcclock is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 293: Redeclaration of ansi port fifowr_clk is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 294: Redeclaration of ansi port fifowr_en is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 295: Redeclaration of ansi port fifodin is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 296: Redeclaration of ansi port fifofull is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 297: Redeclaration of ansi port fifoprog_full is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 300: Redeclaration of ansi port real_strobe_signal is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 301: Redeclaration of ansi port real_soa_signal is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 302: Redeclaration of ansi port resetfifo is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 675: Redeclaration of ansi port user_int_1o is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 676: Redeclaration of ansi port user_int_2o is not allowed
WARNING:HDLCompiler:751 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Emul.v" Line 677: Redeclaration of ansi port user_int_3o is not allowed
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\ipcore_dir\fifomodule.vhd" into library work
Parsing entity <fifomodule>.
Parsing architecture <fifomodule_a> of entity <fifomodule>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_pcie_bram_7x.vhd" into library work
Parsing entity <v7_pcie_pcie_bram_7x>.
Parsing architecture <v7_pcie> of entity <v7_pcie_pcie_bram_7x>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_pcie_brams_7x.vhd" into library work
Parsing entity <v7_pcie_pcie_brams_7x>.
Parsing architecture <pcie_7x> of entity <v7_pcie_pcie_brams_7x>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_axi_basic_tx_thrtl_ctl.vhd" into library work
Parsing entity <v7_pcie_axi_basic_tx_thrtl_ctl>.
Parsing architecture <trans> of entity <v7_pcie_axi_basic_tx_thrtl_ctl>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_axi_basic_tx_pipeline.vhd" into library work
Parsing entity <v7_pcie_axi_basic_tx_pipeline>.
Parsing architecture <trans> of entity <v7_pcie_axi_basic_tx_pipeline>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_axi_basic_rx_pipeline.vhd" into library work
Parsing entity <v7_pcie_axi_basic_rx_pipeline>.
Parsing architecture <trans> of entity <v7_pcie_axi_basic_rx_pipeline>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_axi_basic_rx_null_gen.vhd" into library work
Parsing entity <v7_pcie_axi_basic_rx_null_gen>.
Parsing architecture <TRANS> of entity <v7_pcie_axi_basic_rx_null_gen>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_pcie_pipe_misc.vhd" into library work
Parsing entity <v7_pcie_pcie_pipe_misc>.
Parsing architecture <rtl> of entity <v7_pcie_pcie_pipe_misc>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_pcie_pipe_lane.vhd" into library work
Parsing entity <v7_pcie_pcie_pipe_lane>.
Parsing architecture <rtl> of entity <v7_pcie_pcie_pipe_lane>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_pcie_bram_top_7x.vhd" into library work
Parsing entity <v7_pcie_pcie_bram_top_7x>.
Parsing architecture <pcie_7x> of entity <v7_pcie_pcie_bram_top_7x>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_axi_basic_tx.vhd" into library work
Parsing entity <v7_pcie_axi_basic_tx>.
Parsing architecture <trans> of entity <v7_pcie_axi_basic_tx>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_axi_basic_rx.vhd" into library work
Parsing entity <v7_pcie_axi_basic_rx>.
Parsing architecture <TRANS> of entity <v7_pcie_axi_basic_rx>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\v6abb64Package_efifo_elink.vhd" into library work
Parsing package <abb64Package>.
Parsing package body <abb64Package>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_pcie_pipe_pipeline.vhd" into library work
Parsing entity <v7_pcie_pcie_pipe_pipeline>.
Parsing architecture <rtl> of entity <v7_pcie_pcie_pipe_pipeline>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_pcie_7x.vhd" into library work
Parsing entity <v7_pcie_pcie_7x>.
Parsing architecture <rtl> of entity <v7_pcie_pcie_7x>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_gt_rx_valid_filter_7x.vhd" into library work
Parsing entity <v7_pcie_gt_rx_valid_filter_7x>.
Parsing architecture <pcie_7x> of entity <v7_pcie_gt_rx_valid_filter_7x>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_axi_basic_top.vhd" into library work
Parsing entity <v7_pcie_axi_basic_top>.
Parsing architecture <trans> of entity <v7_pcie_axi_basic_top>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\FF_tagram64x36.vhd" into library work
Parsing entity <FF_TagRam64x36>.
Parsing architecture <STRUCTURE> of entity <ff_tagram64x36>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\DMA_FSM.vhd" into library work
Parsing entity <DMA_FSM>.
Parsing architecture <Behavioral> of entity <dma_fsm>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\DMA_Calculate.vhd" into library work
Parsing entity <DMA_Calculate>.
Parsing architecture <Behavioral> of entity <dma_calculate>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\ipcore_dir_ISE13.3\v6_sfifo_15x128.vhd" into library work
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_pcie_top.vhd" into library work
Parsing entity <v7_pcie_pcie_top>.
Parsing architecture <pcie_7x> of entity <v7_pcie_pcie_top>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie_gt_top.vhd" into library work
Parsing entity <v7_pcie_gt_top>.
Parsing architecture <pcie_7x> of entity <v7_pcie_gt_top>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Tx_Output_Arbitor.vhd" into library work
Parsing entity <Tx_Output_Arbitor>.
Parsing architecture <Behavioral> of entity <tx_output_arbitor>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\tx_Mem_Reader.vhd" into library work
Parsing entity <tx_Mem_Reader>.
Parsing architecture <Behavioral> of entity <tx_mem_reader>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\rx_usDMA_Channel.vhd" into library work
Parsing entity <usDMA_Transact>.
Parsing architecture <Behavioral> of entity <usdma_transact>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\rx_MWr_Channel.vhd" into library work
Parsing entity <rx_MWr_Transact>.
Parsing architecture <Behavioral> of entity <rx_mwr_transact>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\rx_MRd_Channel.vhd" into library work
Parsing entity <rx_MRd_Transact>.
Parsing architecture <Behavioral> of entity <rx_mrd_transact>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\rx_dsDMA_Channel.vhd" into library work
Parsing entity <dsDMA_Transact>.
Parsing architecture <Behavioral> of entity <dsdma_transact>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\rx_CplD_Channel.vhd" into library work
Parsing entity <rx_CplD_Transact>.
Parsing architecture <Behavioral> of entity <rx_cpld_transact>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\RxIn_Delays.vhd" into library work
Parsing entity <RxIn_Delay>.
Parsing architecture <Behavioral> of entity <rxin_delay>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Interrupts.vhd" into library work
Parsing entity <Interrupts>.
Parsing architecture <Behavioral> of entity <interrupts>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\ipcore_dir_ISE13.3\v6_mBuf_128x72.vhd" into library work
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v7_pcie.vhd" into library work
Parsing entity <v7_pcie>.
Parsing architecture <pcie_7x> of entity <v7_pcie>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\tx_Transact.vhd" into library work
Parsing entity <tx_Transact>.
Parsing architecture <Behavioral> of entity <tx_transact>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\rx_Transact.vhd" into library work
Parsing entity <rx_Transact>.
Parsing architecture <Behavioral> of entity <rx_transact>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\Registers.vhd" into library work
Parsing entity <Regs_Group>.
Parsing architecture <Behavioral> of entity <regs_group>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\DDR_Blinker.vhd" into library work
Parsing entity <DDR_Blink>.
Parsing architecture <Behavioral> of entity <ddr_blink>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\ipcore_dir_ISE13.3\v6_prime_fifo_plain.vhd" into library work
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\ipcore_dir_ISE13.3\v6_eb_fifo_counted_resized.vhd" into library work
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\v6v7pciewrapper.vhd" into library work
Parsing entity <v6v7pciewrapper>.
Parsing architecture <Behavioral> of entity <v6v7pciewrapper>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MyUserLogic\UserLogic_00\PCIe_UserLogic_00.vhd" into library work
Parsing package <conv_pkg>.
Parsing package body <conv_pkg>.
Parsing entity <single_reg_w_init>.
Parsing architecture <structural> of entity <single_reg_w_init>.
Parsing entity <synth_reg_w_init>.
Parsing architecture <structural> of entity <synth_reg_w_init>.
Parsing entity <xland2>.
Parsing architecture <behavior> of entity <xland2>.
Parsing entity <xlaxi_rst_gen>.
Parsing architecture <behavior> of entity <xlaxi_rst_gen>.
Parsing entity <PCIe_UserLogic_00>.
Parsing architecture <structural> of entity <pcie_userlogic_00>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\tlpControl.vhd" into library work
Parsing entity <tlpControl>.
Parsing architecture <Behavioral> of entity <tlpcontrol>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\FIFO_Wrapper.vhd" into library work
Parsing entity <eb_wrapper>.
Parsing architecture <Behavioral> of entity <eb_wrapper>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\ddrfifodatamodule.vhd" into library work
Parsing entity <adctofifo>.
Parsing architecture <Behavioral> of entity <adctofifo>.
Parsing VHDL file "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\v6eb_pcie.vhd" into library work
Parsing entity <v6pcieDMA>.
Parsing architecture <Behavioral> of entity <v6pciedma>.
ERROR:HDLCompiler:69 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\v6eb_pcie.vhd" Line 1470: <pl_fast_train> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\v6eb_pcie.vhd" Line 1471: <pcie_ext_clk> is not declared.
ERROR:HDLCompiler:69 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\v6eb_pcie.vhd" Line 1472: <upstream_facing> is not declared.
ERROR:HDLCompiler:1728 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\v6eb_pcie.vhd" Line 1503: Type error near trn_trem_n ; current type std_logic_vector; expected type std_logic
ERROR:HDLCompiler:1728 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\v6eb_pcie.vhd" Line 1514: Type error near trn_rrem_n ; current type std_logic_vector; expected type std_logic
ERROR:HDLCompiler:854 - "C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\v6eb_pcie.vhd" Line 78: Unit <behavioral> ignored due to previous errors.
VHDL file C:\Users\vsilantiev\Documents\ml605_dd\ml605\MySource\v6eb_pcie.vhd ignored due to errors
--> 

Total memory usage is 261596 kilobytes

Number of errors   :    6 (   0 filtered)
Number of warnings :   79 (   0 filtered)
Number of infos    :    0 (   0 filtered)

