set -tmpdir /home/zjshaver/cpre488/cpre488_final/MP2/system/synthesis/xst_temp_dir/
run
-opt_mode speed
-netlist_hierarchy as_optimized
-opt_level 1
-p xc7z020clg484-1
-top system_axi_vdma_0_wrapper
-ifmt MIXED
-ifn system_axi_vdma_0_wrapper_xst.prj
-ofn ../implementation/system_axi_vdma_0_wrapper.ngc
-hierarchy_separator /
-iobuf NO
-sd {../implementation}
-vlgincdir {"/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/hdl/verilog/" "/home/zjshaver/cpre488/cpre488_final/MP2/system/pcores/" "/home/zjshaver/cpre488/cpre488_final/MP2/repository/ProcessorIPLib/pcores/" "/remote/Xilinx/14.6/EDK/hw/XilinxBFMinterface/pcores/" "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/" }
