Analysis & Synthesis report for ShuriLink
Thu Feb 20 14:46:15 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |ShuriLink|MOUSE:inst19|mouse_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: mux_forca:inst15|LPM_MUX:lpm_mux_component
 17. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div24
 18. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div23
 19. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div22
 20. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div21
 21. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div20
 22. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div19
 23. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div18
 24. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div17
 25. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div16
 26. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div15
 27. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div13
 28. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div12
 29. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div11
 30. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div10
 31. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div9
 32. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div8
 33. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div6
 34. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Mod2
 35. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div5
 36. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Mod1
 37. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div2
 38. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div4
 39. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Mod0
 40. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div0
 41. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div14
 42. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div7
 43. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div3
 44. Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div1
 45. altpll Parameter Settings by Entity Instance
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 20 14:46:15 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ShuriLink                                       ;
; Top-level Entity Name              ; ShuriLink                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 4,748                                           ;
;     Total combinational functions  ; 4,678                                           ;
;     Dedicated logic registers      ; 232                                             ;
; Total registers                    ; 232                                             ;
; Total pins                         ; 71                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; ShuriLink          ; ShuriLink          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------+---------+
; de2/CLK_DIV.VHD                  ; yes             ; User VHDL File                     ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/CLK_DIV.VHD            ;         ;
; de2/MOUSE.VHD                    ; yes             ; User VHDL File                     ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/MOUSE.VHD              ;         ;
; de2/vga_sync.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/vga_sync.vhd           ;         ;
; de2/video_PLL.vhd                ; yes             ; User Wizard-Generated File         ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/video_PLL.vhd          ;         ;
; colisoes.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/colisoes.vhd               ;         ;
; color_map.vhd                    ; yes             ; User VHDL File                     ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/color_map.vhd              ;         ;
; contador_forca.vhd               ; yes             ; User VHDL File                     ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/contador_forca.vhd         ;         ;
; dec_7seg_b-2.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/dec_7seg_b-2.vhd           ;         ;
; estado_jogo.vhd                  ; yes             ; User VHDL File                     ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/estado_jogo.vhd            ;         ;
; mux_forca.vhd                    ; yes             ; User Wizard-Generated File         ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/mux_forca.vhd              ;         ;
; ScoreCounter.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ScoreCounter.vhd           ;         ;
; ShuriLink.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/ShuriLink.bdf              ;         ;
; shuriken.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/shuriken.vhd               ;         ;
; DarkLink.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/DarkLink.vhd               ;         ;
; contador_posicoes.vhd            ; yes             ; User VHDL File                     ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/contador_posicoes.vhd      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                              ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                       ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                             ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                            ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                            ;         ;
; db/mux_33e.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/mux_33e.tdf             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                     ;         ;
; db/lpm_divide_1so.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/lpm_divide_1so.tdf      ;         ;
; db/abs_divider_ebg.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/abs_divider_ebg.tdf     ;         ;
; db/alt_u_div_82f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/alt_u_div_82f.tdf       ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/add_sub_lkc.tdf         ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/add_sub_mkc.tdf         ;         ;
; db/lpm_abs_eq9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/lpm_abs_eq9.tdf         ;         ;
; db/lpm_abs_sr9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/lpm_abs_sr9.tdf         ;         ;
; db/lpm_divide_8em.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/lpm_divide_8em.tdf      ;         ;
; db/sign_div_unsign_ilh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/sign_div_unsign_ilh.tdf ;         ;
; db/alt_u_div_62f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/alt_u_div_62f.tdf       ;         ;
; db/lpm_divide_68m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/lpm_divide_68m.tdf      ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/sign_div_unsign_dnh.tdf ;         ;
; db/alt_u_div_s5f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/alt_u_div_s5f.tdf       ;         ;
; db/lpm_divide_gem.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/lpm_divide_gem.tdf      ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/sign_div_unsign_qlh.tdf ;         ;
; db/alt_u_div_m2f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/alt_u_div_m2f.tdf       ;         ;
; db/lpm_divide_jem.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/lpm_divide_jem.tdf      ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/sign_div_unsign_tlh.tdf ;         ;
; db/alt_u_div_s2f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/db/alt_u_div_s2f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                  ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Estimated Total logic elements              ; 4,748                          ;
;                                             ;                                ;
; Total combinational functions               ; 4678                           ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 1298                           ;
;     -- 3 input functions                    ; 1350                           ;
;     -- <=2 input functions                  ; 2030                           ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 3144                           ;
;     -- arithmetic mode                      ; 1534                           ;
;                                             ;                                ;
; Total registers                             ; 232                            ;
;     -- Dedicated logic registers            ; 232                            ;
;     -- I/O registers                        ; 0                              ;
;                                             ;                                ;
; I/O pins                                    ; 71                             ;
; Embedded Multiplier 9-bit elements          ; 0                              ;
; Total PLLs                                  ; 1                              ;
;     -- PLLs                                 ; 1                              ;
;                                             ;                                ;
; Maximum fan-out node                        ; VGA_SYNC:inst1|pixel_column[0] ;
; Maximum fan-out                             ; 125                            ;
; Total fan-out                               ; 13471                          ;
; Average fan-out                             ; 2.70                           ;
+---------------------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                       ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
; |ShuriLink                                ; 4678 (0)          ; 232 (0)      ; 0           ; 0            ; 0       ; 0         ; 71   ; 0            ; |ShuriLink                                                                                                                ; work         ;
;    |DarkLink:inst22|                      ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|DarkLink:inst22                                                                                                ; work         ;
;    |MOUSE:inst19|                         ; 49 (49)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|MOUSE:inst19                                                                                                   ; work         ;
;    |ScoreCounter:inst12|                  ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|ScoreCounter:inst12                                                                                            ; work         ;
;    |VGA_SYNC:inst1|                       ; 69 (69)           ; 75 (75)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|VGA_SYNC:inst1                                                                                                 ; work         ;
;       |video_PLL:video_PLL_inst|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|VGA_SYNC:inst1|video_PLL:video_PLL_inst                                                                        ; work         ;
;          |altpll:altpll_component|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component                                                ; work         ;
;    |clk_div:inst14|                       ; 29 (29)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|clk_div:inst14                                                                                                 ; work         ;
;    |colisoes:inst7|                       ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|colisoes:inst7                                                                                                 ; work         ;
;    |color_map:inst|                       ; 4299 (948)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_8em:auto_generated|  ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div0|lpm_divide_8em:auto_generated                                                   ; work         ;
;             |sign_div_unsign_ilh:divider| ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div0|lpm_divide_8em:auto_generated|sign_div_unsign_ilh:divider                       ; work         ;
;                |alt_u_div_62f:divider|    ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div0|lpm_divide_8em:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_62f:divider ; work         ;
;       |lpm_divide:Div10|                  ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div10                                                                                ; work         ;
;          |lpm_divide_1so:auto_generated|  ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div10|lpm_divide_1so:auto_generated                                                  ; work         ;
;             |abs_divider_ebg:divider|     ; 101 (10)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div10|lpm_divide_1so:auto_generated|abs_divider_ebg:divider                          ; work         ;
;                |alt_u_div_82f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div10|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|alt_u_div_82f:divider    ; work         ;
;                |lpm_abs_sr9:my_abs_num|   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div10|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|lpm_abs_sr9:my_abs_num   ; work         ;
;       |lpm_divide:Div11|                  ; 102 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div11                                                                                ; work         ;
;          |lpm_divide_1so:auto_generated|  ; 102 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div11|lpm_divide_1so:auto_generated                                                  ; work         ;
;             |abs_divider_ebg:divider|     ; 102 (10)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div11|lpm_divide_1so:auto_generated|abs_divider_ebg:divider                          ; work         ;
;                |alt_u_div_82f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div11|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|alt_u_div_82f:divider    ; work         ;
;                |lpm_abs_sr9:my_abs_num|   ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div11|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|lpm_abs_sr9:my_abs_num   ; work         ;
;       |lpm_divide:Div12|                  ; 102 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div12                                                                                ; work         ;
;          |lpm_divide_1so:auto_generated|  ; 102 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div12|lpm_divide_1so:auto_generated                                                  ; work         ;
;             |abs_divider_ebg:divider|     ; 102 (10)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div12|lpm_divide_1so:auto_generated|abs_divider_ebg:divider                          ; work         ;
;                |alt_u_div_82f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div12|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|alt_u_div_82f:divider    ; work         ;
;                |lpm_abs_sr9:my_abs_num|   ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div12|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|lpm_abs_sr9:my_abs_num   ; work         ;
;       |lpm_divide:Div13|                  ; 102 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div13                                                                                ; work         ;
;          |lpm_divide_1so:auto_generated|  ; 102 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div13|lpm_divide_1so:auto_generated                                                  ; work         ;
;             |abs_divider_ebg:divider|     ; 102 (10)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div13|lpm_divide_1so:auto_generated|abs_divider_ebg:divider                          ; work         ;
;                |alt_u_div_82f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div13|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|alt_u_div_82f:divider    ; work         ;
;                |lpm_abs_sr9:my_abs_num|   ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div13|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|lpm_abs_sr9:my_abs_num   ; work         ;
;       |lpm_divide:Div14|                  ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div14                                                                                ; work         ;
;          |lpm_divide_1so:auto_generated|  ; 99 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div14|lpm_divide_1so:auto_generated                                                  ; work         ;
;             |abs_divider_ebg:divider|     ; 99 (8)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div14|lpm_divide_1so:auto_generated|abs_divider_ebg:divider                          ; work         ;
;                |alt_u_div_82f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div14|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|alt_u_div_82f:divider    ; work         ;
;                |lpm_abs_sr9:my_abs_num|   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div14|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|lpm_abs_sr9:my_abs_num   ; work         ;
;       |lpm_divide:Div15|                  ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div15                                                                                ; work         ;
;          |lpm_divide_1so:auto_generated|  ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div15|lpm_divide_1so:auto_generated                                                  ; work         ;
;             |abs_divider_ebg:divider|     ; 101 (10)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div15|lpm_divide_1so:auto_generated|abs_divider_ebg:divider                          ; work         ;
;                |alt_u_div_82f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div15|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|alt_u_div_82f:divider    ; work         ;
;                |lpm_abs_sr9:my_abs_num|   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div15|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|lpm_abs_sr9:my_abs_num   ; work         ;
;       |lpm_divide:Div16|                  ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div16                                                                                ; work         ;
;          |lpm_divide_1so:auto_generated|  ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div16|lpm_divide_1so:auto_generated                                                  ; work         ;
;             |abs_divider_ebg:divider|     ; 101 (10)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div16|lpm_divide_1so:auto_generated|abs_divider_ebg:divider                          ; work         ;
;                |alt_u_div_82f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div16|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|alt_u_div_82f:divider    ; work         ;
;                |lpm_abs_sr9:my_abs_num|   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div16|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|lpm_abs_sr9:my_abs_num   ; work         ;
;       |lpm_divide:Div17|                  ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div17                                                                                ; work         ;
;          |lpm_divide_1so:auto_generated|  ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div17|lpm_divide_1so:auto_generated                                                  ; work         ;
;             |abs_divider_ebg:divider|     ; 101 (10)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div17|lpm_divide_1so:auto_generated|abs_divider_ebg:divider                          ; work         ;
;                |alt_u_div_82f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div17|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|alt_u_div_82f:divider    ; work         ;
;                |lpm_abs_sr9:my_abs_num|   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div17|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|lpm_abs_sr9:my_abs_num   ; work         ;
;       |lpm_divide:Div18|                  ; 98 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div18                                                                                ; work         ;
;          |lpm_divide_1so:auto_generated|  ; 98 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div18|lpm_divide_1so:auto_generated                                                  ; work         ;
;             |abs_divider_ebg:divider|     ; 98 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div18|lpm_divide_1so:auto_generated|abs_divider_ebg:divider                          ; work         ;
;                |alt_u_div_82f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div18|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|alt_u_div_82f:divider    ; work         ;
;                |lpm_abs_sr9:my_abs_num|   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div18|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|lpm_abs_sr9:my_abs_num   ; work         ;
;       |lpm_divide:Div19|                  ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div19                                                                                ; work         ;
;          |lpm_divide_1so:auto_generated|  ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div19|lpm_divide_1so:auto_generated                                                  ; work         ;
;             |abs_divider_ebg:divider|     ; 101 (10)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div19|lpm_divide_1so:auto_generated|abs_divider_ebg:divider                          ; work         ;
;                |alt_u_div_82f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div19|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|alt_u_div_82f:divider    ; work         ;
;                |lpm_abs_sr9:my_abs_num|   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div19|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|lpm_abs_sr9:my_abs_num   ; work         ;
;       |lpm_divide:Div1|                   ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_8em:auto_generated|  ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div1|lpm_divide_8em:auto_generated                                                   ; work         ;
;             |sign_div_unsign_ilh:divider| ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div1|lpm_divide_8em:auto_generated|sign_div_unsign_ilh:divider                       ; work         ;
;                |alt_u_div_62f:divider|    ; 58 (58)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div1|lpm_divide_8em:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_62f:divider ; work         ;
;       |lpm_divide:Div20|                  ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div20                                                                                ; work         ;
;          |lpm_divide_1so:auto_generated|  ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div20|lpm_divide_1so:auto_generated                                                  ; work         ;
;             |abs_divider_ebg:divider|     ; 101 (9)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div20|lpm_divide_1so:auto_generated|abs_divider_ebg:divider                          ; work         ;
;                |alt_u_div_82f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div20|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|alt_u_div_82f:divider    ; work         ;
;                |lpm_abs_sr9:my_abs_num|   ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div20|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|lpm_abs_sr9:my_abs_num   ; work         ;
;       |lpm_divide:Div21|                  ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div21                                                                                ; work         ;
;          |lpm_divide_1so:auto_generated|  ; 101 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div21|lpm_divide_1so:auto_generated                                                  ; work         ;
;             |abs_divider_ebg:divider|     ; 101 (9)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div21|lpm_divide_1so:auto_generated|abs_divider_ebg:divider                          ; work         ;
;                |alt_u_div_82f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div21|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|alt_u_div_82f:divider    ; work         ;
;                |lpm_abs_sr9:my_abs_num|   ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div21|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|lpm_abs_sr9:my_abs_num   ; work         ;
;       |lpm_divide:Div22|                  ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div22                                                                                ; work         ;
;          |lpm_divide_1so:auto_generated|  ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div22|lpm_divide_1so:auto_generated                                                  ; work         ;
;             |abs_divider_ebg:divider|     ; 104 (10)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div22|lpm_divide_1so:auto_generated|abs_divider_ebg:divider                          ; work         ;
;                |alt_u_div_82f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div22|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|alt_u_div_82f:divider    ; work         ;
;                |lpm_abs_sr9:my_abs_num|   ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div22|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|lpm_abs_sr9:my_abs_num   ; work         ;
;       |lpm_divide:Div23|                  ; 100 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div23                                                                                ; work         ;
;          |lpm_divide_1so:auto_generated|  ; 100 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div23|lpm_divide_1so:auto_generated                                                  ; work         ;
;             |abs_divider_ebg:divider|     ; 100 (8)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div23|lpm_divide_1so:auto_generated|abs_divider_ebg:divider                          ; work         ;
;                |alt_u_div_82f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div23|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|alt_u_div_82f:divider    ; work         ;
;                |lpm_abs_sr9:my_abs_num|   ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div23|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|lpm_abs_sr9:my_abs_num   ; work         ;
;       |lpm_divide:Div24|                  ; 102 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div24                                                                                ; work         ;
;          |lpm_divide_1so:auto_generated|  ; 102 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div24|lpm_divide_1so:auto_generated                                                  ; work         ;
;             |abs_divider_ebg:divider|     ; 102 (10)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div24|lpm_divide_1so:auto_generated|abs_divider_ebg:divider                          ; work         ;
;                |alt_u_div_82f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div24|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|alt_u_div_82f:divider    ; work         ;
;                |lpm_abs_sr9:my_abs_num|   ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div24|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|lpm_abs_sr9:my_abs_num   ; work         ;
;       |lpm_divide:Div2|                   ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div2                                                                                 ; work         ;
;          |lpm_divide_8em:auto_generated|  ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div2|lpm_divide_8em:auto_generated                                                   ; work         ;
;             |sign_div_unsign_ilh:divider| ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div2|lpm_divide_8em:auto_generated|sign_div_unsign_ilh:divider                       ; work         ;
;                |alt_u_div_62f:divider|    ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div2|lpm_divide_8em:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_62f:divider ; work         ;
;       |lpm_divide:Div3|                   ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div3                                                                                 ; work         ;
;          |lpm_divide_8em:auto_generated|  ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div3|lpm_divide_8em:auto_generated                                                   ; work         ;
;             |sign_div_unsign_ilh:divider| ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div3|lpm_divide_8em:auto_generated|sign_div_unsign_ilh:divider                       ; work         ;
;                |alt_u_div_62f:divider|    ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div3|lpm_divide_8em:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_62f:divider ; work         ;
;       |lpm_divide:Div4|                   ; 201 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div4                                                                                 ; work         ;
;          |lpm_divide_jem:auto_generated|  ; 201 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div4|lpm_divide_jem:auto_generated                                                   ; work         ;
;             |sign_div_unsign_tlh:divider| ; 201 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div4|lpm_divide_jem:auto_generated|sign_div_unsign_tlh:divider                       ; work         ;
;                |alt_u_div_s2f:divider|    ; 201 (201)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div4|lpm_divide_jem:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_s2f:divider ; work         ;
;       |lpm_divide:Div5|                   ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div5                                                                                 ; work         ;
;          |lpm_divide_gem:auto_generated|  ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div5|lpm_divide_gem:auto_generated                                                   ; work         ;
;             |sign_div_unsign_qlh:divider| ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div5|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider                       ; work         ;
;                |alt_u_div_m2f:divider|    ; 160 (160)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div5|lpm_divide_gem:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_m2f:divider ; work         ;
;       |lpm_divide:Div6|                   ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div6                                                                                 ; work         ;
;          |lpm_divide_8em:auto_generated|  ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div6|lpm_divide_8em:auto_generated                                                   ; work         ;
;             |sign_div_unsign_ilh:divider| ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div6|lpm_divide_8em:auto_generated|sign_div_unsign_ilh:divider                       ; work         ;
;                |alt_u_div_62f:divider|    ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div6|lpm_divide_8em:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_62f:divider ; work         ;
;       |lpm_divide:Div7|                   ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div7                                                                                 ; work         ;
;          |lpm_divide_8em:auto_generated|  ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div7|lpm_divide_8em:auto_generated                                                   ; work         ;
;             |sign_div_unsign_ilh:divider| ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div7|lpm_divide_8em:auto_generated|sign_div_unsign_ilh:divider                       ; work         ;
;                |alt_u_div_62f:divider|    ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div7|lpm_divide_8em:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_62f:divider ; work         ;
;       |lpm_divide:Div8|                   ; 98 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div8                                                                                 ; work         ;
;          |lpm_divide_1so:auto_generated|  ; 98 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div8|lpm_divide_1so:auto_generated                                                   ; work         ;
;             |abs_divider_ebg:divider|     ; 98 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div8|lpm_divide_1so:auto_generated|abs_divider_ebg:divider                           ; work         ;
;                |alt_u_div_82f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div8|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|alt_u_div_82f:divider     ; work         ;
;                |lpm_abs_sr9:my_abs_num|   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div8|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|lpm_abs_sr9:my_abs_num    ; work         ;
;       |lpm_divide:Div9|                   ; 100 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div9                                                                                 ; work         ;
;          |lpm_divide_1so:auto_generated|  ; 100 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div9|lpm_divide_1so:auto_generated                                                   ; work         ;
;             |abs_divider_ebg:divider|     ; 100 (9)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div9|lpm_divide_1so:auto_generated|abs_divider_ebg:divider                           ; work         ;
;                |alt_u_div_82f:divider|    ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div9|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|alt_u_div_82f:divider     ; work         ;
;                |lpm_abs_sr9:my_abs_num|   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Div9|lpm_divide_1so:auto_generated|abs_divider_ebg:divider|lpm_abs_sr9:my_abs_num    ; work         ;
;       |lpm_divide:Mod0|                   ; 244 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_68m:auto_generated|  ; 244 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_dnh:divider| ; 244 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider                       ; work         ;
;                |alt_u_div_s5f:divider|    ; 244 (244)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider ; work         ;
;       |lpm_divide:Mod1|                   ; 313 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_68m:auto_generated|  ; 313 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Mod1|lpm_divide_68m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_dnh:divider| ; 313 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Mod1|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider                       ; work         ;
;                |alt_u_div_s5f:divider|    ; 313 (313)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Mod1|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider ; work         ;
;       |lpm_divide:Mod2|                   ; 361 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Mod2                                                                                 ; work         ;
;          |lpm_divide_68m:auto_generated|  ; 361 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Mod2|lpm_divide_68m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_dnh:divider| ; 361 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Mod2|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider                       ; work         ;
;                |alt_u_div_s5f:divider|    ; 361 (361)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|color_map:inst|lpm_divide:Mod2|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider ; work         ;
;    |contador_forca:inst11|                ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|contador_forca:inst11                                                                                          ; work         ;
;    |contador_posicoes:inst23|             ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|contador_posicoes:inst23                                                                                       ; work         ;
;    |dec_7seg_b:inst3|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|dec_7seg_b:inst3                                                                                               ; work         ;
;    |dec_7seg_b:inst4|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|dec_7seg_b:inst4                                                                                               ; work         ;
;    |dec_7seg_b:inst5|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|dec_7seg_b:inst5                                                                                               ; work         ;
;    |estado_jogo:inst34|                   ; 41 (41)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|estado_jogo:inst34                                                                                             ; work         ;
;    |mux_forca:inst15|                     ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|mux_forca:inst15                                                                                               ; work         ;
;       |lpm_mux:lpm_mux_component|         ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|mux_forca:inst15|lpm_mux:lpm_mux_component                                                                     ; work         ;
;          |mux_33e:auto_generated|         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|mux_forca:inst15|lpm_mux:lpm_mux_component|mux_33e:auto_generated                                              ; work         ;
;    |shuriken:inst13|                      ; 78 (78)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ShuriLink|shuriken:inst13                                                                                                ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+----------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+----------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |ShuriLink|VGA_SYNC:inst1|video_PLL:video_PLL_inst ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/de2/video_PLL.vhd ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |ShuriLink|mux_forca:inst15                        ; C:/Users/Aluno IC/Documents/ShuriLink-master/Entrega/ShuriLink/mux_forca.vhd     ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ShuriLink|MOUSE:inst19|mouse_state                                                                                                                                                     ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; Name                          ; mouse_state.INPUT_PACKETS ; mouse_state.WAIT_CMD_ACK ; mouse_state.WAIT_OUTPUT_READY ; mouse_state.LOAD_COMMAND2 ; mouse_state.LOAD_COMMAND ; mouse_state.INHIBIT_TRANS ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; mouse_state.INHIBIT_TRANS     ; 0                         ; 0                        ; 0                             ; 0                         ; 0                        ; 0                         ;
; mouse_state.LOAD_COMMAND      ; 0                         ; 0                        ; 0                             ; 0                         ; 1                        ; 1                         ;
; mouse_state.LOAD_COMMAND2     ; 0                         ; 0                        ; 0                             ; 1                         ; 0                        ; 1                         ;
; mouse_state.WAIT_OUTPUT_READY ; 0                         ; 0                        ; 1                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.WAIT_CMD_ACK      ; 0                         ; 1                        ; 0                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.INPUT_PACKETS     ; 1                         ; 0                        ; 0                             ; 0                         ; 0                        ; 1                         ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+-----------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal             ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------+------------------------+
; shuriken:inst13|forcar[0]                           ; shuriken:inst13|forcar[3]       ; yes                    ;
; shuriken:inst13|selec_forca                         ; GND                             ; yes                    ;
; shuriken:inst13|forcar[1]                           ; shuriken:inst13|forcar[3]       ; yes                    ;
; shuriken:inst13|forcar[2]                           ; shuriken:inst13|forcar[3]       ; yes                    ;
; shuriken:inst13|forcar[3]                           ; shuriken:inst13|forcar[3]       ; yes                    ;
; colisoes:inst7|colisao_l                            ; GND                             ; yes                    ;
; colisoes:inst7|colisao_c                            ; colisoes:inst7|check_colisao    ; yes                    ;
; DarkLink:inst22|t1_left[2]                          ; shuriken:inst13|update_shuriken ; yes                    ;
; DarkLink:inst22|t1_left[4]                          ; shuriken:inst13|update_shuriken ; yes                    ;
; DarkLink:inst22|t1_left[3]                          ; shuriken:inst13|update_shuriken ; yes                    ;
; DarkLink:inst22|t1_left[9]                          ; shuriken:inst13|update_shuriken ; yes                    ;
; DarkLink:inst22|t1_left[8]                          ; shuriken:inst13|update_shuriken ; yes                    ;
; DarkLink:inst22|t1_left[7]                          ; shuriken:inst13|update_shuriken ; yes                    ;
; DarkLink:inst22|t1_left[6]                          ; shuriken:inst13|update_shuriken ; yes                    ;
; DarkLink:inst22|t1_left[5]                          ; shuriken:inst13|update_shuriken ; yes                    ;
; Number of user-specified and inferred latches = 15  ;                                 ;                        ;
+-----------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; MOUSE:inst19|CHAROUT[4..7]             ; Stuck at VCC due to stuck port data_in ;
; MOUSE:inst19|CHAROUT[3]                ; Stuck at GND due to stuck port data_in ;
; MOUSE:inst19|CHAROUT[2]                ; Stuck at VCC due to stuck port data_in ;
; MOUSE:inst19|CHAROUT[0,1]              ; Stuck at GND due to stuck port data_in ;
; MOUSE:inst19|SHIFTOUT[10]              ; Stuck at VCC due to stuck port data_in ;
; VGA_SYNC:inst1|pixel_row[9]            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 10 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 232   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 72    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 99    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; shuriken:inst13|shuri_x[6]              ; 5       ;
; shuriken:inst13|shuri_x[2]              ; 5       ;
; shuriken:inst13|shuri_x[1]              ; 7       ;
; estado_jogo:inst34|is_main_menu         ; 21      ;
; shuriken:inst13|shuri_y[8]              ; 7       ;
; shuriken:inst13|shuri_y[6]              ; 7       ;
; shuriken:inst13|shuri_y[3]              ; 7       ;
; shuriken:inst13|shuri_y[1]              ; 7       ;
; MOUSE:inst19|send_char                  ; 3       ;
; MOUSE:inst19|SHIFTOUT[3]                ; 1       ;
; MOUSE:inst19|SHIFTOUT[5]                ; 1       ;
; MOUSE:inst19|SHIFTOUT[6]                ; 1       ;
; MOUSE:inst19|SHIFTOUT[7]                ; 1       ;
; MOUSE:inst19|SHIFTOUT[8]                ; 1       ;
; Total number of inverted registers = 14 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ShuriLink|contador_posicoes:inst23|contador_temp[3] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ShuriLink|VGA_SYNC:inst1|v_count[0]                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ShuriLink|shuriken:inst13|shuri_y[2]                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |ShuriLink|shuriken:inst13|shuri_vy[2]               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ShuriLink|estado_jogo:inst34|is_pause               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ShuriLink|shuriken:inst13|shuri_y[6]                ;
; 26:1               ; 2 bits    ; 34 LEs        ; 12 LEs               ; 22 LEs                 ; No         ; |ShuriLink|color_map:inst|\do_map:color[1]           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                     ;
+-------------------------------+-------------------+----------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                  ;
; PLL_TYPE                      ; FAST              ; Untyped                                                  ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                  ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                  ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                  ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                  ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                  ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                  ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                  ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                  ;
; LOCK_LOW                      ; 1                 ; Untyped                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                  ;
; SKIP_VCO                      ; OFF               ; Untyped                                                  ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                  ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                  ;
; BANDWIDTH                     ; 0                 ; Untyped                                                  ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                  ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                  ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                  ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                  ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                  ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                           ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                  ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                  ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                           ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                  ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                  ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                  ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                  ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                  ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                  ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                  ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                  ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                  ;
; VCO_MIN                       ; 0                 ; Untyped                                                  ;
; VCO_MAX                       ; 0                 ; Untyped                                                  ;
; VCO_CENTER                    ; 0                 ; Untyped                                                  ;
; PFD_MIN                       ; 0                 ; Untyped                                                  ;
; PFD_MAX                       ; 0                 ; Untyped                                                  ;
; M_INITIAL                     ; 0                 ; Untyped                                                  ;
; M                             ; 0                 ; Untyped                                                  ;
; N                             ; 1                 ; Untyped                                                  ;
; M2                            ; 1                 ; Untyped                                                  ;
; N2                            ; 1                 ; Untyped                                                  ;
; SS                            ; 1                 ; Untyped                                                  ;
; C0_HIGH                       ; 0                 ; Untyped                                                  ;
; C1_HIGH                       ; 0                 ; Untyped                                                  ;
; C2_HIGH                       ; 0                 ; Untyped                                                  ;
; C3_HIGH                       ; 0                 ; Untyped                                                  ;
; C4_HIGH                       ; 0                 ; Untyped                                                  ;
; C5_HIGH                       ; 0                 ; Untyped                                                  ;
; C6_HIGH                       ; 0                 ; Untyped                                                  ;
; C7_HIGH                       ; 0                 ; Untyped                                                  ;
; C8_HIGH                       ; 0                 ; Untyped                                                  ;
; C9_HIGH                       ; 0                 ; Untyped                                                  ;
; C0_LOW                        ; 0                 ; Untyped                                                  ;
; C1_LOW                        ; 0                 ; Untyped                                                  ;
; C2_LOW                        ; 0                 ; Untyped                                                  ;
; C3_LOW                        ; 0                 ; Untyped                                                  ;
; C4_LOW                        ; 0                 ; Untyped                                                  ;
; C5_LOW                        ; 0                 ; Untyped                                                  ;
; C6_LOW                        ; 0                 ; Untyped                                                  ;
; C7_LOW                        ; 0                 ; Untyped                                                  ;
; C8_LOW                        ; 0                 ; Untyped                                                  ;
; C9_LOW                        ; 0                 ; Untyped                                                  ;
; C0_INITIAL                    ; 0                 ; Untyped                                                  ;
; C1_INITIAL                    ; 0                 ; Untyped                                                  ;
; C2_INITIAL                    ; 0                 ; Untyped                                                  ;
; C3_INITIAL                    ; 0                 ; Untyped                                                  ;
; C4_INITIAL                    ; 0                 ; Untyped                                                  ;
; C5_INITIAL                    ; 0                 ; Untyped                                                  ;
; C6_INITIAL                    ; 0                 ; Untyped                                                  ;
; C7_INITIAL                    ; 0                 ; Untyped                                                  ;
; C8_INITIAL                    ; 0                 ; Untyped                                                  ;
; C9_INITIAL                    ; 0                 ; Untyped                                                  ;
; C0_MODE                       ; BYPASS            ; Untyped                                                  ;
; C1_MODE                       ; BYPASS            ; Untyped                                                  ;
; C2_MODE                       ; BYPASS            ; Untyped                                                  ;
; C3_MODE                       ; BYPASS            ; Untyped                                                  ;
; C4_MODE                       ; BYPASS            ; Untyped                                                  ;
; C5_MODE                       ; BYPASS            ; Untyped                                                  ;
; C6_MODE                       ; BYPASS            ; Untyped                                                  ;
; C7_MODE                       ; BYPASS            ; Untyped                                                  ;
; C8_MODE                       ; BYPASS            ; Untyped                                                  ;
; C9_MODE                       ; BYPASS            ; Untyped                                                  ;
; C0_PH                         ; 0                 ; Untyped                                                  ;
; C1_PH                         ; 0                 ; Untyped                                                  ;
; C2_PH                         ; 0                 ; Untyped                                                  ;
; C3_PH                         ; 0                 ; Untyped                                                  ;
; C4_PH                         ; 0                 ; Untyped                                                  ;
; C5_PH                         ; 0                 ; Untyped                                                  ;
; C6_PH                         ; 0                 ; Untyped                                                  ;
; C7_PH                         ; 0                 ; Untyped                                                  ;
; C8_PH                         ; 0                 ; Untyped                                                  ;
; C9_PH                         ; 0                 ; Untyped                                                  ;
; L0_HIGH                       ; 1                 ; Untyped                                                  ;
; L1_HIGH                       ; 1                 ; Untyped                                                  ;
; G0_HIGH                       ; 1                 ; Untyped                                                  ;
; G1_HIGH                       ; 1                 ; Untyped                                                  ;
; G2_HIGH                       ; 1                 ; Untyped                                                  ;
; G3_HIGH                       ; 1                 ; Untyped                                                  ;
; E0_HIGH                       ; 1                 ; Untyped                                                  ;
; E1_HIGH                       ; 1                 ; Untyped                                                  ;
; E2_HIGH                       ; 1                 ; Untyped                                                  ;
; E3_HIGH                       ; 1                 ; Untyped                                                  ;
; L0_LOW                        ; 1                 ; Untyped                                                  ;
; L1_LOW                        ; 1                 ; Untyped                                                  ;
; G0_LOW                        ; 1                 ; Untyped                                                  ;
; G1_LOW                        ; 1                 ; Untyped                                                  ;
; G2_LOW                        ; 1                 ; Untyped                                                  ;
; G3_LOW                        ; 1                 ; Untyped                                                  ;
; E0_LOW                        ; 1                 ; Untyped                                                  ;
; E1_LOW                        ; 1                 ; Untyped                                                  ;
; E2_LOW                        ; 1                 ; Untyped                                                  ;
; E3_LOW                        ; 1                 ; Untyped                                                  ;
; L0_INITIAL                    ; 1                 ; Untyped                                                  ;
; L1_INITIAL                    ; 1                 ; Untyped                                                  ;
; G0_INITIAL                    ; 1                 ; Untyped                                                  ;
; G1_INITIAL                    ; 1                 ; Untyped                                                  ;
; G2_INITIAL                    ; 1                 ; Untyped                                                  ;
; G3_INITIAL                    ; 1                 ; Untyped                                                  ;
; E0_INITIAL                    ; 1                 ; Untyped                                                  ;
; E1_INITIAL                    ; 1                 ; Untyped                                                  ;
; E2_INITIAL                    ; 1                 ; Untyped                                                  ;
; E3_INITIAL                    ; 1                 ; Untyped                                                  ;
; L0_MODE                       ; BYPASS            ; Untyped                                                  ;
; L1_MODE                       ; BYPASS            ; Untyped                                                  ;
; G0_MODE                       ; BYPASS            ; Untyped                                                  ;
; G1_MODE                       ; BYPASS            ; Untyped                                                  ;
; G2_MODE                       ; BYPASS            ; Untyped                                                  ;
; G3_MODE                       ; BYPASS            ; Untyped                                                  ;
; E0_MODE                       ; BYPASS            ; Untyped                                                  ;
; E1_MODE                       ; BYPASS            ; Untyped                                                  ;
; E2_MODE                       ; BYPASS            ; Untyped                                                  ;
; E3_MODE                       ; BYPASS            ; Untyped                                                  ;
; L0_PH                         ; 0                 ; Untyped                                                  ;
; L1_PH                         ; 0                 ; Untyped                                                  ;
; G0_PH                         ; 0                 ; Untyped                                                  ;
; G1_PH                         ; 0                 ; Untyped                                                  ;
; G2_PH                         ; 0                 ; Untyped                                                  ;
; G3_PH                         ; 0                 ; Untyped                                                  ;
; E0_PH                         ; 0                 ; Untyped                                                  ;
; E1_PH                         ; 0                 ; Untyped                                                  ;
; E2_PH                         ; 0                 ; Untyped                                                  ;
; E3_PH                         ; 0                 ; Untyped                                                  ;
; M_PH                          ; 0                 ; Untyped                                                  ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                  ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                  ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                  ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                  ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                  ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                  ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                  ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                  ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                  ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                  ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                  ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                  ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                  ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                  ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                  ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                  ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                  ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                  ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                  ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                  ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                  ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                  ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                  ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                  ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                  ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                  ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                  ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                  ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                           ;
+-------------------------------+-------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_forca:inst15|LPM_MUX:lpm_mux_component ;
+------------------------+------------+---------------------------------------------------+
; Parameter Name         ; Value      ; Type                                              ;
+------------------------+------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                    ;
; LPM_WIDTH              ; 4          ; Signed Integer                                    ;
; LPM_SIZE               ; 2          ; Signed Integer                                    ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                    ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                    ;
; CBXI_PARAMETER         ; mux_33e    ; Untyped                                           ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                           ;
+------------------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div24 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_1so ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div23 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_1so ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div22 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_1so ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div21 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_1so ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div20 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_1so ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div19 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_1so ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div18 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_1so ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div17 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_1so ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div16 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_1so ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div15 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_1so ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div13 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_1so ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div12 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_1so ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div11 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_1so ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div10 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_1so ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div9 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 3              ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_1so ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div8 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 3              ; Untyped                               ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_1so ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div6 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 2              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_8em ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 16             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_68m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div5 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_gem ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 16             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_68m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 2              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_8em ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div4 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 7              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_jem ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                               ;
; LPM_WIDTHD             ; 16             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_68m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 2              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_8em ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div14 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_1so ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div7 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 2              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_8em ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 2              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_8em ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: color_map:inst|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 2              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_8em ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                    ;
+-------------------------------+-----------------------------------------------------------------+
; Name                          ; Value                                                           ;
+-------------------------------+-----------------------------------------------------------------+
; Number of entity instances    ; 1                                                               ;
; Entity Instance               ; VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                          ;
;     -- PLL_TYPE               ; FAST                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                               ;
+-------------------------------+-----------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 20 14:45:53 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ShuriLink -c ShuriLink
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file de2/clk_div.vhd
    Info (12022): Found design unit 1: clk_div-Behavior
    Info (12023): Found entity 1: clk_div
Info (12021): Found 2 design units, including 1 entities, in source file de2/dec_7seg.vhd
    Info (12022): Found design unit 1: dec_7seg-a
    Info (12023): Found entity 1: dec_7seg
Info (12021): Found 2 design units, including 1 entities, in source file de2/mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior
    Info (12023): Found entity 1: MOUSE
Info (12021): Found 2 design units, including 1 entities, in source file de2/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a
    Info (12023): Found entity 1: VGA_SYNC
Info (12021): Found 2 design units, including 1 entities, in source file de2/video_pll.vhd
    Info (12022): Found design unit 1: video_pll-SYN
    Info (12023): Found entity 1: video_PLL
Warning (10238): Verilog Module Declaration warning at adc_spi_controller.v(56): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "adc_spi_controller"
Info (12021): Found 1 design units, including 1 entities, in source file adc_spi_controller.v
    Info (12023): Found entity 1: adc_spi_controller
Info (12021): Found 2 design units, including 1 entities, in source file colisoes.vhd
    Info (12022): Found design unit 1: colisoes-Behavioral
    Info (12023): Found entity 1: colisoes
Info (12021): Found 2 design units, including 1 entities, in source file color_map.vhd
    Info (12022): Found design unit 1: color_map-Behavioral
    Info (12023): Found entity 1: color_map
Info (12021): Found 2 design units, including 1 entities, in source file comp.vhd
    Info (12022): Found design unit 1: comp-SYN
    Info (12023): Found entity 1: comp
Info (12021): Found 2 design units, including 1 entities, in source file contador_forca.vhd
    Info (12022): Found design unit 1: contador_forca-gerador
    Info (12023): Found entity 1: contador_forca
Warning (10275): Verilog HDL Module Instantiation warning at DE2_LTM_Test.v(441): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at DE2_LTM_Test.v(451): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at DE2_LTM_Test.v(464): ignored dangling comma in List of Port Connections
Warning (10238): Verilog Module Declaration warning at DE2_LTM_Test.v(171): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "DE2_LTM_Test"
Info (12021): Found 1 design units, including 1 entities, in source file de2_ltm_test.v
    Info (12023): Found entity 1: DE2_LTM_Test
Info (12021): Found 2 design units, including 1 entities, in source file dec_7seg_b-2.vhd
    Info (12022): Found design unit 1: dec_7seg_b-a
    Info (12023): Found entity 1: dec_7seg_b
Info (12021): Found 2 design units, including 1 entities, in source file estado_jogo.vhd
    Info (12022): Found design unit 1: estado_jogo-Behavioral
    Info (12023): Found entity 1: estado_jogo
Info (12021): Found 1 design units, including 1 entities, in source file lcd_spi_cotroller.v
    Info (12023): Found entity 1: lcd_spi_cotroller
Info (12021): Found 1 design units, including 1 entities, in source file lcd_timing_controller.v
    Info (12023): Found entity 1: lcd_timing_controller
Info (12021): Found 2 design units, including 1 entities, in source file mux_forca.vhd
    Info (12022): Found design unit 1: mux_forca-SYN
    Info (12023): Found entity 1: mux_forca
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 2 design units, including 1 entities, in source file scorecounter.vhd
    Info (12022): Found design unit 1: ScoreCounter-behavior
    Info (12023): Found entity 1: ScoreCounter
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Info (12021): Found 2 design units, including 1 entities, in source file selcor.vhd
    Info (12022): Found design unit 1: selcor-SYN
    Info (12023): Found entity 1: selcor
Info (12021): Found 2 design units, including 1 entities, in source file selred.vhd
    Info (12022): Found design unit 1: selred-SYN
    Info (12023): Found entity 1: selred
Info (12021): Found 1 design units, including 1 entities, in source file three_wire_controller.v
    Info (12023): Found entity 1: three_wire_controller
Warning (10238): Verilog Module Declaration warning at touch_irq_detector.v(50): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "touch_irq_detector"
Info (12021): Found 1 design units, including 1 entities, in source file touch_irq_detector.v
    Info (12023): Found entity 1: touch_irq_detector
Info (12021): Found 1 design units, including 1 entities, in source file shurilink.bdf
    Info (12023): Found entity 1: ShuriLink
Info (12021): Found 2 design units, including 1 entities, in source file shuriken.vhd
    Info (12022): Found design unit 1: shuriken-Behavioral
    Info (12023): Found entity 1: shuriken
Info (12021): Found 2 design units, including 1 entities, in source file darklink.vhd
    Info (12022): Found design unit 1: DarkLink-Behavioral
    Info (12023): Found entity 1: DarkLink
Info (12021): Found 2 design units, including 1 entities, in source file contador_posicoes.vhd
    Info (12022): Found design unit 1: contador_posicoes-gerador
    Info (12023): Found entity 1: contador_posicoes
Warning (10645): VHDL type inferencing warning at color_map.vhd(820): two visible identifiers match "CONV_INTEGER" because the actual at position 0 has an ambiguous type - it could be "SIGNED" or "std_logic_vector", assuming "SIGNED"
Warning (10236): Verilog HDL Implicit Net warning at DE2_LTM_Test.v(412): created implicit net for "DLY0"
Warning (10236): Verilog HDL Implicit Net warning at DE2_LTM_Test.v(424): created implicit net for "DLY1"
Warning (10236): Verilog HDL Implicit Net warning at DE2_LTM_Test.v(425): created implicit net for "DLY2"
Warning (10236): Verilog HDL Implicit Net warning at DE2_LTM_Test.v(437): created implicit net for "touch_irq"
Info (12127): Elaborating entity "ShuriLink" for the top level hierarchy
Warning (275089): Not all bits in bus "LEDG[2..0]" are used
Warning (275008): Primitive "VCC" of instance "inst18" not used
Warning (275008): Primitive "GND" of instance "inst20" not used
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:inst1"
Info (12128): Elaborating entity "video_PLL" for hierarchy "VGA_SYNC:inst1|video_PLL:video_PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
Info (12128): Elaborating entity "color_map" for hierarchy "color_map:inst"
Warning (10492): VHDL Process Statement warning at color_map.vhd(741): signal "shuri_size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at color_map.vhd(742): signal "shuri_size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at color_map.vhd(880): signal "forca" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "estado_jogo" for hierarchy "estado_jogo:inst34"
Info (12128): Elaborating entity "MOUSE" for hierarchy "MOUSE:inst19"
Warning (10036): Verilog HDL or VHDL warning at MOUSE.VHD(27): object "CHARIN" assigned a value but never read
Warning (10492): VHDL Process Statement warning at MOUSE.VHD(154): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOUSE.VHD(158): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOUSE.VHD(159): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MOUSE.VHD(160): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "colisoes" for hierarchy "colisoes:inst7"
Warning (10631): VHDL Process Statement warning at colisoes.vhd(27): inferring latch(es) for signal or variable "colisao_l", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at colisoes.vhd(27): inferring latch(es) for signal or variable "colisao_c", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "colisao_c" at colisoes.vhd(27)
Info (10041): Inferred latch for "colisao_l" at colisoes.vhd(27)
Info (12128): Elaborating entity "DarkLink" for hierarchy "DarkLink:inst22"
Warning (10492): VHDL Process Statement warning at DarkLink.vhd(40): signal "rand" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at DarkLink.vhd(30): inferring latch(es) for signal or variable "t1_left", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DarkLink.vhd(30): inferring latch(es) for signal or variable "t1_top", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "t1_top[0]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_top[1]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_top[2]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_top[3]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_top[4]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_top[5]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_top[6]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_top[7]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_top[8]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_top[9]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_left[0]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_left[1]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_left[2]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_left[3]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_left[4]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_left[5]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_left[6]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_left[7]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_left[8]" at DarkLink.vhd(30)
Info (10041): Inferred latch for "t1_left[9]" at DarkLink.vhd(30)
Info (12128): Elaborating entity "contador_posicoes" for hierarchy "contador_posicoes:inst23"
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:inst14"
Info (12128): Elaborating entity "shuriken" for hierarchy "shuriken:inst13"
Warning (10541): VHDL Signal Declaration warning at shuriken.vhd(20): used implicit default value for signal "anim_frame" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at shuriken.vhd(51): signal "colisao_l" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at shuriken.vhd(60): signal "selec_forca" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at shuriken.vhd(68): signal "forca" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at shuriken.vhd(111): signal "shuri_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at shuriken.vhd(115): signal "forcar" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at shuriken.vhd(116): signal "selec_forca" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at shuriken.vhd(49): inferring latch(es) for signal or variable "selec_forca", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at shuriken.vhd(49): inferring latch(es) for signal or variable "forcar", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "forcar[0]" at shuriken.vhd(49)
Info (10041): Inferred latch for "forcar[1]" at shuriken.vhd(49)
Info (10041): Inferred latch for "forcar[2]" at shuriken.vhd(49)
Info (10041): Inferred latch for "forcar[3]" at shuriken.vhd(49)
Info (10041): Inferred latch for "selec_forca" at shuriken.vhd(49)
Info (12128): Elaborating entity "contador_forca" for hierarchy "contador_forca:inst11"
Info (12128): Elaborating entity "mux_forca" for hierarchy "mux_forca:inst15"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "mux_forca:inst15|LPM_MUX:lpm_mux_component"
Info (12130): Elaborated megafunction instantiation "mux_forca:inst15|LPM_MUX:lpm_mux_component"
Info (12133): Instantiated megafunction "mux_forca:inst15|LPM_MUX:lpm_mux_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "4"
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_33e.tdf
    Info (12023): Found entity 1: mux_33e
Info (12128): Elaborating entity "mux_33e" for hierarchy "mux_forca:inst15|LPM_MUX:lpm_mux_component|mux_33e:auto_generated"
Info (12128): Elaborating entity "ScoreCounter" for hierarchy "ScoreCounter:inst12"
Info (12128): Elaborating entity "dec_7seg_b" for hierarchy "dec_7seg_b:inst4"
Info (278001): Inferred 28 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div24"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div23"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div22"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div21"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div20"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div19"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div18"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div17"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div16"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div15"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div13"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div12"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div11"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div14"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "color_map:inst|Div1"
Info (12130): Elaborated megafunction instantiation "color_map:inst|lpm_divide:Div24"
Info (12133): Instantiated megafunction "color_map:inst|lpm_divide:Div24" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1so.tdf
    Info (12023): Found entity 1: lpm_divide_1so
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_ebg.tdf
    Info (12023): Found entity 1: abs_divider_ebg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf
    Info (12023): Found entity 1: alt_u_div_82f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_eq9.tdf
    Info (12023): Found entity 1: lpm_abs_eq9
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_sr9.tdf
    Info (12023): Found entity 1: lpm_abs_sr9
Info (12130): Elaborated megafunction instantiation "color_map:inst|lpm_divide:Div6"
Info (12133): Instantiated megafunction "color_map:inst|lpm_divide:Div6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8em.tdf
    Info (12023): Found entity 1: lpm_divide_8em
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ilh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_62f.tdf
    Info (12023): Found entity 1: alt_u_div_62f
Info (12130): Elaborated megafunction instantiation "color_map:inst|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "color_map:inst|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_68m.tdf
    Info (12023): Found entity 1: lpm_divide_68m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf
    Info (12023): Found entity 1: alt_u_div_s5f
Info (12130): Elaborated megafunction instantiation "color_map:inst|lpm_divide:Div5"
Info (12133): Instantiated megafunction "color_map:inst|lpm_divide:Div5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gem.tdf
    Info (12023): Found entity 1: lpm_divide_gem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf
    Info (12023): Found entity 1: alt_u_div_m2f
Info (12130): Elaborated megafunction instantiation "color_map:inst|lpm_divide:Div4"
Info (12133): Instantiated megafunction "color_map:inst|lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jem.tdf
    Info (12023): Found entity 1: lpm_divide_jem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf
    Info (12023): Found entity 1: alt_u_div_s2f
Info (12130): Elaborated megafunction instantiation "color_map:inst|lpm_divide:Div14"
Info (12133): Instantiated megafunction "color_map:inst|lpm_divide:Div14" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (13014): Ignored 153 buffer(s)
    Info (13016): Ignored 153 CARRY_SUM buffer(s)
Warning (13012): Latch colisoes:inst7|colisao_c has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal colisoes:inst7|Add2~synth
Warning (13012): Latch DarkLink:inst22|t1_left[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal colisoes:inst7|colisao_l
Warning (13012): Latch DarkLink:inst22|t1_left[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal colisoes:inst7|colisao_l
Warning (13012): Latch DarkLink:inst22|t1_left[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal colisoes:inst7|colisao_l
Warning (13012): Latch DarkLink:inst22|t1_left[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal colisoes:inst7|colisao_l
Warning (13012): Latch DarkLink:inst22|t1_left[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal colisoes:inst7|colisao_l
Warning (13012): Latch DarkLink:inst22|t1_left[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal colisoes:inst7|colisao_l
Warning (13012): Latch DarkLink:inst22|t1_left[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal colisoes:inst7|colisao_l
Warning (13012): Latch DarkLink:inst22|t1_left[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal colisoes:inst7|colisao_l
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "estado_jogo:inst34|need_main_menu" is converted into an equivalent circuit using register "estado_jogo:inst34|need_main_menu~_emulated" and latch "estado_jogo:inst34|need_main_menu~1"
    Warning (13310): Register "estado_jogo:inst34|need_quit" is converted into an equivalent circuit using register "estado_jogo:inst34|need_quit~_emulated" and latch "estado_jogo:inst34|need_quit~1"
    Warning (13310): Register "estado_jogo:inst34|need_pause" is converted into an equivalent circuit using register "estado_jogo:inst34|need_pause~_emulated" and latch "estado_jogo:inst34|need_pause~1"
    Warning (13310): Register "estado_jogo:inst34|need_start" is converted into an equivalent circuit using register "estado_jogo:inst34|need_start~_emulated" and latch "estado_jogo:inst34|need_start~1"
    Warning (13310): Register "shuriken:inst13|precisa_click" is converted into an equivalent circuit using register "shuriken:inst13|precisa_click~_emulated" and latch "shuriken:inst13|precisa_click~1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "color_map:inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "color_map:inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "color_map:inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_11_result_int[0]~24"
    Info (17048): Logic cell "color_map:inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_12_result_int[0]~26"
    Info (17048): Logic cell "color_map:inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_13_result_int[0]~28"
    Info (17048): Logic cell "color_map:inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_14_result_int[0]~30"
    Info (17048): Logic cell "color_map:inst|lpm_divide:Mod0|lpm_divide_68m:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_15_result_int[0]~32"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4832 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 64 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 4760 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 4689 megabytes
    Info: Processing ended: Thu Feb 20 14:46:16 2020
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:21


