open_project factorial
add_files /data/zqy/C2HLS/program_source/Unsupported_C/factorial/factorial_slow.cpp
set_top factorial
open_solution solution1
create_clock -period 5 -name default
set_part {xcu55c-fsvh2892-2L-e}
csynth_design
exit