


dec:are <4 x i32>  @llvm.'x.6.ssp1e.4amvxczd(<16 x i8>) 

dec