// Seed: 3304772138
module module_0 #(
    parameter id_3 = 32'd75,
    parameter id_7 = 32'd55
) (
    output wire id_0,
    output supply0 id_1
);
  wire _id_3;
  assign id_1 = 1 == ~id_3 ? id_3 : 1;
  reg [id_3 : -1] id_4;
  assign id_1 = 1;
  initial begin : LABEL_0
    wait (1 < id_3);
    if (1) begin : LABEL_1
      id_4 = id_3;
      fork
        id_5(id_3);
        id_6#(._id_7(1), .id_8(-1)) (id_6[!id_7]);
      join
    end
  end
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input supply1 id_4,
    output tri id_5,
    output wor id_6,
    output tri id_7
    , id_9
);
  logic id_10;
  ;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.id_4 = 0;
  wire id_11;
endmodule
