<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1681168029">
  <File Type="ROUTE-PWR" Name="testbench_power_routed.rpt"/>
  <File Type="PA-TCL" Name="testbench.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="testbench_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="testbench_reports.tcl"/>
  <File Type="BITSTR-MSK" Name="testbench.msk"/>
  <File Type="ROUTE-CLK" Name="testbench_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="testbench.vdi"/>
  <File Type="BG-BIT" Name="testbench.bit"/>
  <File Type="BG-DRC" Name="testbench.drc"/>
  <File Type="BG-BGN" Name="testbench.bgn"/>
  <File Type="BG-BIN" Name="testbench.bin"/>
  <File Type="BITSTR-RBT" Name="testbench.rbt"/>
  <File Type="BITSTR-NKY" Name="testbench.nky"/>
  <File Type="BITSTR-BMM" Name="testbench_bd.bmm"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="testbench_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-MMI" Name="testbench.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="testbench.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="testbench.ltx"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="OPT-DRC" Name="testbench_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="testbench.hwdef"/>
  <File Type="PLACE-IO" Name="testbench_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="testbench_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="testbench_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="testbench_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="testbench_incremental_reuse_pre_placed.rpt"/>
  <File Type="ROUTE-DRC" Name="testbench_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="testbench_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="testbench_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="testbench_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="testbench_route_status.pb"/>
  <File Type="ROUTE-DCP" Name="testbench_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="testbench_routed_error.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="testbench_routed_bb.dcp"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="testbench_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="testbench_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="testbench_timing_summary_routed.rpx"/>
  <File Type="ROUTE-BUS-SKEW" Name="testbench_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="testbench_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="testbench_bus_skew_routed.rpx"/>
  <File Type="OPT-DCP" Name="testbench_opt.dcp"/>
  <File Type="PLACE-DCP" Name="testbench_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="testbench_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="testbench_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="testbench_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="testbench_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="testbench_postroute_physopt_bb.dcp"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="testbench_methodology_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="testbench_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="testbench_methodology_drc_routed.rpx"/>
  <File Type="PDI-FILE" Name="testbench.pdi"/>
  <File Type="RCFI_FILE" Name="testbench.rcfi"/>
  <File Type="CFI_FILE" Name="testbench.cfi"/>
  <File Type="RNPI_FILE" Name="testbench.rnpi"/>
  <File Type="NPI_FILE" Name="testbench.npi"/>
  <File Type="RBD_FILE" Name="testbench.rbd"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/a.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/alu.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/c.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/conbit.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/control.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/eprom.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/i2c.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/ir.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/ma.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/md.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/pc.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/pins.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/regfile.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/rsrc.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/shiftcounter.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/spi.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/sram.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/uart.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/xadc.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/testbench.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="testbench"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/testbench.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="fifo_generator_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xadc_wiz_0"/>
</GenRun>
