#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Oct  9 10:35:32 2023
# Process ID: 2076
# Current directory: E:/ZeboardTemplate/Zed_Git/ZedBoard_VGA_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6736 E:\ZeboardTemplate\Zed_Git\ZedBoard_VGA_FPGA\ZedBoard_VGA.xpr
# Log file: E:/ZeboardTemplate/Zed_Git/ZedBoard_VGA_FPGA/vivado.log
# Journal file: E:/ZeboardTemplate/Zed_Git/ZedBoard_VGA_FPGA\vivado.jou
# Running On: PETE-LT, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34055 MB
#-----------------------------------------------------------
start_gui
open_project E:/ZeboardTemplate/Zed_Git/ZedBoard_VGA_FPGA/ZedBoard_VGA.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_c_counter_binary_1_0 design_1_Zedboard_AXI_VGA_0_0 design_1_xlconstant_0_0 design_1_Zedboard_OLED_v1_0_0_0 design_1_ps7_0_axi_periph_0 design_1_ZedBoard_InterCPU_IRQ_0_0 design_1_axi_gpio_0_0 design_1_axi_mem_intercon_0 design_1_c_counter_binary_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_c_counter_binary_1_0 design_1_Zedboard_AXI_VGA_0_0 design_1_xlconstant_0_0 design_1_Zedboard_OLED_v1_0_0_0 design_1_ps7_0_axi_periph_0 design_1_ZedBoard_InterCPU_IRQ_0_0 design_1_axi_gpio_0_0 design_1_axi_mem_intercon_0 design_1_c_counter_binary_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  E:/ZeboardTemplate/Zed_Git/ZedBoard_VGA_FPGA/ZedBoard_VGA.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files E:/ZeboardTemplate/Zed_Git/ZedBoard_VGA_FPGA/ZedBoard_VGA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/ZeboardTemplate/Zed_Git/ZedBoard_VGA_FPGA/ZedBoard_VGA.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/ZeboardTemplate/Zed_Git/ZedBoard_VGA_FPGA/ZedBoard_VGA.ip_user_files/sim_scripts -ip_user_files_dir E:/ZeboardTemplate/Zed_Git/ZedBoard_VGA_FPGA/ZedBoard_VGA.ip_user_files -ipstatic_source_dir E:/ZeboardTemplate/Zed_Git/ZedBoard_VGA_FPGA/ZedBoard_VGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ZeboardTemplate/Zed_Git/ZedBoard_VGA_FPGA/ZedBoard_VGA.cache/compile_simlib/modelsim} {questa=E:/ZeboardTemplate/Zed_Git/ZedBoard_VGA_FPGA/ZedBoard_VGA.cache/compile_simlib/questa} {riviera=E:/ZeboardTemplate/Zed_Git/ZedBoard_VGA_FPGA/ZedBoard_VGA.cache/compile_simlib/riviera} {activehdl=E:/ZeboardTemplate/Zed_Git/ZedBoard_VGA_FPGA/ZedBoard_VGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -include_bit -force -file E:/ZeboardTemplate/Zed_Git/ZedBoard_VGA_FPGA/design_1_wrapper.xsa
