<p align="right">
	Read this page in other languages:<a href="../docs-jp/getting-started-tutorial/README.md">日本語</a>
</p>

<table style="width:100%">
  <tr>

<th width="100%" colspan="6"><img src="https://www.xilinx.com/content/dam/xilinx/imgs/press/media-kits/corporate/xilinx-logo.png" width="30%"/><h1>2018.2 SDAccel Development Environment Getting Started Tutorial</h2>
</th>

  </tr>
  <tr>
     <td align="center">Introduction</td>
     <td align="center"><a href="lab-1-introduction-to-the-sadccel-developmentenvironment.md">Lab 1: Introduction to the SDAccel Development Environment</a></td>
     <td align="center"><a href="lab-2-introduction-to-the-sdaccel-makefile.md">Lab 2: Introduction to the SDAccel Makefile</a></td>
   </tr>
</table>

## Introduction  

This tutorial walks you through the steps of building a basic OpenCL based design using the SDx GUI and learning some of the features that enable you to do performance profiling and optimization.  

### Tutorial Design Description  

This tutorial is based on the Xilinx SDAccel™ Github Examples, specifically the Vector Addition example. More information related to the Github examples can be found in the  SDAccel Environment Profiling and Optimization Guide ([UG1207](https://www.xilinx.com/cgi-bin/docs/rdoc?v=2018.2;d=ug1207-sdaccel-optimization-guide.pdf)).

### Related information
 - <a href="lab-1-introduction-to-the-sadccel-developmentenvironment.md">Lab 1: Introduction to the SDAccel Development Environment</a>
 - <a href="lab-2-introduction-to-the-sdaccel-makefile.md">Lab 2: Introduction to the SDAccel Makefile</a>

<hr/>
<p align="center"><sup>Copyright&copy; 2018 Xilinx</sup></p>
