{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707149406753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707149406753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  6 01:10:06 2024 " "Processing started: Tue Feb  6 01:10:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707149406753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707149406753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CLOCK1 -c CLOCK1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CLOCK1 -c CLOCK1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707149406753 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "CLOCK1 16.1.0 Lite Edition /home/gomadoufu/Documents/intel-fpga-book/clock1/CLOCK1_assignment_defaults.qdf Prime " "Revision \"CLOCK1\" was previously opened in Quartus Prime software version 16.1.0 Lite Edition. Created Quartus Prime Default Settings File /home/gomadoufu/Documents/intel-fpga-book/clock1/CLOCK1_assignment_defaults.qdf, which contains the default assignment setting information from Quartus Prime software version 16.1.0 Lite Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1707149406845 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/home/gomadoufu/intelFPGA_lite/23.1std/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /home/gomadoufu/intelFPGA_lite/23.1std/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707149406880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707149407129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707149407129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_in.v 1 1 " "Found 1 design units, including 1 entities, in source file btn_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 BTN_IN " "Found entity 1: BTN_IN" {  } { { "btn_in.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/clock1/btn_in.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707149418154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707149418154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1.v 1 1 " "Found 1 design units, including 1 entities, in source file clock1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK1 " "Found entity 1: CLOCK1" {  } { { "clock1.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/clock1/clock1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707149418155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707149418155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt1sec.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt1sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT1SEC " "Found entity 1: CNT1SEC" {  } { { "cnt1sec.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/clock1/cnt1sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707149418156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707149418156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt60.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt60.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT60 " "Found entity 1: CNT60" {  } { { "cnt60.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/clock1/cnt60.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707149418156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707149418156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7dec.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC " "Found entity 1: SEG7DEC" {  } { { "seg7dec.v" "" { Text "/home/gomadoufu/Documents/intel-fpga-book/clock1/seg7dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707149418157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707149418157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CLOCK1 " "Elaborating entity \"CLOCK1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707149418203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTN_IN BTN_IN:b0 " "Elaborating entity \"BTN_IN\" for hierarchy \"BTN_IN:b0\"" {  } { { "clock1.v" "b0" { Text "/home/gomadoufu/Documents/intel-fpga-book/clock1/clock1.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707149418216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT1SEC CNT1SEC:CNT1SEC " "Elaborating entity \"CNT1SEC\" for hierarchy \"CNT1SEC:CNT1SEC\"" {  } { { "clock1.v" "CNT1SEC" { Text "/home/gomadoufu/Documents/intel-fpga-book/clock1/clock1.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707149418225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT60 CNT60:SECCNT " "Elaborating entity \"CNT60\" for hierarchy \"CNT60:SECCNT\"" {  } { { "clock1.v" "SECCNT" { Text "/home/gomadoufu/Documents/intel-fpga-book/clock1/clock1.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707149418232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7DEC SEG7DEC:d0 " "Elaborating entity \"SEG7DEC\" for hierarchy \"SEG7DEC:d0\"" {  } { { "clock1.v" "d0" { Text "/home/gomadoufu/Documents/intel-fpga-book/clock1/clock1.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707149418238 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707149419133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707149419540 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707149419540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707149419625 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707149419625 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707149419625 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707149419625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707149419634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  6 01:10:19 2024 " "Processing ended: Tue Feb  6 01:10:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707149419634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707149419634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707149419634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707149419634 ""}
