// Seed: 1235781282
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout supply0 id_1;
  assign id_1 = 1;
  wire  id_6;
  logic id_7;
  assign id_7[-1] = 1 ^ id_3;
  wire [1  +  1 : 1] id_8;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd72
) (
    input supply0 id_0,
    output wor id_1,
    output logic id_2,
    input supply0 id_3,
    output uwire id_4,
    output tri0 _id_5,
    output wire id_6,
    input wire id_7,
    input wand id_8 id_12,
    input tri id_9,
    output supply0 id_10
);
  logic [id_5 : 1 'd0] id_13 = id_13;
  assign id_12 = 1'b0;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  timeunit 1ps;
  initial begin : LABEL_0
    $clog2(71);
    ;
    id_2 <= 1'h0;
  end
endmodule
