// Seed: 3402687852
`timescale 1 ps / 1ps
module module_0 (
    input  id_0,
    output id_1,
    input  id_2,
    input  id_3
);
  assign id_1 = 1;
  logic id_4;
endmodule
