

================================================================
== Vitis HLS Report for 'Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2'
================================================================
* Date:           Wed May 25 16:33:21 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        normalRNG.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.803 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       60|       60|  3.600 us|  3.600 us|   60|   60|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1_VITIS_LOOP_29_2  |       58|       58|        29|          2|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 2, D = 30, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 32 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Val2_4 = alloca i32 1"   --->   Operation 33 'alloca' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 34 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 35 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 36 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_lcssa11133 = alloca i32 1"   --->   Operation 37 'alloca' 'p_lcssa11133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 38 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 39 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Val2_5 = alloca i32 1"   --->   Operation 40 'alloca' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_2_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V"   --->   Operation 41 'read' 'rngMT19937ICN_uniformRNG_x_k_p_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_m_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V"   --->   Operation 42 'read' 'rngMT19937ICN_uniformRNG_x_k_p_m_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_1_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V"   --->   Operation 43 'read' 'rngMT19937ICN_uniformRNG_x_k_p_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_0_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V"   --->   Operation 44 'read' 'rngMT19937ICN_uniformRNG_x_k_p_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V_read, i32 %p_Val2_5"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %p_lcssa11133"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %empty"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V_read, i32 %p_Val2_s"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V_read, i32 %p_Val2_4"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V_read, i32 %lhs_V"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 37.4>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [Rayleigh.cpp:28]   --->   Operation 55 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.63ns)   --->   "%icmp_ln28 = icmp_eq  i5 %indvar_flatten_load, i5 16" [Rayleigh.cpp:28]   --->   Operation 56 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln28_1 = add i5 %indvar_flatten_load, i5 1" [Rayleigh.cpp:28]   --->   Operation 57 'add' 'add_ln28_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %fpga_resource_hint..40, void %.preheader.preheader.preheader.exitStub" [Rayleigh.cpp:28]   --->   Operation 58 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%lhs_V_load = load i32 %lhs_V"   --->   Operation 59 'load' 'lhs_V_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_Val2_4_load = load i32 %p_Val2_4"   --->   Operation 60 'load' 'p_Val2_4_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s"   --->   Operation 61 'load' 'p_Val2_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_load = load i6 %empty" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739]   --->   Operation 62 'load' 'p_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [Rayleigh.cpp:29]   --->   Operation 63 'load' 'j_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_lcssa11133_load = load i6 %p_lcssa11133"   --->   Operation 64 'load' 'p_lcssa11133_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.70ns)   --->   "%add_ln885 = add i6 %p_lcssa11133_load, i6 8"   --->   Operation 65 'add' 'add_ln885' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.49ns)   --->   "%icmp_ln29 = icmp_eq  i3 %j_load, i3 4" [Rayleigh.cpp:29]   --->   Operation 66 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.27ns)   --->   "%select_ln739 = select i1 %icmp_ln29, i3 0, i3 %j_load" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739]   --->   Operation 67 'select' 'select_ln739' <Predicate = (!icmp_ln28)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.29ns)   --->   "%select_ln739_1 = select i1 %icmp_ln29, i6 %add_ln885, i6 %p_load" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739]   --->   Operation 68 'select' 'select_ln739_1' <Predicate = (!icmp_ln28)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.29ns)   --->   "%select_ln28 = select i1 %icmp_ln29, i6 %add_ln885, i6 %p_lcssa11133_load" [Rayleigh.cpp:28]   --->   Operation 69 'select' 'select_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_cast131 = zext i6 %select_ln739_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739]   --->   Operation 70 'zext' 'p_cast131' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.70ns)   --->   "%addr_head_p_3_V = add i6 %select_ln739_1, i6 3"   --->   Operation 71 'add' 'addr_head_p_3_V' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.70ns)   --->   "%addr_head_p_m_p_1_V = add i8 %p_cast131, i8 142"   --->   Operation 72 'add' 'addr_head_p_m_p_1_V' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_load, i32 31"   --->   Operation 73 'bitselect' 'tmp_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%p_Result_14 = trunc i32 %p_Val2_4_load"   --->   Operation 74 'trunc' 'p_Result_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%tmp_13 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_Val2_4_load, i32 1, i32 30"   --->   Operation 75 'partselect' 'tmp_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%tmp_V = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %tmp_10, i30 %tmp_13"   --->   Operation 76 'bitconcatenate' 'tmp_V' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%zext_ln1043 = zext i31 %tmp_V"   --->   Operation 77 'zext' 'zext_ln1043' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%select_ln722 = select i1 %p_Result_14, i32 2567483615, i32 0" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:722]   --->   Operation 78 'select' 'select_ln722' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%xor_ln1544 = xor i32 %lhs_V_load, i32 %select_ln722"   --->   Operation 79 'xor' 'xor_ln1544' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.22ns) (out node of the LUT)   --->   "%ret_10 = xor i32 %xor_ln1544, i32 %zext_ln1043"   --->   Operation 80 'xor' 'ret_10' <Predicate = (!icmp_ln28)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%r_s = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %addr_head_p_3_V, i32 1, i32 5"   --->   Operation 81 'partselect' 'r_s' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %addr_head_p_m_p_1_V, i32 1, i32 7"   --->   Operation 82 'partselect' 'trunc_ln' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i5 %r_s"   --->   Operation 83 'zext' 'zext_ln587' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln587 = sext i7 %trunc_ln"   --->   Operation 84 'sext' 'sext_ln587' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i8 %sext_ln587"   --->   Operation 85 'zext' 'zext_ln587_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739]   --->   Operation 86 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (1.19ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739]   --->   Operation 87 'load' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_load' <Predicate = (!icmp_ln28)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:740]   --->   Operation 88 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_even_0_V_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (1.19ns)   --->   "%lhs_V_1 = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:740]   --->   Operation 89 'load' 'lhs_V_1' <Predicate = (!icmp_ln28)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%r = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %ret_10, i32 11, i32 31"   --->   Operation 90 'partselect' 'r' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i21 %r"   --->   Operation 91 'zext' 'zext_ln1691' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.21ns)   --->   "%pre_result_V_2 = xor i32 %zext_ln1691, i32 %ret_10"   --->   Operation 92 'xor' 'pre_result_V_2' <Predicate = (!icmp_ln28)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 24"   --->   Operation 93 'bitselect' 'tmp_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_2, i32 19, i32 21"   --->   Operation 94 'partselect' 'tmp_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 17"   --->   Operation 95 'bitselect' 'tmp_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 14"   --->   Operation 96 'bitselect' 'tmp_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_2, i32 11, i32 12"   --->   Operation 97 'partselect' 'tmp_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 7"   --->   Operation 98 'bitselect' 'tmp_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 5"   --->   Operation 99 'bitselect' 'tmp_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_2, i32 2, i32 3"   --->   Operation 100 'partselect' 'tmp_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln1542 = trunc i32 %pre_result_V_2"   --->   Operation 101 'trunc' 'trunc_ln1542' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i2.i3.i1.i1.i2.i1.i1.i2.i3.i1.i1.i1.i1.i2.i1.i1.i7, i1 %tmp_11, i2 0, i3 %tmp_14, i1 0, i1 %tmp_12, i2 0, i1 %tmp_15, i1 0, i2 %tmp_16, i3 0, i1 %tmp_17, i1 0, i1 %tmp_18, i1 0, i2 %tmp_19, i1 0, i1 %trunc_ln1542, i7 0"   --->   Operation 102 'bitconcatenate' 'ret' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.21ns)   --->   "%pre_result_V_3 = xor i32 %ret, i32 %pre_result_V_2"   --->   Operation 103 'xor' 'pre_result_V_3' <Predicate = (!icmp_ln28)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_3, i32 14, i32 16"   --->   Operation 104 'partselect' 'tmp_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %pre_result_V_3, i32 7, i32 12"   --->   Operation 105 'partselect' 'tmp_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_3, i32 2, i32 3"   --->   Operation 106 'partselect' 'tmp_22' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%ret_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i1.i6.i3.i2.i17, i3 %tmp_20, i1 0, i6 %tmp_21, i3 0, i2 %tmp_22, i17 0"   --->   Operation 107 'bitconcatenate' 'ret_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.21ns)   --->   "%pre_result_V_4 = xor i32 %ret_3, i32 %pre_result_V_3"   --->   Operation 108 'xor' 'pre_result_V_4' <Predicate = (!icmp_ln28)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%r_4 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %pre_result_V_4, i32 18, i32 31"   --->   Operation 109 'partselect' 'r_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1691_1 = zext i14 %r_4"   --->   Operation 110 'zext' 'zext_ln1691_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.21ns)   --->   "%pre_result_V = xor i32 %zext_ln1691_1, i32 %pre_result_V_4"   --->   Operation 111 'xor' 'pre_result_V' <Predicate = (!icmp_ln28)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.85ns)   --->   "%icmp_ln938 = icmp_eq  i32 %zext_ln1691_1, i32 %pre_result_V_4"   --->   Operation 112 'icmp' 'icmp_ln938' <Predicate = (!icmp_ln28)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_15 = partselect i32 @llvm.part.select.i32, i32 %pre_result_V, i32 31, i32 0"   --->   Operation 113 'partselect' 'p_Result_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_15, i1 1"   --->   Operation 114 'cttz' 'l' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i32 %l"   --->   Operation 115 'trunc' 'trunc_ln946' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.88ns)   --->   "%sub_ln947 = sub i32 32, i32 %l"   --->   Operation 116 'sub' 'sub_ln947' <Predicate = (!icmp_ln28)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.88ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 117 'add' 'lsb_index' <Predicate = (!icmp_ln28)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 118 'partselect' 'tmp_23' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.84ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp_23, i31 0"   --->   Operation 119 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln28)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i32 %pre_result_V"   --->   Operation 120 'zext' 'zext_ln960' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 121 'trunc' 'trunc_ln950' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.70ns)   --->   "%sub_ln950 = sub i6 22, i6 %trunc_ln950"   --->   Operation 122 'sub' 'sub_ln950' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%zext_ln950 = zext i6 %sub_ln950"   --->   Operation 123 'zext' 'zext_ln950' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%lshr_ln950 = lshr i32 4294967295, i32 %zext_ln950"   --->   Operation 124 'lshr' 'lshr_ln950' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%shl_ln952 = shl i32 1, i32 %lsb_index"   --->   Operation 125 'shl' 'shl_ln952' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%or_ln952_2 = or i32 %lshr_ln950, i32 %shl_ln952"   --->   Operation 126 'or' 'or_ln952_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%and_ln952 = and i32 %pre_result_V, i32 %or_ln952_2"   --->   Operation 127 'and' 'and_ln952' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (1.05ns) (out node of the LUT)   --->   "%icmp_ln952 = icmp_ne  i32 %and_ln952, i32 0"   --->   Operation 128 'icmp' 'icmp_ln952' <Predicate = (!icmp_ln28)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 129 'bitselect' 'tmp_24' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%xor_ln952 = xor i1 %tmp_24, i1 1"   --->   Operation 130 'xor' 'xor_ln952' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V, i32 %lsb_index"   --->   Operation 131 'bitselect' 'p_Result_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.85ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 132 'icmp' 'icmp_ln961' <Predicate = (!icmp_ln28)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%and_ln952_1 = and i1 %p_Result_16, i1 %xor_ln952"   --->   Operation 133 'and' 'and_ln952_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.88ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 134 'sub' 'sub_ln962' <Predicate = (!icmp_ln28)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 135 'zext' 'zext_ln962' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 136 'shl' 'shl_ln962' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%select_ln949 = select i1 %icmp_ln949, i1 %icmp_ln952, i1 %p_Result_16"   --->   Operation 137 'select' 'select_ln949' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.88ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 138 'add' 'add_ln961' <Predicate = (!icmp_ln28)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 139 'zext' 'zext_ln961' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 140 'lshr' 'lshr_ln961' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln961 = select i1 %icmp_ln961, i1 %select_ln949, i1 %and_ln952_1"   --->   Operation 141 'select' 'select_ln961' <Predicate = (!icmp_ln28)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 142 'select' 'm' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln964 = zext i1 %select_ln961"   --->   Operation 143 'zext' 'zext_ln964' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_2 = add i64 %m, i64 %zext_ln964"   --->   Operation 144 'add' 'm_2' <Predicate = (!icmp_ln28)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%m_10 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_2, i32 1, i32 63"   --->   Operation 145 'partselect' 'm_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%zext_ln965 = zext i63 %m_10"   --->   Operation 146 'zext' 'zext_ln965' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_2, i32 54"   --->   Operation 147 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.73ns)   --->   "%sub_ln969 = sub i11 1022, i11 %trunc_ln946"   --->   Operation 148 'sub' 'sub_ln969' <Predicate = (!icmp_ln28)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.73ns)   --->   "%add_ln968 = add i11 %sub_ln969, i11 1"   --->   Operation 149 'add' 'add_ln968' <Predicate = (!icmp_ln28)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%select_ln968 = select i1 %p_Result_s, i11 %add_ln968, i11 %sub_ln969"   --->   Operation 150 'select' 'select_ln968' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %select_ln968"   --->   Operation 151 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%p_Result_17 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp, i32 52, i32 63"   --->   Operation 152 'partset' 'p_Result_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%bitcast_ln746 = bitcast i64 %p_Result_17"   --->   Operation 153 'bitcast' 'bitcast_ln746' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.41ns) (out node of the LUT)   --->   "%tmp_uniform = select i1 %icmp_ln938, i64 0, i64 %bitcast_ln746"   --->   Operation 154 'select' 'tmp_uniform' <Predicate = (!icmp_ln28)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln443 = bitcast i64 %tmp_uniform" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 155 'bitcast' 'bitcast_ln443' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln443, i32 52, i32 62" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 156 'partselect' 'tmp_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln443 = trunc i64 %bitcast_ln443" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 157 'trunc' 'trunc_ln443' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.61ns)   --->   "%icmp_ln443 = icmp_ne  i11 %tmp_2, i11 2047" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 158 'icmp' 'icmp_ln443' <Predicate = (!icmp_ln28)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.98ns)   --->   "%icmp_ln443_1 = icmp_eq  i52 %trunc_ln443, i52 0" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 159 'icmp' 'icmp_ln443_1' <Predicate = (!icmp_ln28)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.12ns)   --->   "%or_ln443 = or i1 %icmp_ln443_1, i1 %icmp_ln443" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 160 'or' 'or_ln443' <Predicate = (!icmp_ln28)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (8.38ns)   --->   "%tmp_3 = fcmp_olt  i64 %tmp_uniform, i64 0.02425" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 161 'dcmp' 'tmp_3' <Predicate = (!icmp_ln28)> <Delay = 8.38> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.12ns)   --->   "%and_ln443 = and i1 %or_ln443, i1 %tmp_3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 162 'and' 'and_ln443' <Predicate = (!icmp_ln28)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (8.38ns)   --->   "%tmp_5 = fcmp_ogt  i64 %tmp_uniform, i64 0.97575" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 163 'dcmp' 'tmp_5' <Predicate = (!icmp_ln28)> <Delay = 8.38> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln443_1)   --->   "%and_ln443_1 = and i1 %or_ln443, i1 %tmp_5" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 164 'and' 'and_ln443_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln443_1 = or i1 %and_ln443, i1 %and_ln443_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 165 'or' 'or_ln443_1' <Predicate = (!icmp_ln28)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (31.3ns)   --->   "%z = dadd i64 %tmp_uniform, i64 -0.5" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:472->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 166 'dadd' 'z' <Predicate = (!icmp_ln28)> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %z, i64 509, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 167 'specfucore' 'specfucore_ln434' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (31.3ns)   --->   "%tmp_6 = dsub i64 1, i64 %tmp_uniform" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:449->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 168 'dsub' 'tmp_6' <Predicate = (!icmp_ln28)> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmp_6, i64 509, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 169 'specfucore' 'specfucore_ln434' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.41ns)   --->   "%tmp_26 = select i1 %and_ln443, i64 %tmp_uniform, i64 %tmp_6" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 170 'select' 'tmp_26' <Predicate = (!icmp_ln28)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.70ns)   --->   "%addr_head_p_3_V_1 = add i6 %select_ln739_1, i6 4"   --->   Operation 171 'add' 'addr_head_p_3_V_1' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.70ns)   --->   "%addr_head_p_m_p_1_V_1 = add i8 %p_cast131, i8 143"   --->   Operation 172 'add' 'addr_head_p_m_p_1_V_1' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.70ns)   --->   "%add_ln885_1 = add i6 %select_ln739_1, i6 2"   --->   Operation 173 'add' 'add_ln885_1' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%r_2 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %addr_head_p_3_V_1, i32 1, i32 5"   --->   Operation 174 'partselect' 'r_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln1691_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %addr_head_p_m_p_1_V_1, i32 1, i32 7"   --->   Operation 175 'partselect' 'trunc_ln1691_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln587_3 = zext i5 %r_2"   --->   Operation 176 'zext' 'zext_ln587_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln587_1 = sext i7 %trunc_ln1691_1"   --->   Operation 177 'sext' 'sext_ln587_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln587_4 = zext i8 %sext_ln587_1"   --->   Operation 178 'zext' 'zext_ln587_4' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:735]   --->   Operation 179 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 180 [2/2] (1.19ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:735]   --->   Operation 180 'load' 'rngMT19937ICN_uniformRNG_mt_even_0_V_load' <Predicate = (!icmp_ln28)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_4" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:736]   --->   Operation 181 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 182 [2/2] (1.19ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1 = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:736]   --->   Operation 182 'load' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 183 [1/1] (0.57ns)   --->   "%add_ln29 = add i3 %select_ln739, i3 1" [Rayleigh.cpp:29]   --->   Operation 183 'add' 'add_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.38ns)   --->   "%store_ln28 = store i5 %add_ln28_1, i5 %indvar_flatten" [Rayleigh.cpp:28]   --->   Operation 184 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.38>
ST_2 : Operation 185 [1/1] (0.38ns)   --->   "%store_ln28 = store i6 %select_ln28, i6 %p_lcssa11133" [Rayleigh.cpp:28]   --->   Operation 185 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.38>
ST_2 : Operation 186 [1/1] (0.38ns)   --->   "%store_ln29 = store i3 %add_ln29, i3 %j" [Rayleigh.cpp:29]   --->   Operation 186 'store' 'store_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.38>
ST_2 : Operation 187 [1/1] (0.38ns)   --->   "%store_ln885 = store i6 %add_ln885_1, i6 %empty"   --->   Operation 187 'store' 'store_ln885' <Predicate = (!icmp_ln28)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 38.6>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%p_Val2_11 = load i32 %p_Val2_5"   --->   Operation 188 'load' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 189 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%p_cast130 = zext i6 %select_ln739_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739]   --->   Operation 190 'zext' 'p_cast130' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.72ns)   --->   "%addr_head_p_n_V = add i10 %p_cast130, i10 624"   --->   Operation 191 'add' 'addr_head_p_n_V' <Predicate = (!icmp_ln28)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%r_1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_head_p_n_V, i32 1, i32 9"   --->   Operation 192 'partselect' 'r_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i9 %r_1"   --->   Operation 193 'zext' 'zext_ln587_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 194 [1/2] (1.19ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739]   --->   Operation 194 'load' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_load' <Predicate = (!icmp_ln28)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 195 [1/2] (1.19ns)   --->   "%lhs_V_1 = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:740]   --->   Operation 195 'load' 'lhs_V_1' <Predicate = (!icmp_ln28)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:741]   --->   Operation 196 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (1.19ns)   --->   "%store_ln741 = store i32 %ret_10, i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:741]   --->   Operation 197 'store' 'store_ln741' <Predicate = (!icmp_ln28)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 198 [1/1] (36.0ns)   --->   "%r_5 = dmul i64 %z, i64 %z" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:474->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 198 'dmul' 'r_5' <Predicate = (!icmp_ln28 & !or_ln443_1)> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %r_5, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 199 'specfucore' 'specfucore_ln434' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 200 [2/2] (37.5ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_26" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 200 'dlog' 't1' <Predicate = (!icmp_ln28)> <Delay = 37.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 1> <II = 1> <Delay = 37.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.72ns)   --->   "%addr_head_p_n_V_1 = add i10 %p_cast130, i10 625"   --->   Operation 201 'add' 'addr_head_p_n_V_1' <Predicate = (!icmp_ln28)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_4_load, i32 31"   --->   Operation 202 'bitselect' 'tmp_27' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%p_Result_18 = trunc i32 %p_Val2_11"   --->   Operation 203 'trunc' 'p_Result_18' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%tmp_25 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_Val2_11, i32 1, i32 30"   --->   Operation 204 'partselect' 'tmp_25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%tmp_V_3 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %tmp_27, i30 %tmp_25"   --->   Operation 205 'bitconcatenate' 'tmp_V_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%zext_ln1043_1 = zext i31 %tmp_V_3"   --->   Operation 206 'zext' 'zext_ln1043_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%select_ln722_1 = select i1 %p_Result_18, i32 2567483615, i32 0" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:722]   --->   Operation 207 'select' 'select_ln722_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%xor_ln1544_2 = xor i32 %zext_ln1043_1, i32 %select_ln722_1"   --->   Operation 208 'xor' 'xor_ln1544_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.22ns) (out node of the LUT)   --->   "%ret_11 = xor i32 %xor_ln1544_2, i32 %lhs_V_1"   --->   Operation 209 'xor' 'ret_11' <Predicate = (!icmp_ln28)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%r_3 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_head_p_n_V_1, i32 1, i32 9"   --->   Operation 210 'partselect' 'r_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln587_5 = zext i9 %r_3"   --->   Operation 211 'zext' 'zext_ln587_5' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 212 [1/2] (1.19ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_load = load i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr_2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:735]   --->   Operation 212 'load' 'rngMT19937ICN_uniformRNG_mt_even_0_V_load' <Predicate = (!icmp_ln28)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 213 [1/2] (1.19ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1 = load i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:736]   --->   Operation 213 'load' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_5" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:737]   --->   Operation 214 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (1.19ns)   --->   "%store_ln737 = store i32 %ret_11, i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:737]   --->   Operation 215 'store' 'store_ln737' <Predicate = (!icmp_ln28)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%r_8 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %ret_11, i32 11, i32 31"   --->   Operation 216 'partselect' 'r_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1691_2 = zext i21 %r_8"   --->   Operation 217 'zext' 'zext_ln1691_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.21ns)   --->   "%pre_result_V_10 = xor i32 %zext_ln1691_2, i32 %ret_11"   --->   Operation 218 'xor' 'pre_result_V_10' <Predicate = (!icmp_ln28)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_10, i32 24"   --->   Operation 219 'bitselect' 'tmp_28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_10, i32 19, i32 21"   --->   Operation 220 'partselect' 'tmp_29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_10, i32 17"   --->   Operation 221 'bitselect' 'tmp_30' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_10, i32 14"   --->   Operation 222 'bitselect' 'tmp_31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_10, i32 11, i32 12"   --->   Operation 223 'partselect' 'tmp_32' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_10, i32 7"   --->   Operation 224 'bitselect' 'tmp_33' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_10, i32 5"   --->   Operation 225 'bitselect' 'tmp_34' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_10, i32 2, i32 3"   --->   Operation 226 'partselect' 'tmp_35' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln1542_1 = trunc i32 %pre_result_V_10"   --->   Operation 227 'trunc' 'trunc_ln1542_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%ret_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i2.i3.i1.i1.i2.i1.i1.i2.i3.i1.i1.i1.i1.i2.i1.i1.i7, i1 %tmp_28, i2 0, i3 %tmp_29, i1 0, i1 %tmp_30, i2 0, i1 %tmp_31, i1 0, i2 %tmp_32, i3 0, i1 %tmp_33, i1 0, i1 %tmp_34, i1 0, i2 %tmp_35, i1 0, i1 %trunc_ln1542_1, i7 0"   --->   Operation 228 'bitconcatenate' 'ret_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.21ns)   --->   "%pre_result_V_11 = xor i32 %ret_6, i32 %pre_result_V_10"   --->   Operation 229 'xor' 'pre_result_V_11' <Predicate = (!icmp_ln28)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_11, i32 14, i32 16"   --->   Operation 230 'partselect' 'tmp_36' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %pre_result_V_11, i32 7, i32 12"   --->   Operation 231 'partselect' 'tmp_37' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_11, i32 2, i32 3"   --->   Operation 232 'partselect' 'tmp_38' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%ret_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i1.i6.i3.i2.i17, i3 %tmp_36, i1 0, i6 %tmp_37, i3 0, i2 %tmp_38, i17 0"   --->   Operation 233 'bitconcatenate' 'ret_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.21ns)   --->   "%pre_result_V_12 = xor i32 %ret_7, i32 %pre_result_V_11"   --->   Operation 234 'xor' 'pre_result_V_12' <Predicate = (!icmp_ln28)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%r_9 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %pre_result_V_12, i32 18, i32 31"   --->   Operation 235 'partselect' 'r_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln1691_3 = zext i14 %r_9"   --->   Operation 236 'zext' 'zext_ln1691_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.21ns)   --->   "%pre_result_V_13 = xor i32 %zext_ln1691_3, i32 %pre_result_V_12"   --->   Operation 237 'xor' 'pre_result_V_13' <Predicate = (!icmp_ln28)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.85ns)   --->   "%icmp_ln938_1 = icmp_eq  i32 %zext_ln1691_3, i32 %pre_result_V_12"   --->   Operation 238 'icmp' 'icmp_ln938_1' <Predicate = (!icmp_ln28)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%p_Result_19 = partselect i32 @llvm.part.select.i32, i32 %pre_result_V_13, i32 31, i32 0"   --->   Operation 239 'partselect' 'p_Result_19' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_19, i1 1"   --->   Operation 240 'cttz' 'l_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln946_1 = trunc i32 %l_1"   --->   Operation 241 'trunc' 'trunc_ln946_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.88ns)   --->   "%sub_ln947_1 = sub i32 32, i32 %l_1"   --->   Operation 242 'sub' 'sub_ln947_1' <Predicate = (!icmp_ln28)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.88ns)   --->   "%lsb_index_1 = add i32 %sub_ln947_1, i32 4294967243"   --->   Operation 243 'add' 'lsb_index_1' <Predicate = (!icmp_ln28)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31"   --->   Operation 244 'partselect' 'tmp_39' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.84ns)   --->   "%icmp_ln949_1 = icmp_sgt  i31 %tmp_39, i31 0"   --->   Operation 245 'icmp' 'icmp_ln949_1' <Predicate = (!icmp_ln28)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln960_1 = zext i32 %pre_result_V_13"   --->   Operation 246 'zext' 'zext_ln960_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln950_1 = trunc i32 %sub_ln947_1"   --->   Operation 247 'trunc' 'trunc_ln950_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.70ns)   --->   "%sub_ln950_1 = sub i6 22, i6 %trunc_ln950_1"   --->   Operation 248 'sub' 'sub_ln950_1' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_1)   --->   "%zext_ln950_1 = zext i6 %sub_ln950_1"   --->   Operation 249 'zext' 'zext_ln950_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_1)   --->   "%lshr_ln950_1 = lshr i32 4294967295, i32 %zext_ln950_1"   --->   Operation 250 'lshr' 'lshr_ln950_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_1)   --->   "%shl_ln952_1 = shl i32 1, i32 %lsb_index_1"   --->   Operation 251 'shl' 'shl_ln952_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_1)   --->   "%or_ln952 = or i32 %lshr_ln950_1, i32 %shl_ln952_1"   --->   Operation 252 'or' 'or_ln952' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_1)   --->   "%and_ln952_2 = and i32 %pre_result_V_13, i32 %or_ln952"   --->   Operation 253 'and' 'and_ln952_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (1.05ns) (out node of the LUT)   --->   "%icmp_ln952_1 = icmp_ne  i32 %and_ln952_2, i32 0"   --->   Operation 254 'icmp' 'icmp_ln952_1' <Predicate = (!icmp_ln28)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln961_2)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31"   --->   Operation 255 'bitselect' 'tmp_40' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln961_2)   --->   "%xor_ln952_1 = xor i1 %tmp_40, i1 1"   --->   Operation 256 'xor' 'xor_ln952_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_13, i32 %lsb_index_1"   --->   Operation 257 'bitselect' 'p_Result_20' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.85ns)   --->   "%icmp_ln961_1 = icmp_sgt  i32 %lsb_index_1, i32 0"   --->   Operation 258 'icmp' 'icmp_ln961_1' <Predicate = (!icmp_ln28)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln961_2)   --->   "%and_ln952_3 = and i1 %p_Result_20, i1 %xor_ln952_1"   --->   Operation 259 'and' 'and_ln952_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.88ns)   --->   "%sub_ln962_1 = sub i32 54, i32 %sub_ln947_1"   --->   Operation 260 'sub' 'sub_ln962_1' <Predicate = (!icmp_ln28)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%zext_ln962_1 = zext i32 %sub_ln962_1"   --->   Operation 261 'zext' 'zext_ln962_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%shl_ln962_1 = shl i64 %zext_ln960_1, i64 %zext_ln962_1"   --->   Operation 262 'shl' 'shl_ln962_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln961_2)   --->   "%select_ln949_1 = select i1 %icmp_ln949_1, i1 %icmp_ln952_1, i1 %p_Result_20"   --->   Operation 263 'select' 'select_ln949_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.88ns)   --->   "%add_ln961_1 = add i32 %sub_ln947_1, i32 4294967242"   --->   Operation 264 'add' 'add_ln961_1' <Predicate = (!icmp_ln28)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%zext_ln961_1 = zext i32 %add_ln961_1"   --->   Operation 265 'zext' 'zext_ln961_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%lshr_ln961_1 = lshr i64 %zext_ln960_1, i64 %zext_ln961_1"   --->   Operation 266 'lshr' 'lshr_ln961_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln961_2 = select i1 %icmp_ln961_1, i1 %select_ln949_1, i1 %and_ln952_3"   --->   Operation 267 'select' 'select_ln961_2' <Predicate = (!icmp_ln28)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%m_6 = select i1 %icmp_ln961_1, i64 %lshr_ln961_1, i64 %shl_ln962_1"   --->   Operation 268 'select' 'm_6' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%zext_ln964_1 = zext i1 %select_ln961_2"   --->   Operation 269 'zext' 'zext_ln964_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_7 = add i64 %m_6, i64 %zext_ln964_1"   --->   Operation 270 'add' 'm_7' <Predicate = (!icmp_ln28)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%m_11 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_7, i32 1, i32 63"   --->   Operation 271 'partselect' 'm_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%zext_ln965_1 = zext i63 %m_11"   --->   Operation 272 'zext' 'zext_ln965_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_7, i32 54"   --->   Operation 273 'bitselect' 'p_Result_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.73ns)   --->   "%sub_ln969_1 = sub i11 1022, i11 %trunc_ln946_1"   --->   Operation 274 'sub' 'sub_ln969_1' <Predicate = (!icmp_ln28)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.73ns)   --->   "%add_ln968_1 = add i11 %sub_ln969_1, i11 1"   --->   Operation 275 'add' 'add_ln968_1' <Predicate = (!icmp_ln28)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%select_ln968_1 = select i1 %p_Result_12, i11 %add_ln968_1, i11 %sub_ln969_1"   --->   Operation 276 'select' 'select_ln968_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %select_ln968_1"   --->   Operation 277 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%p_Result_21 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965_1, i12 %tmp_8, i32 52, i32 63"   --->   Operation 278 'partset' 'p_Result_21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%bitcast_ln746_1 = bitcast i64 %p_Result_21"   --->   Operation 279 'bitcast' 'bitcast_ln746_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.41ns) (out node of the LUT)   --->   "%tmp_uniform_1 = select i1 %icmp_ln938_1, i64 0, i64 %bitcast_ln746_1"   --->   Operation 280 'select' 'tmp_uniform_1' <Predicate = (!icmp_ln28)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln443_1 = bitcast i64 %tmp_uniform_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 281 'bitcast' 'bitcast_ln443_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln443_1, i32 52, i32 62" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 282 'partselect' 'tmp_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln443_1 = trunc i64 %bitcast_ln443_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 283 'trunc' 'trunc_ln443_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.61ns)   --->   "%icmp_ln443_2 = icmp_ne  i11 %tmp_9, i11 2047" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 284 'icmp' 'icmp_ln443_2' <Predicate = (!icmp_ln28)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.98ns)   --->   "%icmp_ln443_3 = icmp_eq  i52 %trunc_ln443_1, i52 0" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 285 'icmp' 'icmp_ln443_3' <Predicate = (!icmp_ln28)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.12ns)   --->   "%or_ln443_2 = or i1 %icmp_ln443_3, i1 %icmp_ln443_2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 286 'or' 'or_ln443_2' <Predicate = (!icmp_ln28)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (8.38ns)   --->   "%tmp_s = fcmp_olt  i64 %tmp_uniform_1, i64 0.02425" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 287 'dcmp' 'tmp_s' <Predicate = (!icmp_ln28)> <Delay = 8.38> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.12ns)   --->   "%and_ln443_2 = and i1 %or_ln443_2, i1 %tmp_s" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 288 'and' 'and_ln443_2' <Predicate = (!icmp_ln28)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (8.38ns)   --->   "%tmp_1 = fcmp_ogt  i64 %tmp_uniform_1, i64 0.97575" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 289 'dcmp' 'tmp_1' <Predicate = (!icmp_ln28)> <Delay = 8.38> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node or_ln443_3)   --->   "%and_ln443_3 = and i1 %or_ln443_2, i1 %tmp_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 290 'and' 'and_ln443_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln443_3 = or i1 %and_ln443_2, i1 %and_ln443_3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 291 'or' 'or_ln443_3' <Predicate = (!icmp_ln28)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (31.3ns)   --->   "%z_3 = dadd i64 %tmp_uniform_1, i64 -0.5" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:472->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 292 'dadd' 'z_3' <Predicate = (!icmp_ln28)> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %z_3, i64 509, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 293 'specfucore' 'specfucore_ln434' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (31.3ns)   --->   "%tmp_4 = dsub i64 1, i64 %tmp_uniform_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:449->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 294 'dsub' 'tmp_4' <Predicate = (!icmp_ln28)> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmp_4, i64 509, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 295 'specfucore' 'specfucore_ln434' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.41ns)   --->   "%tmp_42 = select i1 %and_ln443_2, i64 %tmp_uniform_1, i64 %tmp_4" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 296 'select' 'tmp_42' <Predicate = (!icmp_ln28)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.38ns)   --->   "%store_ln735 = store i32 %rngMT19937ICN_uniformRNG_mt_even_0_V_load, i32 %p_Val2_5" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:735]   --->   Operation 297 'store' 'store_ln735' <Predicate = (!icmp_ln28)> <Delay = 0.38>
ST_3 : Operation 298 [1/1] (0.38ns)   --->   "%store_ln414 = store i32 %p_Val2_11, i32 %p_Val2_s"   --->   Operation 298 'store' 'store_ln414' <Predicate = (!icmp_ln28)> <Delay = 0.38>
ST_3 : Operation 299 [1/1] (0.38ns)   --->   "%store_ln739 = store i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load, i32 %p_Val2_4" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739]   --->   Operation 299 'store' 'store_ln739' <Predicate = (!icmp_ln28)> <Delay = 0.38>
ST_3 : Operation 300 [1/1] (0.38ns)   --->   "%store_ln736 = store i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V_load_1, i32 %lhs_V" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:736]   --->   Operation 300 'store' 'store_ln736' <Predicate = (!icmp_ln28)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 37.5>
ST_4 : Operation 301 [1/2] (37.5ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_26" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 301 'dlog' 't1' <Predicate = true> <Delay = 37.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 1> <II = 1> <Delay = 37.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t1, i64 521, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 302 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (36.0ns)   --->   "%r_10 = dmul i64 %z_3, i64 %z_3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:474->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 303 'dmul' 'r_10' <Predicate = (!or_ln443_3)> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %r_10, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 304 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 305 [2/2] (37.5ns)   --->   "%t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_42" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 305 'dlog' 't1_1' <Predicate = true> <Delay = 37.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 1> <II = 1> <Delay = 37.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 37.5>
ST_5 : Operation 306 [1/1] (36.0ns)   --->   "%t2 = dmul i64 %t1, i64 2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:455->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 306 'dmul' 't2' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t2, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 307 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 308 [1/2] (37.5ns)   --->   "%t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_42" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 308 'dlog' 't1_1' <Predicate = true> <Delay = 37.5> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 1> <II = 1> <Delay = 37.5> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t1_1, i64 521, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 309 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 40.6>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%bitcast_ln456 = bitcast i64 %t2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:456->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 310 'bitcast' 'bitcast_ln456' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.28ns)   --->   "%xor_ln456 = xor i64 %bitcast_ln456, i64 9223372036854775808" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:456->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 311 'xor' 'xor_ln456' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%t3 = bitcast i64 %xor_ln456" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:456->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 312 'bitcast' 't3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 313 [3/3] (40.3ns)   --->   "%z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 313 'dsqrt' 'z_6' <Predicate = true> <Delay = 40.3> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 2> <II = 1> <Delay = 40.3> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 314 [1/1] (36.0ns)   --->   "%t2_1 = dmul i64 %t1_1, i64 2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:455->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 314 'dmul' 't2_1' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t2_1, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 315 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%bitcast_ln456_2 = bitcast i64 %t2_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:456->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 316 'bitcast' 'bitcast_ln456_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.28ns)   --->   "%xor_ln456_1 = xor i64 %bitcast_ln456_2, i64 9223372036854775808" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:456->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 317 'xor' 'xor_ln456_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 40.3>
ST_7 : Operation 318 [2/3] (40.3ns)   --->   "%z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 318 'dsqrt' 'z_6' <Predicate = true> <Delay = 40.3> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 2> <II = 1> <Delay = 40.3> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 319 [1/1] (0.00ns)   --->   "%t3_1 = bitcast i64 %xor_ln456_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:456->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 319 'bitcast' 't3_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 320 [3/3] (40.3ns)   --->   "%z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 320 'dsqrt' 'z_7' <Predicate = true> <Delay = 40.3> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 2> <II = 1> <Delay = 40.3> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 40.8>
ST_8 : Operation 321 [1/3] (40.3ns)   --->   "%z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 321 'dsqrt' 'z_6' <Predicate = true> <Delay = 40.3> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 2> <II = 1> <Delay = 40.3> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 322 [1/1] (0.41ns)   --->   "%z_2 = select i1 %or_ln443_1, i64 %z_6, i64 %z" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 322 'select' 'z_2' <Predicate = (!or_ln443_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 323 [1/1] (0.41ns)   --->   "%r_7 = select i1 %or_ln443_1, i64 %z_6, i64 %r_5" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 323 'select' 'r_7' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 324 [2/3] (40.3ns)   --->   "%z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 324 'dsqrt' 'z_7' <Predicate = true> <Delay = 40.3> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 2> <II = 1> <Delay = 40.3> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 40.8>
ST_9 : Operation 325 [1/1] (0.41ns)   --->   "%p1 = select i1 %or_ln443_1, i64 -0.00778489, i64 -39.6968" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 325 'select' 'p1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 326 [1/1] (0.41ns)   --->   "%q1 = select i1 %or_ln443_1, i64 0.0077847, i64 -54.4761" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 326 'select' 'q1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 327 [1/1] (36.0ns)   --->   "%t4 = dmul i64 %p1, i64 %r_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:490->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 327 'dmul' 't4' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t4, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 328 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (36.0ns)   --->   "%t13 = dmul i64 %q1, i64 %r_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:517->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 329 'dmul' 't13' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t13, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 330 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 331 [1/3] (40.3ns)   --->   "%z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 331 'dsqrt' 'z_7' <Predicate = true> <Delay = 40.3> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 2> <II = 1> <Delay = 40.3> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 332 [1/1] (0.41ns)   --->   "%z_5 = select i1 %or_ln443_3, i64 %z_7, i64 %z_3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 332 'select' 'z_5' <Predicate = (!or_ln443_3)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 333 [1/1] (0.41ns)   --->   "%r_12 = select i1 %or_ln443_3, i64 %z_7, i64 %r_10" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 333 'select' 'r_12' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 36.4>
ST_10 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node t5)   --->   "%p2 = select i1 %or_ln443_1, i64 -0.322396, i64 220.946" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 334 'select' 'p2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node t14)   --->   "%q2 = select i1 %or_ln443_1, i64 0.322467, i64 161.586" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 335 'select' 'q2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 336 [1/1] (31.3ns) (out node of the LUT)   --->   "%t5 = dadd i64 %t4, i64 %p2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:492->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 336 'dadd' 't5' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t5, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 337 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (31.3ns) (out node of the LUT)   --->   "%t14 = dadd i64 %t13, i64 %q2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:519->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 338 'dadd' 't14' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t14, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 339 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (0.41ns)   --->   "%p1_1 = select i1 %or_ln443_3, i64 -0.00778489, i64 -39.6968" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 340 'select' 'p1_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 341 [1/1] (0.41ns)   --->   "%q1_1 = select i1 %or_ln443_3, i64 0.0077847, i64 -54.4761" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 341 'select' 'q1_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 342 [1/1] (36.0ns)   --->   "%t4_1 = dmul i64 %p1_1, i64 %r_12" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:490->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 342 'dmul' 't4_1' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t4_1, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 343 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (36.0ns)   --->   "%t13_1 = dmul i64 %q1_1, i64 %r_12" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:517->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 344 'dmul' 't13_1' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t13_1, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 345 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 36.0>
ST_11 : Operation 346 [1/1] (36.0ns)   --->   "%t6 = dmul i64 %t5, i64 %r_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:494->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 346 'dmul' 't6' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t6, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 347 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 348 [1/1] (36.0ns)   --->   "%t15 = dmul i64 %t14, i64 %r_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:521->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 348 'dmul' 't15' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 349 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t15, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 349 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node t5_1)   --->   "%p2_1 = select i1 %or_ln443_3, i64 -0.322396, i64 220.946" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 350 'select' 'p2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node t14_1)   --->   "%q2_1 = select i1 %or_ln443_3, i64 0.322467, i64 161.586" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 351 'select' 'q2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 352 [1/1] (31.3ns) (out node of the LUT)   --->   "%t5_1 = dadd i64 %t4_1, i64 %p2_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:492->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 352 'dadd' 't5_1' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t5_1, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 353 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (31.3ns) (out node of the LUT)   --->   "%t14_1 = dadd i64 %t13_1, i64 %q2_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:519->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 354 'dadd' 't14_1' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t14_1, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 355 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 36.0>
ST_12 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node t7)   --->   "%p3 = select i1 %or_ln443_1, i64 -2.40076, i64 -275.929" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 356 'select' 'p3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node t16)   --->   "%q3 = select i1 %or_ln443_1, i64 2.44513, i64 -155.699" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 357 'select' 'q3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 358 [1/1] (31.3ns) (out node of the LUT)   --->   "%t7 = dadd i64 %t6, i64 %p3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:496->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 358 'dadd' 't7' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t7, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 359 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (31.3ns) (out node of the LUT)   --->   "%t16 = dadd i64 %t15, i64 %q3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:523->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 360 'dadd' 't16' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t16, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 361 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (36.0ns)   --->   "%t6_1 = dmul i64 %t5_1, i64 %r_12" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:494->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 362 'dmul' 't6_1' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t6_1, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 363 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (36.0ns)   --->   "%t15_1 = dmul i64 %t14_1, i64 %r_12" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:521->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 364 'dmul' 't15_1' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t15_1, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 365 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 36.0>
ST_13 : Operation 366 [1/1] (36.0ns)   --->   "%t8 = dmul i64 %t7, i64 %r_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:498->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 366 'dmul' 't8' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 367 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t8, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 367 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 368 [1/1] (36.0ns)   --->   "%t17 = dmul i64 %t16, i64 %r_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:525->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 368 'dmul' 't17' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 369 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t17, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 369 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node t7_1)   --->   "%p3_1 = select i1 %or_ln443_3, i64 -2.40076, i64 -275.929" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 370 'select' 'p3_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node t16_1)   --->   "%q3_1 = select i1 %or_ln443_3, i64 2.44513, i64 -155.699" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 371 'select' 'q3_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 372 [1/1] (31.3ns) (out node of the LUT)   --->   "%t7_1 = dadd i64 %t6_1, i64 %p3_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:496->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 372 'dadd' 't7_1' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 373 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t7_1, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 373 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 374 [1/1] (31.3ns) (out node of the LUT)   --->   "%t16_1 = dadd i64 %t15_1, i64 %q3_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:523->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 374 'dadd' 't16_1' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 375 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t16_1, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 375 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 36.0>
ST_14 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node t9)   --->   "%p4 = select i1 %or_ln443_1, i64 -2.54973, i64 138.358" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 376 'select' 'p4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node f2)   --->   "%q4 = select i1 %or_ln443_1, i64 3.75441, i64 66.8013" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 377 'select' 'q4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 378 [1/1] (31.3ns) (out node of the LUT)   --->   "%t9 = dadd i64 %t8, i64 %p4" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:500->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 378 'dadd' 't9' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 379 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t9, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 379 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 380 [1/1] (31.3ns) (out node of the LUT)   --->   "%f2 = dadd i64 %t17, i64 %q4" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:527->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 380 'dadd' 'f2' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 381 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 381 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 382 [1/1] (36.0ns)   --->   "%t8_1 = dmul i64 %t7_1, i64 %r_12" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:498->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 382 'dmul' 't8_1' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 383 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t8_1, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 383 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 384 [1/1] (36.0ns)   --->   "%t17_1 = dmul i64 %t16_1, i64 %r_12" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:525->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 384 'dmul' 't17_1' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 385 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t17_1, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 385 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 36.0>
ST_15 : Operation 386 [1/1] (36.0ns)   --->   "%t10 = dmul i64 %t9, i64 %r_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:502->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 386 'dmul' 't10' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t10, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 387 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (36.0ns)   --->   "%t18 = dmul i64 %f2, i64 %r_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:530->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 388 'dmul' 't18' <Predicate = (!or_ln443_1)> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t18, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 389 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node t9_1)   --->   "%p4_1 = select i1 %or_ln443_3, i64 -2.54973, i64 138.358" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 390 'select' 'p4_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node f2_4)   --->   "%q4_1 = select i1 %or_ln443_3, i64 3.75441, i64 66.8013" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 391 'select' 'q4_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 392 [1/1] (31.3ns) (out node of the LUT)   --->   "%t9_1 = dadd i64 %t8_1, i64 %p4_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:500->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 392 'dadd' 't9_1' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 393 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t9_1, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 393 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 394 [1/1] (31.3ns) (out node of the LUT)   --->   "%f2_4 = dadd i64 %t17_1, i64 %q4_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:527->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 394 'dadd' 'f2_4' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 395 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_4, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 395 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 36.0>
ST_16 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node t11)   --->   "%p5 = select i1 %or_ln443_1, i64 4.37466, i64 -30.6648" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 396 'select' 'p5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 397 [1/1] (31.3ns) (out node of the LUT)   --->   "%t11 = dadd i64 %t10, i64 %p5" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:504->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 397 'dadd' 't11' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 398 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t11, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 398 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 399 [1/1] (31.3ns)   --->   "%f2_1 = dadd i64 %t18, i64 -13.2807" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:532->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 399 'dadd' 'f2_1' <Predicate = (!or_ln443_1)> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 400 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_1, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 400 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 401 [1/1] (0.41ns)   --->   "%f2_2 = select i1 %or_ln443_1, i64 %f2, i64 %f2_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 401 'select' 'f2_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 402 [1/1] (36.0ns)   --->   "%t10_1 = dmul i64 %t9_1, i64 %r_12" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:502->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 402 'dmul' 't10_1' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 403 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t10_1, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:440->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 403 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 404 [1/1] (36.0ns)   --->   "%t18_1 = dmul i64 %f2_4, i64 %r_12" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:530->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 404 'dmul' 't18_1' <Predicate = (!or_ln443_3)> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 405 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t18_1, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 405 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 36.0>
ST_17 : Operation 406 [1/1] (36.0ns)   --->   "%t12 = dmul i64 %t11, i64 %r_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:506->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 406 'dmul' 't12' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 407 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t12, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 407 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 408 [1/1] (36.0ns)   --->   "%t19 = dmul i64 %f2_2, i64 %r_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:535->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 408 'dmul' 't19' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 409 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t19, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 409 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node t11_1)   --->   "%p5_1 = select i1 %or_ln443_3, i64 4.37466, i64 -30.6648" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 410 'select' 'p5_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 411 [1/1] (31.3ns) (out node of the LUT)   --->   "%t11_1 = dadd i64 %t10_1, i64 %p5_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:504->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 411 'dadd' 't11_1' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 412 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t11_1, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 412 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 413 [1/1] (31.3ns)   --->   "%f2_5 = dadd i64 %t18_1, i64 -13.2807" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:532->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 413 'dadd' 'f2_5' <Predicate = (!or_ln443_3)> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 414 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_5, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 414 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 415 [1/1] (0.41ns)   --->   "%f2_6 = select i1 %or_ln443_3, i64 %f2_4, i64 %f2_5" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 415 'select' 'f2_6' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 36.0>
ST_18 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node f1_1)   --->   "%p6 = select i1 %or_ln443_1, i64 2.93816, i64 2.50663" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 416 'select' 'p6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 417 [1/1] (31.3ns) (out node of the LUT)   --->   "%f1_1 = dadd i64 %t12, i64 %p6" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:508->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 417 'dadd' 'f1_1' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 418 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1_1, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 418 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 419 [1/1] (31.3ns)   --->   "%f2_3 = dadd i64 %t19, i64 1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:537->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 419 'dadd' 'f2_3' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 420 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_3, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 420 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 421 [1/1] (36.0ns)   --->   "%t12_1 = dmul i64 %t11_1, i64 %r_12" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:506->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 421 'dmul' 't12_1' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 422 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t12_1, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 422 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 423 [1/1] (36.0ns)   --->   "%t19_1 = dmul i64 %f2_6, i64 %r_12" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:535->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 423 'dmul' 't19_1' <Predicate = true> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 424 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t19_1, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:441->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 424 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 36.4>
ST_19 : Operation 425 [1/1] (36.0ns)   --->   "%f1 = dmul i64 %f1_1, i64 %z_2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:511->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 425 'dmul' 'f1' <Predicate = (!or_ln443_1)> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 426 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 426 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 427 [1/1] (0.41ns)   --->   "%f1_1_285 = select i1 %or_ln443_1, i64 %f1_1, i64 %f1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 427 'select' 'f1_1_285' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node f1_1_1)   --->   "%p6_1 = select i1 %or_ln443_3, i64 2.93816, i64 2.50663" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 428 'select' 'p6_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 429 [1/1] (31.3ns) (out node of the LUT)   --->   "%f1_1_1 = dadd i64 %t12_1, i64 %p6_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:508->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 429 'dadd' 'f1_1_1' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 430 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1_1_1, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 430 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 431 [1/1] (31.3ns)   --->   "%f2_7 = dadd i64 %t19_1, i64 1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:537->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 431 'dadd' 'f2_7' <Predicate = true> <Delay = 31.3> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 0> <II = 1> <Delay = 31.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 432 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_7, i64 508, i64 4, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 432 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 36.4>
ST_20 : Operation 433 [5/5] (26.2ns)   --->   "%standard_value = ddiv i64 %f1_1_285, i64 %f2_3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 433 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 434 [1/1] (36.0ns)   --->   "%f1_2 = dmul i64 %f1_1_1, i64 %z_5" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:511->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 434 'dmul' 'f1_2' <Predicate = (!or_ln443_3)> <Delay = 36.0> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 0> <II = 1> <Delay = 36.0> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 435 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1_2, i64 510, i64 14, i64 18446744073709551615" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:434->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 435 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 436 [1/1] (0.41ns)   --->   "%f1_3 = select i1 %or_ln443_3, i64 %f1_1_1, i64 %f1_2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 436 'select' 'f1_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 26.2>
ST_21 : Operation 437 [4/5] (26.2ns)   --->   "%standard_value = ddiv i64 %f1_1_285, i64 %f2_3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 437 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 438 [5/5] (26.2ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 438 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 26.2>
ST_22 : Operation 439 [3/5] (26.2ns)   --->   "%standard_value = ddiv i64 %f1_1_285, i64 %f2_3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 439 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 440 [4/5] (26.2ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 440 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 26.2>
ST_23 : Operation 441 [2/5] (26.2ns)   --->   "%standard_value = ddiv i64 %f1_1_285, i64 %f2_3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 441 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 442 [3/5] (26.2ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 442 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 26.6>
ST_24 : Operation 443 [1/5] (26.2ns)   --->   "%standard_value = ddiv i64 %f1_1_285, i64 %f2_3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 443 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%bitcast_ln541 = bitcast i64 %standard_value" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:541->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 444 'bitcast' 'bitcast_ln541' <Predicate = (!and_ln443 & or_ln443_1)> <Delay = 0.00>
ST_24 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%xor_ln541 = xor i64 %bitcast_ln541, i64 9223372036854775808" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:541->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 445 'xor' 'xor_ln541' <Predicate = (!and_ln443 & or_ln443_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%bitcast_ln541_1 = bitcast i64 %xor_ln541" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:541->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 446 'bitcast' 'bitcast_ln541_1' <Predicate = (!and_ln443 & or_ln443_1)> <Delay = 0.00>
ST_24 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%select_ln540 = select i1 %and_ln443, i64 %standard_value, i64 %bitcast_ln541_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:540->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 447 'select' 'select_ln540' <Predicate = (or_ln443_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 448 [1/1] (0.41ns) (out node of the LUT)   --->   "%result = select i1 %or_ln443_1, i64 %select_ln540, i64 %standard_value" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 448 'select' 'result' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 449 [2/5] (26.2ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 449 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 26.6>
ST_25 : Operation 450 [5/5] (26.2ns)   --->   "%div = ddiv i64 %result, i64 1.41421" [Rayleigh.cpp:30]   --->   Operation 450 'ddiv' 'div' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 451 [1/5] (26.2ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 451 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%bitcast_ln541_2 = bitcast i64 %standard_value_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:541->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 452 'bitcast' 'bitcast_ln541_2' <Predicate = (!and_ln443_2 & or_ln443_3)> <Delay = 0.00>
ST_25 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%xor_ln541_1 = xor i64 %bitcast_ln541_2, i64 9223372036854775808" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:541->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 453 'xor' 'xor_ln541_1' <Predicate = (!and_ln443_2 & or_ln443_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%bitcast_ln541_3 = bitcast i64 %xor_ln541_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:541->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 454 'bitcast' 'bitcast_ln541_3' <Predicate = (!and_ln443_2 & or_ln443_3)> <Delay = 0.00>
ST_25 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%select_ln540_1 = select i1 %and_ln443_2, i64 %standard_value_1, i64 %bitcast_ln541_3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:540->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 455 'select' 'select_ln540_1' <Predicate = (or_ln443_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 456 [1/1] (0.41ns) (out node of the LUT)   --->   "%result_1 = select i1 %or_ln443_3, i64 %select_ln540_1, i64 %standard_value_1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 456 'select' 'result_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 26.2>
ST_26 : Operation 457 [4/5] (26.2ns)   --->   "%div = ddiv i64 %result, i64 1.41421" [Rayleigh.cpp:30]   --->   Operation 457 'ddiv' 'div' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 458 [5/5] (26.2ns)   --->   "%div7 = ddiv i64 %result_1, i64 1.41421" [Rayleigh.cpp:31]   --->   Operation 458 'ddiv' 'div7' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 26.2>
ST_27 : Operation 459 [3/5] (26.2ns)   --->   "%div = ddiv i64 %result, i64 1.41421" [Rayleigh.cpp:30]   --->   Operation 459 'ddiv' 'div' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 460 [4/5] (26.2ns)   --->   "%div7 = ddiv i64 %result_1, i64 1.41421" [Rayleigh.cpp:31]   --->   Operation 460 'ddiv' 'div7' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 26.2>
ST_28 : Operation 461 [2/5] (26.2ns)   --->   "%div = ddiv i64 %result, i64 1.41421" [Rayleigh.cpp:30]   --->   Operation 461 'ddiv' 'div' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 462 [3/5] (26.2ns)   --->   "%div7 = ddiv i64 %result_1, i64 1.41421" [Rayleigh.cpp:31]   --->   Operation 462 'ddiv' 'div7' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 588 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 588 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 26.9>
ST_29 : Operation 463 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [Rayleigh.cpp:28]   --->   Operation 463 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 464 [1/1] (0.57ns)   --->   "%add_ln28 = add i3 %i_load, i3 1" [Rayleigh.cpp:28]   --->   Operation 464 'add' 'add_ln28' <Predicate = (icmp_ln29)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 465 [1/1] (0.27ns)   --->   "%select_ln739_2 = select i1 %icmp_ln29, i3 %add_ln28, i3 %i_load" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739]   --->   Operation 465 'select' 'select_ln739_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i3 %select_ln739_2" [Rayleigh.cpp:30]   --->   Operation 466 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_14_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln30, i2 0" [Rayleigh.cpp:30]   --->   Operation 467 'bitconcatenate' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i3 %select_ln739" [Rayleigh.cpp:30]   --->   Operation 468 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 469 [1/1] (0.70ns)   --->   "%add_ln30 = add i4 %tmp_14_cast, i4 %zext_ln30" [Rayleigh.cpp:30]   --->   Operation 469 'add' 'add_ln30' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i4 %add_ln30" [Rayleigh.cpp:30]   --->   Operation 470 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 471 [1/1] (0.00ns)   --->   "%Hr_addr = getelementptr i64 %Hr, i64 0, i64 %zext_ln30_1" [Rayleigh.cpp:30]   --->   Operation 471 'getelementptr' 'Hr_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 472 [1/5] (26.2ns)   --->   "%div = ddiv i64 %result, i64 1.41421" [Rayleigh.cpp:30]   --->   Operation 472 'ddiv' 'div' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 473 [1/1] (0.71ns)   --->   "%store_ln30 = store i64 %div, i4 %Hr_addr" [Rayleigh.cpp:30]   --->   Operation 473 'store' 'store_ln30' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_29 : Operation 474 [2/5] (26.2ns)   --->   "%div7 = ddiv i64 %result_1, i64 1.41421" [Rayleigh.cpp:31]   --->   Operation 474 'ddiv' 'div7' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 475 [1/1] (0.38ns)   --->   "%store_ln739 = store i3 %select_ln739_2, i3 %i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:739]   --->   Operation 475 'store' 'store_ln739' <Predicate = true> <Delay = 0.38>

State 30 <SV = 29> <Delay = 26.9>
ST_30 : Operation 476 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_28_1_VITIS_LOOP_29_2_str"   --->   Operation 476 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 477 [1/1] (0.00ns)   --->   "%empty_284 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 477 'speclooptripcount' 'empty_284' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 478 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 478 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 479 [1/1] (0.00ns)   --->   "%Hi_addr = getelementptr i64 %Hi, i64 0, i64 %zext_ln30_1" [Rayleigh.cpp:31]   --->   Operation 479 'getelementptr' 'Hi_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 480 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [Rayleigh.cpp:23]   --->   Operation 480 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 481 [1/1] (0.00ns)   --->   "%rbegin2_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:470->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 481 'specregionbegin' 'rbegin2_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 482 [1/1] (0.00ns)   --->   "%rend72_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin2_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:472->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 482 'specregionend' 'rend72_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 483 [1/1] (0.00ns)   --->   "%rbegin4_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:472->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 483 'specregionbegin' 'rbegin4_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 484 [1/1] (0.00ns)   --->   "%rend68_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin4_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:474->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 484 'specregionend' 'rend68_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 485 [1/1] (0.00ns)   --->   "%rbegin8_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:447->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 485 'specregionbegin' 'rbegin8_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 486 [1/1] (0.00ns)   --->   "%rend80_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin8_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:449->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 486 'specregionend' 'rend80_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 487 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:444->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 487 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 488 [1/1] (0.00ns)   --->   "%rend78_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin1_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:453->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 488 'specregionend' 'rend78_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 489 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:453->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 489 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 490 [1/1] (0.00ns)   --->   "%rend76_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin3_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:455->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 490 'specregionend' 'rend76_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 491 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 491 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 492 [1/1] (0.00ns)   --->   "%rend66_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin5_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:490->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 492 'specregionend' 'rend66_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 493 [1/1] (0.00ns)   --->   "%rbegin6_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:490->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 493 'specregionbegin' 'rbegin6_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 494 [1/1] (0.00ns)   --->   "%rend62_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin6_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:492->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 494 'specregionend' 'rend62_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 495 [1/1] (0.00ns)   --->   "%rbegin10_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:492->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 495 'specregionbegin' 'rbegin10_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 496 [1/1] (0.00ns)   --->   "%rend60_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin10_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:494->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 496 'specregionend' 'rend60_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 497 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:494->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 497 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 498 [1/1] (0.00ns)   --->   "%rend56_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin11_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:496->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 498 'specregionend' 'rend56_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 499 [1/1] (0.00ns)   --->   "%rbegin12_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:496->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 499 'specregionbegin' 'rbegin12_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 500 [1/1] (0.00ns)   --->   "%rend54_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin12_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:498->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 500 'specregionend' 'rend54_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 501 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:498->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 501 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 502 [1/1] (0.00ns)   --->   "%rend50_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin13_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:500->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 502 'specregionend' 'rend50_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 503 [1/1] (0.00ns)   --->   "%rbegin14_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:500->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 503 'specregionbegin' 'rbegin14_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 504 [1/1] (0.00ns)   --->   "%rend46_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin14_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:502->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 504 'specregionend' 'rend46_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 505 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:502->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 505 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 506 [1/1] (0.00ns)   --->   "%rend42_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin15_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:504->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 506 'specregionend' 'rend42_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 507 [1/1] (0.00ns)   --->   "%rbegin16_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:504->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 507 'specregionbegin' 'rbegin16_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 508 [1/1] (0.00ns)   --->   "%rend40_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin16_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:506->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 508 'specregionend' 'rend40_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 509 [1/1] (0.00ns)   --->   "%rbegin18_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:506->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 509 'specregionbegin' 'rbegin18_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 510 [1/1] (0.00ns)   --->   "%rend36_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin18_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:508->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 510 'specregionend' 'rend36_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 511 [1/1] (0.00ns)   --->   "%rbegin20_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:509->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 511 'specregionbegin' 'rbegin20_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 512 [1/1] (0.00ns)   --->   "%rend34_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin20_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:511->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 512 'specregionend' 'rend34_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 513 [1/1] (0.00ns)   --->   "%rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:509->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 513 'specregionbegin' 'rbegin21_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 514 [1/1] (0.00ns)   --->   "%rend32_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin21_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:517->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 514 'specregionend' 'rend32_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 515 [1/1] (0.00ns)   --->   "%rbegin22_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:517->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 515 'specregionbegin' 'rbegin22_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 516 [1/1] (0.00ns)   --->   "%rend28_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin22_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:519->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 516 'specregionend' 'rend28_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 517 [1/1] (0.00ns)   --->   "%rbegin23_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:519->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 517 'specregionbegin' 'rbegin23_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 518 [1/1] (0.00ns)   --->   "%rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin23_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:521->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 518 'specregionend' 'rend24_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 519 [1/1] (0.00ns)   --->   "%rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:521->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 519 'specregionbegin' 'rbegin19_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 520 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin19_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:523->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 520 'specregionend' 'rend20_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 521 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:523->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 521 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 522 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin17_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:525->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 522 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 523 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:525->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 523 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 524 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin9_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:527->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 524 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 525 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:528->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 525 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 526 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin7_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:530->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 526 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 527 [1/1] (0.00ns)   --->   "%rbegin24_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:530->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 527 'specregionbegin' 'rbegin24_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 528 [1/1] (0.00ns)   --->   "%rend84_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin24_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:532->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 528 'specregionend' 'rend84_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 529 [1/1] (0.00ns)   --->   "%rbegin25_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:528->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 529 'specregionbegin' 'rbegin25_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 530 [1/1] (0.00ns)   --->   "%rend70_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin25_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:535->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 530 'specregionend' 'rend70_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 531 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:535->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 531 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 532 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin_i" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:537->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 532 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 533 [1/1] (0.00ns)   --->   "%rbegin2_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:470->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 533 'specregionbegin' 'rbegin2_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 534 [1/1] (0.00ns)   --->   "%rend72_i25 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin2_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:472->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 534 'specregionend' 'rend72_i25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 535 [1/1] (0.00ns)   --->   "%rbegin4_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:472->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 535 'specregionbegin' 'rbegin4_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 536 [1/1] (0.00ns)   --->   "%rend68_i28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin4_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:474->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 536 'specregionend' 'rend68_i28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 537 [1/1] (0.00ns)   --->   "%rbegin8_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:447->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 537 'specregionbegin' 'rbegin8_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 538 [1/1] (0.00ns)   --->   "%rend80_i31 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin8_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:449->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 538 'specregionend' 'rend80_i31' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 539 [1/1] (0.00ns)   --->   "%rbegin1_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:444->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 539 'specregionbegin' 'rbegin1_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 540 [1/1] (0.00ns)   --->   "%rend78_i35 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin1_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:453->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 540 'specregionend' 'rend78_i35' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 541 [1/1] (0.00ns)   --->   "%rbegin3_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:453->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 541 'specregionbegin' 'rbegin3_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 542 [1/1] (0.00ns)   --->   "%rend76_i38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin3_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:455->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 542 'specregionend' 'rend76_i38' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 543 [1/1] (0.00ns)   --->   "%rbegin5_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 543 'specregionbegin' 'rbegin5_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 544 [1/1] (0.00ns)   --->   "%rend66_i57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin5_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:490->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 544 'specregionend' 'rend66_i57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 545 [1/1] (0.00ns)   --->   "%rbegin6_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:490->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 545 'specregionbegin' 'rbegin6_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 546 [1/1] (0.00ns)   --->   "%rend62_i60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin6_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:492->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 546 'specregionend' 'rend62_i60' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 547 [1/1] (0.00ns)   --->   "%rbegin10_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:492->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 547 'specregionbegin' 'rbegin10_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 548 [1/1] (0.00ns)   --->   "%rend60_i63 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin10_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:494->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 548 'specregionend' 'rend60_i63' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 549 [1/1] (0.00ns)   --->   "%rbegin11_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:494->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 549 'specregionbegin' 'rbegin11_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 550 [1/1] (0.00ns)   --->   "%rend56_i66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin11_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:496->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 550 'specregionend' 'rend56_i66' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 551 [1/1] (0.00ns)   --->   "%rbegin12_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:496->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 551 'specregionbegin' 'rbegin12_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 552 [1/1] (0.00ns)   --->   "%rend54_i69 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin12_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:498->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 552 'specregionend' 'rend54_i69' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 553 [1/1] (0.00ns)   --->   "%rbegin13_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:498->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 553 'specregionbegin' 'rbegin13_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 554 [1/1] (0.00ns)   --->   "%rend50_i72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin13_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:500->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 554 'specregionend' 'rend50_i72' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 555 [1/1] (0.00ns)   --->   "%rbegin14_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:500->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 555 'specregionbegin' 'rbegin14_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 556 [1/1] (0.00ns)   --->   "%rend46_i75 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin14_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:502->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 556 'specregionend' 'rend46_i75' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 557 [1/1] (0.00ns)   --->   "%rbegin15_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:502->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 557 'specregionbegin' 'rbegin15_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 558 [1/1] (0.00ns)   --->   "%rend42_i78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin15_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:504->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 558 'specregionend' 'rend42_i78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 559 [1/1] (0.00ns)   --->   "%rbegin16_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:504->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 559 'specregionbegin' 'rbegin16_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 560 [1/1] (0.00ns)   --->   "%rend40_i81 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin16_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:506->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 560 'specregionend' 'rend40_i81' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 561 [1/1] (0.00ns)   --->   "%rbegin18_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:506->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 561 'specregionbegin' 'rbegin18_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 562 [1/1] (0.00ns)   --->   "%rend36_i84 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin18_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:508->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 562 'specregionend' 'rend36_i84' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 563 [1/1] (0.00ns)   --->   "%rbegin20_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:509->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 563 'specregionbegin' 'rbegin20_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 564 [1/1] (0.00ns)   --->   "%rend34_i87 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin20_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:511->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 564 'specregionend' 'rend34_i87' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 565 [1/1] (0.00ns)   --->   "%rbegin21_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:509->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 565 'specregionbegin' 'rbegin21_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 566 [1/1] (0.00ns)   --->   "%rend32_i91 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin21_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:517->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 566 'specregionend' 'rend32_i91' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 567 [1/1] (0.00ns)   --->   "%rbegin22_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:517->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 567 'specregionbegin' 'rbegin22_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 568 [1/1] (0.00ns)   --->   "%rend28_i94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin22_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:519->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 568 'specregionend' 'rend28_i94' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 569 [1/1] (0.00ns)   --->   "%rbegin23_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:519->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 569 'specregionbegin' 'rbegin23_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 570 [1/1] (0.00ns)   --->   "%rend24_i97 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin23_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:521->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 570 'specregionend' 'rend24_i97' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 571 [1/1] (0.00ns)   --->   "%rbegin19_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:521->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 571 'specregionbegin' 'rbegin19_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 572 [1/1] (0.00ns)   --->   "%rend20_i100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin19_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:523->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 572 'specregionend' 'rend20_i100' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 573 [1/1] (0.00ns)   --->   "%rbegin17_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:523->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 573 'specregionbegin' 'rbegin17_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 574 [1/1] (0.00ns)   --->   "%rend18_i103 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin17_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:525->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 574 'specregionend' 'rend18_i103' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 575 [1/1] (0.00ns)   --->   "%rbegin9_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:525->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 575 'specregionbegin' 'rbegin9_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 576 [1/1] (0.00ns)   --->   "%rend10_i106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin9_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:527->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 576 'specregionend' 'rend10_i106' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 577 [1/1] (0.00ns)   --->   "%rbegin7_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:528->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 577 'specregionbegin' 'rbegin7_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 578 [1/1] (0.00ns)   --->   "%rend8_i109 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin7_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:530->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 578 'specregionend' 'rend8_i109' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 579 [1/1] (0.00ns)   --->   "%rbegin24_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:530->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 579 'specregionbegin' 'rbegin24_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 580 [1/1] (0.00ns)   --->   "%rend84_i112 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin24_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:532->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 580 'specregionend' 'rend84_i112' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 581 [1/1] (0.00ns)   --->   "%rbegin25_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:528->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 581 'specregionbegin' 'rbegin25_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 582 [1/1] (0.00ns)   --->   "%rend70_i116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin25_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:535->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 582 'specregionend' 'rend70_i116' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 583 [1/1] (0.00ns)   --->   "%rbegin_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:535->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 583 'specregionbegin' 'rbegin_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 584 [1/1] (0.00ns)   --->   "%rend_i119 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin_i1" [/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:537->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161]   --->   Operation 584 'specregionend' 'rend_i119' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 585 [1/5] (26.2ns)   --->   "%div7 = ddiv i64 %result_1, i64 1.41421" [Rayleigh.cpp:31]   --->   Operation 585 'ddiv' 'div7' <Predicate = true> <Delay = 26.2> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 4> <II = 1> <Delay = 26.2> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 586 [1/1] (0.71ns)   --->   "%store_ln31 = store i64 %div7, i4 %Hi_addr" [Rayleigh.cpp:31]   --->   Operation 586 'store' 'store_ln31' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_30 : Operation 587 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 587 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 60ns, clock uncertainty: 16.2ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('__Val2__') [17]  (0 ns)
	'store' operation ('store_ln0') of variable 'rngMT19937ICN_uniformRNG_x_k_p_2_V_read' on local variable '__Val2__' [22]  (0.387 ns)

 <State 2>: 37.4ns
The critical path consists of the following:
	'load' operation ('lhs_V_load') on local variable 'lhs.V' [40]  (0 ns)
	'xor' operation ('xor_ln1544') [76]  (0 ns)
	'xor' operation ('ret') [77]  (0.227 ns)
	'xor' operation ('pre_result.V') [93]  (0.21 ns)
	'xor' operation ('pre_result.V') [104]  (0.21 ns)
	'xor' operation ('pre_result.V') [109]  (0.21 ns)
	'xor' operation ('pre_result.V') [112]  (0.21 ns)
	'cttz' operation ('l') [115]  (0 ns)
	'sub' operation ('sub_ln947') [117]  (0.88 ns)
	'add' operation ('lsb_index') [118]  (0.88 ns)
	'shl' operation ('shl_ln952') [126]  (0 ns)
	'or' operation ('or_ln952_2') [127]  (0 ns)
	'and' operation ('and_ln952') [128]  (0 ns)
	'icmp' operation ('icmp_ln952') [129]  (1.05 ns)
	'select' operation ('select_ln949') [138]  (0 ns)
	'select' operation ('select_ln961') [142]  (0.278 ns)
	'add' operation ('m') [145]  (1.15 ns)
	'select' operation ('tmp_uniform') [155]  (0.411 ns)
	'dsub' operation ('tmp', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:449->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [176]  (31.3 ns)
	'select' operation ('tmp', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [179]  (0.411 ns)

 <State 3>: 38.6ns
The critical path consists of the following:
	'load' operation ('lhs.V', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:740) on array 'rngMT19937ICN_uniformRNG_mt_even_0_V' [88]  (1.2 ns)
	'xor' operation ('ret') [309]  (0.227 ns)
	'xor' operation ('pre_result.V') [325]  (0.21 ns)
	'xor' operation ('pre_result.V') [336]  (0.21 ns)
	'xor' operation ('pre_result.V') [341]  (0.21 ns)
	'xor' operation ('pre_result.V') [344]  (0.21 ns)
	'cttz' operation ('l') [347]  (0 ns)
	'sub' operation ('sub_ln947_1') [349]  (0.88 ns)
	'add' operation ('lsb_index') [350]  (0.88 ns)
	'shl' operation ('shl_ln952_1') [358]  (0 ns)
	'or' operation ('or_ln952') [359]  (0 ns)
	'and' operation ('and_ln952_2') [360]  (0 ns)
	'icmp' operation ('icmp_ln952_1') [361]  (1.05 ns)
	'select' operation ('select_ln949_1') [370]  (0 ns)
	'select' operation ('select_ln961_2') [374]  (0.278 ns)
	'add' operation ('m') [377]  (1.15 ns)
	'select' operation ('select_ln968_1') [383]  (0 ns)
	'select' operation ('tmp_uniform') [387]  (0.411 ns)
	'dsub' operation ('tmp', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:449->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [408]  (31.3 ns)
	'select' operation ('tmp', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [411]  (0.411 ns)

 <State 4>: 37.6ns
The critical path consists of the following:
	'dlog' operation ('t1', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [181]  (37.6 ns)

 <State 5>: 37.6ns
The critical path consists of the following:
	'dlog' operation ('t1', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [413]  (37.6 ns)

 <State 6>: 40.7ns
The critical path consists of the following:
	'xor' operation ('xor_ln456', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:456->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [189]  (0.289 ns)
	'dsqrt' operation ('z', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [191]  (40.4 ns)

 <State 7>: 40.4ns
The critical path consists of the following:
	'dsqrt' operation ('z', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [191]  (40.4 ns)

 <State 8>: 40.8ns
The critical path consists of the following:
	'dsqrt' operation ('z', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [191]  (40.4 ns)
	'select' operation ('z', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [192]  (0.411 ns)

 <State 9>: 40.8ns
The critical path consists of the following:
	'dsqrt' operation ('z', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [423]  (40.4 ns)
	'select' operation ('z', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [424]  (0.411 ns)

 <State 10>: 36.5ns
The critical path consists of the following:
	'select' operation ('p1', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [426]  (0.411 ns)
	'dmul' operation ('t4', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:490->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [437]  (36 ns)

 <State 11>: 36ns
The critical path consists of the following:
	'dmul' operation ('t6', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:494->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [213]  (36 ns)

 <State 12>: 36ns
The critical path consists of the following:
	'dmul' operation ('t6', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:494->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [445]  (36 ns)

 <State 13>: 36ns
The critical path consists of the following:
	'dmul' operation ('t8', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:498->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [221]  (36 ns)

 <State 14>: 36ns
The critical path consists of the following:
	'dmul' operation ('t8', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:498->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [453]  (36 ns)

 <State 15>: 36ns
The critical path consists of the following:
	'dmul' operation ('t10', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:502->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [229]  (36 ns)

 <State 16>: 36ns
The critical path consists of the following:
	'dmul' operation ('t10', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:502->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [461]  (36 ns)

 <State 17>: 36ns
The critical path consists of the following:
	'dmul' operation ('t12', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:506->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [237]  (36 ns)

 <State 18>: 36ns
The critical path consists of the following:
	'dmul' operation ('t12', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:506->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [469]  (36 ns)

 <State 19>: 36.5ns
The critical path consists of the following:
	'dmul' operation ('f1', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:511->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [245]  (36 ns)
	'select' operation ('f1', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [248]  (0.411 ns)

 <State 20>: 36.5ns
The critical path consists of the following:
	'dmul' operation ('f1', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:511->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [477]  (36 ns)
	'select' operation ('f1', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [480]  (0.411 ns)

 <State 21>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [290]  (26.2 ns)

 <State 22>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [290]  (26.2 ns)

 <State 23>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [290]  (26.2 ns)

 <State 24>: 26.6ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [290]  (26.2 ns)
	'select' operation ('result', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [295]  (0.411 ns)

 <State 25>: 26.6ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:539->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [522]  (26.2 ns)
	'select' operation ('result', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:443->/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:1161) [527]  (0.411 ns)

 <State 26>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('div', Rayleigh.cpp:30) [296]  (26.2 ns)

 <State 27>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('div', Rayleigh.cpp:30) [296]  (26.2 ns)

 <State 28>: 26.2ns
The critical path consists of the following:
	'ddiv' operation ('div', Rayleigh.cpp:30) [296]  (26.2 ns)

 <State 29>: 26.9ns
The critical path consists of the following:
	'ddiv' operation ('div', Rayleigh.cpp:30) [296]  (26.2 ns)
	'store' operation ('store_ln30', Rayleigh.cpp:30) of variable 'div', Rayleigh.cpp:30 on array 'Hr' [297]  (0.714 ns)

 <State 30>: 26.9ns
The critical path consists of the following:
	'ddiv' operation ('div7', Rayleigh.cpp:31) [528]  (26.2 ns)
	'store' operation ('store_ln31', Rayleigh.cpp:31) of variable 'div7', Rayleigh.cpp:31 on array 'Hi' [529]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
