library verilog;
use verilog.vl_types.all;
entity Binary_To_Common_Anode_7Segment is
    port(
        D               : in     vl_logic_vector(3 downto 0);
        Output          : out    vl_logic_vector(6 downto 0)
    );
end Binary_To_Common_Anode_7Segment;
