{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618520224393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618520224398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 22:57:04 2021 " "Processing started: Thu Apr 15 22:57:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618520224398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520224398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_16X2 -c LCD_16X2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_16X2 -c LCD_16X2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520224398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618520224701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618520224701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsubtractor.vhd 3 1 " "Found 3 design units, including 1 entities, in source file halfsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfsubtractor-main " "Found design unit 1: halfsubtractor-main" {  } { { "halfsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/halfsubtractor.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234093 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 halfsubtractor_package " "Found design unit 2: halfsubtractor_package" {  } { { "halfsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/halfsubtractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234093 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfsubtractor " "Found entity 1: halfsubtractor" {  } { { "halfsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/halfsubtractor.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fullsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullsubtractor-main " "Found design unit 1: fullsubtractor-main" {  } { { "fullsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/fullsubtractor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234099 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fullsubtractor_package " "Found design unit 2: fullsubtractor_package" {  } { { "fullsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/fullsubtractor.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234099 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullsubtractor " "Found entity 1: fullsubtractor" {  } { { "fullsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/fullsubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor3b.vhd 3 1 " "Found 3 design units, including 1 entities, in source file subtractor3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor3b-main " "Found design unit 1: subtractor3b-main" {  } { { "subtractor3b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/subtractor3b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234103 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 subtractor3b_package " "Found design unit 2: subtractor3b_package" {  } { { "subtractor3b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/subtractor3b.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234103 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor3b " "Found entity 1: subtractor3b" {  } { { "subtractor3b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/subtractor3b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder3b.vhd 3 1 " "Found 3 design units, including 1 entities, in source file adder3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder3b-main " "Found design unit 1: adder3b-main" {  } { { "adder3b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/adder3b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234105 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder3b_package " "Found design unit 2: adder3b_package" {  } { { "adder3b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/adder3b.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234105 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder3b " "Found entity 1: adder3b" {  } { { "adder3b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/adder3b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-main " "Found design unit 1: halfadder-main" {  } { { "halfadder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/halfadder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234106 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 halfadder_package " "Found design unit 2: halfadder_package" {  } { { "halfadder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/halfadder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234106 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/halfadder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-main " "Found design unit 1: fulladder-main" {  } { { "fulladder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/fulladder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234108 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fulladder_package " "Found design unit 2: fulladder_package" {  } { { "fulladder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/fulladder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234108 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-main " "Found design unit 1: alu-main" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_package " "Found design unit 2: alu_package" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/alu.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234111 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 3 1 " "Found 3 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavioral " "Found design unit 1: clk_div-behavioral" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/clk_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234113 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk_div_package " "Found design unit 2: clk_div_package" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/clk_div.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234113 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/clk_div.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytoascii.vhd 3 1 " "Found 3 design units, including 1 entities, in source file keytoascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyToASCII-arch " "Found design unit 1: KeyToASCII-arch" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/KeyToASCII.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234115 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 KeyToASCII_package " "Found design unit 2: KeyToASCII_package" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/KeyToASCII.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234115 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyToASCII " "Found entity 1: KeyToASCII" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/KeyToASCII.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd16x2_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd16x2_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd16x2_ctrl-rtl " "Found design unit 1: lcd16x2_ctrl-rtl" {  } { { "lcd16x2_ctrl.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/lcd16x2_ctrl.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234117 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd16x2_ctrl " "Found entity 1: lcd16x2_ctrl" {  } { { "lcd16x2_ctrl.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/lcd16x2_ctrl.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcu_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcu_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcu_main-behavior " "Found design unit 1: calcu_main-behavior" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234119 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcu_main " "Found entity 1: calcu_main" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_in.vhd 3 1 " "Found 3 design units, including 1 entities, in source file keyboard_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_in-arch " "Found design unit 1: keyboard_in-arch" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/keyboard_in.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 keyboard_in_package " "Found design unit 2: keyboard_in_package" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/keyboard_in.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234121 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_in " "Found entity 1: keyboard_in" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/keyboard_in.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asciitobin.vhd 3 1 " "Found 3 design units, including 1 entities, in source file asciitobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASCIIToBin-arch " "Found design unit 1: ASCIIToBin-arch" {  } { { "ASCIIToBin.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/ASCIIToBin.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234122 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ASCIIToBin_package " "Found design unit 2: ASCIIToBin_package" {  } { { "ASCIIToBin.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/ASCIIToBin.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234122 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASCIIToBin " "Found entity 1: ASCIIToBin" {  } { { "ASCIIToBin.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/ASCIIToBin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618520234122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calcu_main " "Elaborating entity \"calcu_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618520234157 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset calcu_main.vhd(103) " "VHDL Process Statement warning at calcu_main.vhd(103): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234160 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(117) " "VHDL Process Statement warning at calcu_main.vhd(117): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234160 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato1 calcu_main.vhd(136) " "VHDL Process Statement warning at calcu_main.vhd(136): signal \"dato1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234161 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(151) " "VHDL Process Statement warning at calcu_main.vhd(151): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234161 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 calcu_main.vhd(153) " "VHDL Process Statement warning at calcu_main.vhd(153): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234161 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 calcu_main.vhd(154) " "VHDL Process Statement warning at calcu_main.vhd(154): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234161 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(192) " "VHDL Process Statement warning at calcu_main.vhd(192): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234161 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 calcu_main.vhd(194) " "VHDL Process Statement warning at calcu_main.vhd(194): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234161 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 calcu_main.vhd(195) " "VHDL Process Statement warning at calcu_main.vhd(195): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234161 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(204) " "VHDL Process Statement warning at calcu_main.vhd(204): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234161 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato1 calcu_main.vhd(223) " "VHDL Process Statement warning at calcu_main.vhd(223): signal \"dato1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234161 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operador calcu_main.vhd(225) " "VHDL Process Statement warning at calcu_main.vhd(225): signal \"operador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234161 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(238) " "VHDL Process Statement warning at calcu_main.vhd(238): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234162 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 calcu_main.vhd(240) " "VHDL Process Statement warning at calcu_main.vhd(240): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234162 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 calcu_main.vhd(241) " "VHDL Process Statement warning at calcu_main.vhd(241): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234162 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato1 calcu_main.vhd(264) " "VHDL Process Statement warning at calcu_main.vhd(264): signal \"dato1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234162 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(279) " "VHDL Process Statement warning at calcu_main.vhd(279): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234162 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 calcu_main.vhd(281) " "VHDL Process Statement warning at calcu_main.vhd(281): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234162 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 calcu_main.vhd(282) " "VHDL Process Statement warning at calcu_main.vhd(282): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234162 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(291) " "VHDL Process Statement warning at calcu_main.vhd(291): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234162 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato1 calcu_main.vhd(310) " "VHDL Process Statement warning at calcu_main.vhd(310): signal \"dato1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234162 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operador calcu_main.vhd(312) " "VHDL Process Statement warning at calcu_main.vhd(312): signal \"operador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234163 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato2 calcu_main.vhd(314) " "VHDL Process Statement warning at calcu_main.vhd(314): signal \"dato2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234163 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(325) " "VHDL Process Statement warning at calcu_main.vhd(325): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234163 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 calcu_main.vhd(328) " "VHDL Process Statement warning at calcu_main.vhd(328): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234163 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 calcu_main.vhd(329) " "VHDL Process Statement warning at calcu_main.vhd(329): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234163 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato1 calcu_main.vhd(351) " "VHDL Process Statement warning at calcu_main.vhd(351): signal \"dato1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234163 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operador calcu_main.vhd(353) " "VHDL Process Statement warning at calcu_main.vhd(353): signal \"operador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234163 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(366) " "VHDL Process Statement warning at calcu_main.vhd(366): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234163 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 calcu_main.vhd(369) " "VHDL Process Statement warning at calcu_main.vhd(369): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234163 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 calcu_main.vhd(370) " "VHDL Process Statement warning at calcu_main.vhd(370): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234163 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato1 calcu_main.vhd(398) " "VHDL Process Statement warning at calcu_main.vhd(398): signal \"dato1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234164 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operador calcu_main.vhd(400) " "VHDL Process Statement warning at calcu_main.vhd(400): signal \"operador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 400 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234164 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato2 calcu_main.vhd(402) " "VHDL Process Statement warning at calcu_main.vhd(402): signal \"dato2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234164 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solucion calcu_main.vhd(406) " "VHDL Process Statement warning at calcu_main.vhd(406): signal \"solucion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234164 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solucion calcu_main.vhd(409) " "VHDL Process Statement warning at calcu_main.vhd(409): signal \"solucion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234164 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solucion calcu_main.vhd(410) " "VHDL Process Statement warning at calcu_main.vhd(410): signal \"solucion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234164 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operador calcu_main.vhd(410) " "VHDL Process Statement warning at calcu_main.vhd(410): signal \"operador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234164 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solucion calcu_main.vhd(413) " "VHDL Process Statement warning at calcu_main.vhd(413): signal \"solucion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234164 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solucion calcu_main.vhd(417) " "VHDL Process Statement warning at calcu_main.vhd(417): signal \"solucion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234164 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line1 calcu_main.vhd(429) " "VHDL Process Statement warning at calcu_main.vhd(429): signal \"line1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234164 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line2 calcu_main.vhd(430) " "VHDL Process Statement warning at calcu_main.vhd(430): signal \"line2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234164 "|calcu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_out calcu_main.vhd(470) " "VHDL Process Statement warning at calcu_main.vhd(470): signal \"key_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234165 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dato1 calcu_main.vhd(110) " "VHDL Process Statement warning at calcu_main.vhd(110): inferring latch(es) for signal or variable \"dato1\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618520234167 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "line1 calcu_main.vhd(110) " "VHDL Process Statement warning at calcu_main.vhd(110): inferring latch(es) for signal or variable \"line1\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618520234167 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "line2 calcu_main.vhd(110) " "VHDL Process Statement warning at calcu_main.vhd(110): inferring latch(es) for signal or variable \"line2\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618520234167 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "line1_buffer calcu_main.vhd(110) " "VHDL Process Statement warning at calcu_main.vhd(110): inferring latch(es) for signal or variable \"line1_buffer\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618520234168 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "line2_buffer calcu_main.vhd(110) " "VHDL Process Statement warning at calcu_main.vhd(110): inferring latch(es) for signal or variable \"line2_buffer\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618520234168 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "operador calcu_main.vhd(110) " "VHDL Process Statement warning at calcu_main.vhd(110): inferring latch(es) for signal or variable \"operador\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618520234168 "|calcu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dato2 calcu_main.vhd(110) " "VHDL Process Statement warning at calcu_main.vhd(110): inferring latch(es) for signal or variable \"dato2\", which holds its previous value in one or more paths through the process" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618520234168 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[0\] calcu_main.vhd(110) " "Inferred latch for \"dato2\[0\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[1\] calcu_main.vhd(110) " "Inferred latch for \"dato2\[1\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[2\] calcu_main.vhd(110) " "Inferred latch for \"dato2\[2\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[3\] calcu_main.vhd(110) " "Inferred latch for \"dato2\[3\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[4\] calcu_main.vhd(110) " "Inferred latch for \"dato2\[4\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[5\] calcu_main.vhd(110) " "Inferred latch for \"dato2\[5\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[6\] calcu_main.vhd(110) " "Inferred latch for \"dato2\[6\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[7\] calcu_main.vhd(110) " "Inferred latch for \"dato2\[7\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[0\] calcu_main.vhd(110) " "Inferred latch for \"operador\[0\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[1\] calcu_main.vhd(110) " "Inferred latch for \"operador\[1\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[2\] calcu_main.vhd(110) " "Inferred latch for \"operador\[2\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[3\] calcu_main.vhd(110) " "Inferred latch for \"operador\[3\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[4\] calcu_main.vhd(110) " "Inferred latch for \"operador\[4\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[5\] calcu_main.vhd(110) " "Inferred latch for \"operador\[5\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[6\] calcu_main.vhd(110) " "Inferred latch for \"operador\[6\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operador\[7\] calcu_main.vhd(110) " "Inferred latch for \"operador\[7\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234173 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[0\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[0\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[1\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[1\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[2\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[2\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[3\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[3\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[4\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[4\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[5\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[5\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[6\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[6\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[7\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[7\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[8\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[8\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[9\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[9\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[10\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[10\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[11\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[11\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[12\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[12\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[13\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[13\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[14\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[14\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[15\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[15\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[16\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[16\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234174 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[17\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[17\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[18\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[18\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[19\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[19\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[20\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[20\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[21\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[21\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[22\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[22\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[23\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[23\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[24\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[24\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[25\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[25\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[26\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[26\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[27\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[27\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[28\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[28\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[29\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[29\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[30\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[30\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[31\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[31\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[32\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[32\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234175 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[33\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[33\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[34\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[34\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[35\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[35\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[36\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[36\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[37\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[37\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[38\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[38\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[39\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[39\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[40\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[40\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[41\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[41\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[42\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[42\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[43\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[43\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[44\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[44\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[45\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[45\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[46\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[46\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[47\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[47\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[48\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[48\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[49\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[49\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[50\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[50\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234176 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[51\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[51\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[52\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[52\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[53\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[53\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[54\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[54\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[55\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[55\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[56\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[56\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[57\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[57\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[58\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[58\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[59\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[59\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[60\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[60\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[61\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[61\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[62\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[62\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[63\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[63\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[64\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[64\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[65\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[65\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[66\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[66\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[67\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[67\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[68\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[68\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234177 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[69\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[69\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[70\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[70\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[71\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[71\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[72\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[72\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[73\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[73\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[74\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[74\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[75\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[75\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[76\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[76\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[77\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[77\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[78\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[78\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[79\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[79\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[80\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[80\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[81\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[81\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[82\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[82\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[83\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[83\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[84\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[84\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[85\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[85\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[86\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[86\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234178 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[87\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[87\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[88\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[88\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[89\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[89\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[90\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[90\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[91\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[91\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[92\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[92\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[93\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[93\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[94\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[94\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[95\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[95\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[96\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[96\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[97\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[97\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[98\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[98\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[99\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[99\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[100\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[100\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[101\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[101\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[102\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[102\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[103\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[103\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[104\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[104\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234179 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[105\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[105\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[106\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[106\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[107\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[107\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[108\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[108\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[109\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[109\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[110\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[110\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[111\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[111\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[112\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[112\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[113\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[113\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[114\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[114\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[115\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[115\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[116\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[116\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[117\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[117\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[118\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[118\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[119\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[119\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[120\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[120\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[121\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[121\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[122\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[122\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234180 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[123\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[123\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[124\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[124\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[125\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[125\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[126\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[126\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2_buffer\[127\] calcu_main.vhd(110) " "Inferred latch for \"line2_buffer\[127\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[0\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[0\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[1\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[1\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[2\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[2\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[3\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[3\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[4\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[4\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234181 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[5\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[5\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[6\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[6\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[7\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[7\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[8\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[8\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[9\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[9\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[10\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[10\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[11\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[11\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[12\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[12\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[13\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[13\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[14\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[14\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[15\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[15\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[16\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[16\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[17\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[17\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[18\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[18\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[19\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[19\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[20\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[20\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[21\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[21\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[22\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[22\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234182 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[23\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[23\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[24\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[24\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[25\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[25\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[26\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[26\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[27\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[27\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[28\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[28\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[29\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[29\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[30\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[30\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[31\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[31\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[32\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[32\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[33\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[33\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[34\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[34\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[35\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[35\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[36\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[36\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[37\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[37\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[38\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[38\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[39\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[39\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234183 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[40\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[40\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[41\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[41\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[42\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[42\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[43\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[43\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[44\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[44\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[45\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[45\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[46\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[46\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[47\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[47\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[48\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[48\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[49\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[49\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[50\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[50\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[51\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[51\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[52\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[52\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[53\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[53\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[54\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[54\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[55\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[55\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[56\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[56\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234184 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[57\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[57\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[58\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[58\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[59\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[59\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[60\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[60\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[61\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[61\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[62\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[62\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[63\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[63\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[64\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[64\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[65\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[65\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[66\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[66\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[67\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[67\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[68\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[68\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[69\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[69\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234185 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[70\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[70\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[71\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[71\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[72\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[72\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[73\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[73\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[74\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[74\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[75\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[75\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[76\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[76\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[77\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[77\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[78\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[78\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[79\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[79\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[80\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[80\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[81\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[81\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[82\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[82\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[83\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[83\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[84\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[84\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[85\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[85\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[86\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[86\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234186 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[87\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[87\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[88\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[88\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[89\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[89\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[90\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[90\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[91\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[91\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[92\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[92\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[93\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[93\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[94\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[94\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[95\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[95\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[96\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[96\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[97\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[97\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[98\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[98\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[99\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[99\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[100\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[100\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[101\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[101\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[102\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[102\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234187 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[103\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[103\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[104\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[104\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[105\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[105\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[106\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[106\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[107\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[107\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[108\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[108\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[109\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[109\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[110\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[110\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[111\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[111\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[112\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[112\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[113\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[113\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[114\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[114\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[115\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[115\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[116\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[116\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[117\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[117\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[118\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[118\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[119\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[119\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234188 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[120\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[120\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[121\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[121\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[122\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[122\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[123\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[123\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[124\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[124\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[125\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[125\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[126\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[126\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1_buffer\[127\] calcu_main.vhd(110) " "Inferred latch for \"line1_buffer\[127\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[0\] calcu_main.vhd(110) " "Inferred latch for \"line2\[0\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[1\] calcu_main.vhd(110) " "Inferred latch for \"line2\[1\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[2\] calcu_main.vhd(110) " "Inferred latch for \"line2\[2\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[3\] calcu_main.vhd(110) " "Inferred latch for \"line2\[3\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[4\] calcu_main.vhd(110) " "Inferred latch for \"line2\[4\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[5\] calcu_main.vhd(110) " "Inferred latch for \"line2\[5\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[6\] calcu_main.vhd(110) " "Inferred latch for \"line2\[6\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[7\] calcu_main.vhd(110) " "Inferred latch for \"line2\[7\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[8\] calcu_main.vhd(110) " "Inferred latch for \"line2\[8\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234189 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[9\] calcu_main.vhd(110) " "Inferred latch for \"line2\[9\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[10\] calcu_main.vhd(110) " "Inferred latch for \"line2\[10\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[11\] calcu_main.vhd(110) " "Inferred latch for \"line2\[11\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[12\] calcu_main.vhd(110) " "Inferred latch for \"line2\[12\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[13\] calcu_main.vhd(110) " "Inferred latch for \"line2\[13\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[14\] calcu_main.vhd(110) " "Inferred latch for \"line2\[14\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[15\] calcu_main.vhd(110) " "Inferred latch for \"line2\[15\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[16\] calcu_main.vhd(110) " "Inferred latch for \"line2\[16\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[17\] calcu_main.vhd(110) " "Inferred latch for \"line2\[17\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[18\] calcu_main.vhd(110) " "Inferred latch for \"line2\[18\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[19\] calcu_main.vhd(110) " "Inferred latch for \"line2\[19\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[20\] calcu_main.vhd(110) " "Inferred latch for \"line2\[20\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[21\] calcu_main.vhd(110) " "Inferred latch for \"line2\[21\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[22\] calcu_main.vhd(110) " "Inferred latch for \"line2\[22\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[23\] calcu_main.vhd(110) " "Inferred latch for \"line2\[23\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[24\] calcu_main.vhd(110) " "Inferred latch for \"line2\[24\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[25\] calcu_main.vhd(110) " "Inferred latch for \"line2\[25\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[26\] calcu_main.vhd(110) " "Inferred latch for \"line2\[26\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234190 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[27\] calcu_main.vhd(110) " "Inferred latch for \"line2\[27\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[28\] calcu_main.vhd(110) " "Inferred latch for \"line2\[28\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[29\] calcu_main.vhd(110) " "Inferred latch for \"line2\[29\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[30\] calcu_main.vhd(110) " "Inferred latch for \"line2\[30\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[31\] calcu_main.vhd(110) " "Inferred latch for \"line2\[31\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[32\] calcu_main.vhd(110) " "Inferred latch for \"line2\[32\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[33\] calcu_main.vhd(110) " "Inferred latch for \"line2\[33\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[34\] calcu_main.vhd(110) " "Inferred latch for \"line2\[34\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[35\] calcu_main.vhd(110) " "Inferred latch for \"line2\[35\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[36\] calcu_main.vhd(110) " "Inferred latch for \"line2\[36\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[37\] calcu_main.vhd(110) " "Inferred latch for \"line2\[37\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[38\] calcu_main.vhd(110) " "Inferred latch for \"line2\[38\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[39\] calcu_main.vhd(110) " "Inferred latch for \"line2\[39\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[40\] calcu_main.vhd(110) " "Inferred latch for \"line2\[40\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[41\] calcu_main.vhd(110) " "Inferred latch for \"line2\[41\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[42\] calcu_main.vhd(110) " "Inferred latch for \"line2\[42\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[43\] calcu_main.vhd(110) " "Inferred latch for \"line2\[43\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[44\] calcu_main.vhd(110) " "Inferred latch for \"line2\[44\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234191 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[45\] calcu_main.vhd(110) " "Inferred latch for \"line2\[45\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[46\] calcu_main.vhd(110) " "Inferred latch for \"line2\[46\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[47\] calcu_main.vhd(110) " "Inferred latch for \"line2\[47\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[48\] calcu_main.vhd(110) " "Inferred latch for \"line2\[48\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[49\] calcu_main.vhd(110) " "Inferred latch for \"line2\[49\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[50\] calcu_main.vhd(110) " "Inferred latch for \"line2\[50\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[51\] calcu_main.vhd(110) " "Inferred latch for \"line2\[51\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[52\] calcu_main.vhd(110) " "Inferred latch for \"line2\[52\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[53\] calcu_main.vhd(110) " "Inferred latch for \"line2\[53\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[54\] calcu_main.vhd(110) " "Inferred latch for \"line2\[54\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[55\] calcu_main.vhd(110) " "Inferred latch for \"line2\[55\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[56\] calcu_main.vhd(110) " "Inferred latch for \"line2\[56\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[57\] calcu_main.vhd(110) " "Inferred latch for \"line2\[57\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[58\] calcu_main.vhd(110) " "Inferred latch for \"line2\[58\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[59\] calcu_main.vhd(110) " "Inferred latch for \"line2\[59\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234192 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[60\] calcu_main.vhd(110) " "Inferred latch for \"line2\[60\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[61\] calcu_main.vhd(110) " "Inferred latch for \"line2\[61\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[62\] calcu_main.vhd(110) " "Inferred latch for \"line2\[62\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[63\] calcu_main.vhd(110) " "Inferred latch for \"line2\[63\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[64\] calcu_main.vhd(110) " "Inferred latch for \"line2\[64\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[65\] calcu_main.vhd(110) " "Inferred latch for \"line2\[65\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[66\] calcu_main.vhd(110) " "Inferred latch for \"line2\[66\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[67\] calcu_main.vhd(110) " "Inferred latch for \"line2\[67\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[68\] calcu_main.vhd(110) " "Inferred latch for \"line2\[68\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[69\] calcu_main.vhd(110) " "Inferred latch for \"line2\[69\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[70\] calcu_main.vhd(110) " "Inferred latch for \"line2\[70\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[71\] calcu_main.vhd(110) " "Inferred latch for \"line2\[71\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[72\] calcu_main.vhd(110) " "Inferred latch for \"line2\[72\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[73\] calcu_main.vhd(110) " "Inferred latch for \"line2\[73\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[74\] calcu_main.vhd(110) " "Inferred latch for \"line2\[74\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[75\] calcu_main.vhd(110) " "Inferred latch for \"line2\[75\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[76\] calcu_main.vhd(110) " "Inferred latch for \"line2\[76\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234193 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[77\] calcu_main.vhd(110) " "Inferred latch for \"line2\[77\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[78\] calcu_main.vhd(110) " "Inferred latch for \"line2\[78\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[79\] calcu_main.vhd(110) " "Inferred latch for \"line2\[79\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[80\] calcu_main.vhd(110) " "Inferred latch for \"line2\[80\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[81\] calcu_main.vhd(110) " "Inferred latch for \"line2\[81\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[82\] calcu_main.vhd(110) " "Inferred latch for \"line2\[82\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[83\] calcu_main.vhd(110) " "Inferred latch for \"line2\[83\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[84\] calcu_main.vhd(110) " "Inferred latch for \"line2\[84\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[85\] calcu_main.vhd(110) " "Inferred latch for \"line2\[85\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[86\] calcu_main.vhd(110) " "Inferred latch for \"line2\[86\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[87\] calcu_main.vhd(110) " "Inferred latch for \"line2\[87\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[88\] calcu_main.vhd(110) " "Inferred latch for \"line2\[88\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[89\] calcu_main.vhd(110) " "Inferred latch for \"line2\[89\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[90\] calcu_main.vhd(110) " "Inferred latch for \"line2\[90\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[91\] calcu_main.vhd(110) " "Inferred latch for \"line2\[91\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[92\] calcu_main.vhd(110) " "Inferred latch for \"line2\[92\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[93\] calcu_main.vhd(110) " "Inferred latch for \"line2\[93\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234194 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[94\] calcu_main.vhd(110) " "Inferred latch for \"line2\[94\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[95\] calcu_main.vhd(110) " "Inferred latch for \"line2\[95\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[96\] calcu_main.vhd(110) " "Inferred latch for \"line2\[96\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[97\] calcu_main.vhd(110) " "Inferred latch for \"line2\[97\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[98\] calcu_main.vhd(110) " "Inferred latch for \"line2\[98\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[99\] calcu_main.vhd(110) " "Inferred latch for \"line2\[99\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[100\] calcu_main.vhd(110) " "Inferred latch for \"line2\[100\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[101\] calcu_main.vhd(110) " "Inferred latch for \"line2\[101\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[102\] calcu_main.vhd(110) " "Inferred latch for \"line2\[102\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[103\] calcu_main.vhd(110) " "Inferred latch for \"line2\[103\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[104\] calcu_main.vhd(110) " "Inferred latch for \"line2\[104\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[105\] calcu_main.vhd(110) " "Inferred latch for \"line2\[105\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[106\] calcu_main.vhd(110) " "Inferred latch for \"line2\[106\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[107\] calcu_main.vhd(110) " "Inferred latch for \"line2\[107\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[108\] calcu_main.vhd(110) " "Inferred latch for \"line2\[108\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[109\] calcu_main.vhd(110) " "Inferred latch for \"line2\[109\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234195 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[110\] calcu_main.vhd(110) " "Inferred latch for \"line2\[110\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[111\] calcu_main.vhd(110) " "Inferred latch for \"line2\[111\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[112\] calcu_main.vhd(110) " "Inferred latch for \"line2\[112\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[113\] calcu_main.vhd(110) " "Inferred latch for \"line2\[113\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[114\] calcu_main.vhd(110) " "Inferred latch for \"line2\[114\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[115\] calcu_main.vhd(110) " "Inferred latch for \"line2\[115\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[116\] calcu_main.vhd(110) " "Inferred latch for \"line2\[116\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[117\] calcu_main.vhd(110) " "Inferred latch for \"line2\[117\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[118\] calcu_main.vhd(110) " "Inferred latch for \"line2\[118\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[119\] calcu_main.vhd(110) " "Inferred latch for \"line2\[119\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[120\] calcu_main.vhd(110) " "Inferred latch for \"line2\[120\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[121\] calcu_main.vhd(110) " "Inferred latch for \"line2\[121\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[122\] calcu_main.vhd(110) " "Inferred latch for \"line2\[122\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[123\] calcu_main.vhd(110) " "Inferred latch for \"line2\[123\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[124\] calcu_main.vhd(110) " "Inferred latch for \"line2\[124\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234196 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[125\] calcu_main.vhd(110) " "Inferred latch for \"line2\[125\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[126\] calcu_main.vhd(110) " "Inferred latch for \"line2\[126\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line2\[127\] calcu_main.vhd(110) " "Inferred latch for \"line2\[127\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[0\] calcu_main.vhd(110) " "Inferred latch for \"line1\[0\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[1\] calcu_main.vhd(110) " "Inferred latch for \"line1\[1\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[2\] calcu_main.vhd(110) " "Inferred latch for \"line1\[2\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[3\] calcu_main.vhd(110) " "Inferred latch for \"line1\[3\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[4\] calcu_main.vhd(110) " "Inferred latch for \"line1\[4\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[5\] calcu_main.vhd(110) " "Inferred latch for \"line1\[5\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[6\] calcu_main.vhd(110) " "Inferred latch for \"line1\[6\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[7\] calcu_main.vhd(110) " "Inferred latch for \"line1\[7\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[8\] calcu_main.vhd(110) " "Inferred latch for \"line1\[8\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[9\] calcu_main.vhd(110) " "Inferred latch for \"line1\[9\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[10\] calcu_main.vhd(110) " "Inferred latch for \"line1\[10\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[11\] calcu_main.vhd(110) " "Inferred latch for \"line1\[11\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[12\] calcu_main.vhd(110) " "Inferred latch for \"line1\[12\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234197 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[13\] calcu_main.vhd(110) " "Inferred latch for \"line1\[13\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[14\] calcu_main.vhd(110) " "Inferred latch for \"line1\[14\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[15\] calcu_main.vhd(110) " "Inferred latch for \"line1\[15\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[16\] calcu_main.vhd(110) " "Inferred latch for \"line1\[16\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[17\] calcu_main.vhd(110) " "Inferred latch for \"line1\[17\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[18\] calcu_main.vhd(110) " "Inferred latch for \"line1\[18\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[19\] calcu_main.vhd(110) " "Inferred latch for \"line1\[19\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[20\] calcu_main.vhd(110) " "Inferred latch for \"line1\[20\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[21\] calcu_main.vhd(110) " "Inferred latch for \"line1\[21\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[22\] calcu_main.vhd(110) " "Inferred latch for \"line1\[22\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[23\] calcu_main.vhd(110) " "Inferred latch for \"line1\[23\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[24\] calcu_main.vhd(110) " "Inferred latch for \"line1\[24\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[25\] calcu_main.vhd(110) " "Inferred latch for \"line1\[25\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[26\] calcu_main.vhd(110) " "Inferred latch for \"line1\[26\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[27\] calcu_main.vhd(110) " "Inferred latch for \"line1\[27\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[28\] calcu_main.vhd(110) " "Inferred latch for \"line1\[28\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[29\] calcu_main.vhd(110) " "Inferred latch for \"line1\[29\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234198 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[30\] calcu_main.vhd(110) " "Inferred latch for \"line1\[30\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[31\] calcu_main.vhd(110) " "Inferred latch for \"line1\[31\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[32\] calcu_main.vhd(110) " "Inferred latch for \"line1\[32\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[33\] calcu_main.vhd(110) " "Inferred latch for \"line1\[33\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[34\] calcu_main.vhd(110) " "Inferred latch for \"line1\[34\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[35\] calcu_main.vhd(110) " "Inferred latch for \"line1\[35\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[36\] calcu_main.vhd(110) " "Inferred latch for \"line1\[36\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[37\] calcu_main.vhd(110) " "Inferred latch for \"line1\[37\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[38\] calcu_main.vhd(110) " "Inferred latch for \"line1\[38\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[39\] calcu_main.vhd(110) " "Inferred latch for \"line1\[39\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[40\] calcu_main.vhd(110) " "Inferred latch for \"line1\[40\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[41\] calcu_main.vhd(110) " "Inferred latch for \"line1\[41\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[42\] calcu_main.vhd(110) " "Inferred latch for \"line1\[42\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[43\] calcu_main.vhd(110) " "Inferred latch for \"line1\[43\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[44\] calcu_main.vhd(110) " "Inferred latch for \"line1\[44\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234199 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[45\] calcu_main.vhd(110) " "Inferred latch for \"line1\[45\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[46\] calcu_main.vhd(110) " "Inferred latch for \"line1\[46\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[47\] calcu_main.vhd(110) " "Inferred latch for \"line1\[47\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[48\] calcu_main.vhd(110) " "Inferred latch for \"line1\[48\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[49\] calcu_main.vhd(110) " "Inferred latch for \"line1\[49\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[50\] calcu_main.vhd(110) " "Inferred latch for \"line1\[50\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[51\] calcu_main.vhd(110) " "Inferred latch for \"line1\[51\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[52\] calcu_main.vhd(110) " "Inferred latch for \"line1\[52\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[53\] calcu_main.vhd(110) " "Inferred latch for \"line1\[53\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[54\] calcu_main.vhd(110) " "Inferred latch for \"line1\[54\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[55\] calcu_main.vhd(110) " "Inferred latch for \"line1\[55\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[56\] calcu_main.vhd(110) " "Inferred latch for \"line1\[56\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[57\] calcu_main.vhd(110) " "Inferred latch for \"line1\[57\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[58\] calcu_main.vhd(110) " "Inferred latch for \"line1\[58\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[59\] calcu_main.vhd(110) " "Inferred latch for \"line1\[59\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[60\] calcu_main.vhd(110) " "Inferred latch for \"line1\[60\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234200 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[61\] calcu_main.vhd(110) " "Inferred latch for \"line1\[61\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[62\] calcu_main.vhd(110) " "Inferred latch for \"line1\[62\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[63\] calcu_main.vhd(110) " "Inferred latch for \"line1\[63\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[64\] calcu_main.vhd(110) " "Inferred latch for \"line1\[64\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[65\] calcu_main.vhd(110) " "Inferred latch for \"line1\[65\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[66\] calcu_main.vhd(110) " "Inferred latch for \"line1\[66\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[67\] calcu_main.vhd(110) " "Inferred latch for \"line1\[67\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[68\] calcu_main.vhd(110) " "Inferred latch for \"line1\[68\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[69\] calcu_main.vhd(110) " "Inferred latch for \"line1\[69\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[70\] calcu_main.vhd(110) " "Inferred latch for \"line1\[70\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[71\] calcu_main.vhd(110) " "Inferred latch for \"line1\[71\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[72\] calcu_main.vhd(110) " "Inferred latch for \"line1\[72\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[73\] calcu_main.vhd(110) " "Inferred latch for \"line1\[73\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[74\] calcu_main.vhd(110) " "Inferred latch for \"line1\[74\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[75\] calcu_main.vhd(110) " "Inferred latch for \"line1\[75\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[76\] calcu_main.vhd(110) " "Inferred latch for \"line1\[76\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234201 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[77\] calcu_main.vhd(110) " "Inferred latch for \"line1\[77\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[78\] calcu_main.vhd(110) " "Inferred latch for \"line1\[78\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[79\] calcu_main.vhd(110) " "Inferred latch for \"line1\[79\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[80\] calcu_main.vhd(110) " "Inferred latch for \"line1\[80\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[81\] calcu_main.vhd(110) " "Inferred latch for \"line1\[81\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[82\] calcu_main.vhd(110) " "Inferred latch for \"line1\[82\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[83\] calcu_main.vhd(110) " "Inferred latch for \"line1\[83\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[84\] calcu_main.vhd(110) " "Inferred latch for \"line1\[84\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[85\] calcu_main.vhd(110) " "Inferred latch for \"line1\[85\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[86\] calcu_main.vhd(110) " "Inferred latch for \"line1\[86\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[87\] calcu_main.vhd(110) " "Inferred latch for \"line1\[87\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[88\] calcu_main.vhd(110) " "Inferred latch for \"line1\[88\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[89\] calcu_main.vhd(110) " "Inferred latch for \"line1\[89\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[90\] calcu_main.vhd(110) " "Inferred latch for \"line1\[90\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[91\] calcu_main.vhd(110) " "Inferred latch for \"line1\[91\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[92\] calcu_main.vhd(110) " "Inferred latch for \"line1\[92\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234202 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[93\] calcu_main.vhd(110) " "Inferred latch for \"line1\[93\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[94\] calcu_main.vhd(110) " "Inferred latch for \"line1\[94\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[95\] calcu_main.vhd(110) " "Inferred latch for \"line1\[95\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[96\] calcu_main.vhd(110) " "Inferred latch for \"line1\[96\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[97\] calcu_main.vhd(110) " "Inferred latch for \"line1\[97\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[98\] calcu_main.vhd(110) " "Inferred latch for \"line1\[98\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[99\] calcu_main.vhd(110) " "Inferred latch for \"line1\[99\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[100\] calcu_main.vhd(110) " "Inferred latch for \"line1\[100\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[101\] calcu_main.vhd(110) " "Inferred latch for \"line1\[101\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[102\] calcu_main.vhd(110) " "Inferred latch for \"line1\[102\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[103\] calcu_main.vhd(110) " "Inferred latch for \"line1\[103\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[104\] calcu_main.vhd(110) " "Inferred latch for \"line1\[104\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[105\] calcu_main.vhd(110) " "Inferred latch for \"line1\[105\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[106\] calcu_main.vhd(110) " "Inferred latch for \"line1\[106\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[107\] calcu_main.vhd(110) " "Inferred latch for \"line1\[107\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[108\] calcu_main.vhd(110) " "Inferred latch for \"line1\[108\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234203 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[109\] calcu_main.vhd(110) " "Inferred latch for \"line1\[109\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[110\] calcu_main.vhd(110) " "Inferred latch for \"line1\[110\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[111\] calcu_main.vhd(110) " "Inferred latch for \"line1\[111\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[112\] calcu_main.vhd(110) " "Inferred latch for \"line1\[112\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[113\] calcu_main.vhd(110) " "Inferred latch for \"line1\[113\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[114\] calcu_main.vhd(110) " "Inferred latch for \"line1\[114\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[115\] calcu_main.vhd(110) " "Inferred latch for \"line1\[115\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[116\] calcu_main.vhd(110) " "Inferred latch for \"line1\[116\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[117\] calcu_main.vhd(110) " "Inferred latch for \"line1\[117\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[118\] calcu_main.vhd(110) " "Inferred latch for \"line1\[118\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[119\] calcu_main.vhd(110) " "Inferred latch for \"line1\[119\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[120\] calcu_main.vhd(110) " "Inferred latch for \"line1\[120\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[121\] calcu_main.vhd(110) " "Inferred latch for \"line1\[121\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[122\] calcu_main.vhd(110) " "Inferred latch for \"line1\[122\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[123\] calcu_main.vhd(110) " "Inferred latch for \"line1\[123\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[124\] calcu_main.vhd(110) " "Inferred latch for \"line1\[124\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234204 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[125\] calcu_main.vhd(110) " "Inferred latch for \"line1\[125\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234205 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[126\] calcu_main.vhd(110) " "Inferred latch for \"line1\[126\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234205 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line1\[127\] calcu_main.vhd(110) " "Inferred latch for \"line1\[127\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234205 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[0\] calcu_main.vhd(110) " "Inferred latch for \"dato1\[0\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234205 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[1\] calcu_main.vhd(110) " "Inferred latch for \"dato1\[1\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234205 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[2\] calcu_main.vhd(110) " "Inferred latch for \"dato1\[2\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234205 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[3\] calcu_main.vhd(110) " "Inferred latch for \"dato1\[3\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234205 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[4\] calcu_main.vhd(110) " "Inferred latch for \"dato1\[4\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234205 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[5\] calcu_main.vhd(110) " "Inferred latch for \"dato1\[5\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234205 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[6\] calcu_main.vhd(110) " "Inferred latch for \"dato1\[6\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234205 "|calcu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[7\] calcu_main.vhd(110) " "Inferred latch for \"dato1\[7\]\" at calcu_main.vhd(110)" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520234205 "|calcu_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd16x2_ctrl lcd16x2_ctrl:DUT " "Elaborating entity \"lcd16x2_ctrl\" for hierarchy \"lcd16x2_ctrl:DUT\"" {  } { { "calcu_main.vhd" "DUT" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618520234239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:CLK10 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:CLK10\"" {  } { { "calcu_main.vhd" "CLK10" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618520234244 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_div.vhd(15) " "VHDL Process Statement warning at clk_div.vhd(15): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/clk_div.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234245 "|calcu_main|clk_div:CLK10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_in keyboard_in:KB0 " "Elaborating entity \"keyboard_in\" for hierarchy \"keyboard_in:KB0\"" {  } { { "calcu_main.vhd" "KB0" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618520234246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyToASCII keyboard_in:KB0\|KeyToASCII:OUT1 " "Elaborating entity \"KeyToASCII\" for hierarchy \"keyboard_in:KB0\|KeyToASCII:OUT1\"" {  } { { "keyboard_in.vhd" "OUT1" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/keyboard_in.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618520234248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU0 " "Elaborating entity \"alu\" for hierarchy \"alu:ALU0\"" {  } { { "calcu_main.vhd" "ALU0" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618520234250 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solAdd alu.vhd(34) " "VHDL Process Statement warning at alu.vhd(34): signal \"solAdd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/alu.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234252 "|calcu_main|alu:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "solSub alu.vhd(35) " "VHDL Process Statement warning at alu.vhd(35): signal \"solSub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/alu.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618520234252 "|calcu_main|alu:ALU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder3b alu:ALU0\|adder3b:A3B " "Elaborating entity \"adder3b\" for hierarchy \"alu:ALU0\|adder3b:A3B\"" {  } { { "alu.vhd" "A3B" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/alu.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618520234253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder alu:ALU0\|adder3b:A3B\|fulladder:FA0 " "Elaborating entity \"fulladder\" for hierarchy \"alu:ALU0\|adder3b:A3B\|fulladder:FA0\"" {  } { { "adder3b.vhd" "FA0" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/adder3b.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618520234255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder alu:ALU0\|adder3b:A3B\|fulladder:FA0\|halfadder:HA1 " "Elaborating entity \"halfadder\" for hierarchy \"alu:ALU0\|adder3b:A3B\|fulladder:FA0\|halfadder:HA1\"" {  } { { "fulladder.vhd" "HA1" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/fulladder.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618520234256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor3b alu:ALU0\|subtractor3b:S3B " "Elaborating entity \"subtractor3b\" for hierarchy \"alu:ALU0\|subtractor3b:S3B\"" {  } { { "alu.vhd" "S3B" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/alu.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618520234262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullsubtractor alu:ALU0\|subtractor3b:S3B\|fullsubtractor:FS0 " "Elaborating entity \"fullsubtractor\" for hierarchy \"alu:ALU0\|subtractor3b:S3B\|fullsubtractor:FS0\"" {  } { { "subtractor3b.vhd" "FS0" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/subtractor3b.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618520234263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfsubtractor alu:ALU0\|subtractor3b:S3B\|fullsubtractor:FS0\|halfsubtractor:HS1 " "Elaborating entity \"halfsubtractor\" for hierarchy \"alu:ALU0\|subtractor3b:S3B\|fullsubtractor:FS0\|halfsubtractor:HS1\"" {  } { { "fullsubtractor.vhd" "HS1" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/fullsubtractor.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618520234264 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:ALU0\|solucion\[0\] solled\[0\] " "Converted the fan-out from the tri-state buffer \"alu:ALU0\|solucion\[0\]\" to the node \"solled\[0\]\" into an OR gate" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/alu.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1618520235017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:ALU0\|solucion\[1\] solled\[1\] " "Converted the fan-out from the tri-state buffer \"alu:ALU0\|solucion\[1\]\" to the node \"solled\[1\]\" into an OR gate" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/alu.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1618520235017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:ALU0\|solucion\[2\] solled\[2\] " "Converted the fan-out from the tri-state buffer \"alu:ALU0\|solucion\[2\]\" to the node \"solled\[2\]\" into an OR gate" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/alu.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1618520235017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:ALU0\|solucion\[3\] solled\[3\] " "Converted the fan-out from the tri-state buffer \"alu:ALU0\|solucion\[3\]\" to the node \"solled\[3\]\" into an OR gate" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/alu.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1618520235017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:ALU0\|solucion\[0\] line2\[56\] " "Converted the fan-out from the tri-state buffer \"alu:ALU0\|solucion\[0\]\" to the node \"line2\[56\]\" into an OR gate" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/alu.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1618520235017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:ALU0\|solucion\[1\] LessThan0 " "Converted the fan-out from the tri-state buffer \"alu:ALU0\|solucion\[1\]\" to the node \"LessThan0\" into an OR gate" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/alu.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1618520235017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:ALU0\|solucion\[2\] LessThan0 " "Converted the fan-out from the tri-state buffer \"alu:ALU0\|solucion\[2\]\" to the node \"LessThan0\" into an OR gate" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/alu.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1618520235017 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "alu:ALU0\|solucion\[3\] LessThan0 " "Converted the fan-out from the tri-state buffer \"alu:ALU0\|solucion\[3\]\" to the node \"LessThan0\" into an OR gate" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/alu.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1618520235017 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1618520235017 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[25\] line1\[24\] " "Duplicate LATCH primitive \"line1\[25\]\" merged with LATCH primitive \"line1\[24\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[26\] line1\[24\] " "Duplicate LATCH primitive \"line1\[26\]\" merged with LATCH primitive \"line1\[24\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[27\] line1\[24\] " "Duplicate LATCH primitive \"line1\[27\]\" merged with LATCH primitive \"line1\[24\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[28\] line1\[24\] " "Duplicate LATCH primitive \"line1\[28\]\" merged with LATCH primitive \"line1\[24\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[44\] line1\[24\] " "Duplicate LATCH primitive \"line1\[44\]\" merged with LATCH primitive \"line1\[24\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[74\] line1\[24\] " "Duplicate LATCH primitive \"line1\[74\]\" merged with LATCH primitive \"line1\[24\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[36\] line1\[88\] " "Duplicate LATCH primitive \"line1\[36\]\" merged with LATCH primitive \"line1\[88\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[50\] line1\[88\] " "Duplicate LATCH primitive \"line1\[50\]\" merged with LATCH primitive \"line1\[88\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[107\] line1\[88\] " "Duplicate LATCH primitive \"line1\[107\]\" merged with LATCH primitive \"line1\[88\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[41\] line1\[40\] " "Duplicate LATCH primitive \"line1\[41\]\" merged with LATCH primitive \"line1\[40\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[43\] line1\[40\] " "Duplicate LATCH primitive \"line1\[43\]\" merged with LATCH primitive \"line1\[40\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[81\] line1\[40\] " "Duplicate LATCH primitive \"line1\[81\]\" merged with LATCH primitive \"line1\[40\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[99\] line1\[40\] " "Duplicate LATCH primitive \"line1\[99\]\" merged with LATCH primitive \"line1\[40\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[113\] line1\[40\] " "Duplicate LATCH primitive \"line1\[113\]\" merged with LATCH primitive \"line1\[40\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[116\] line1\[40\] " "Duplicate LATCH primitive \"line1\[116\]\" merged with LATCH primitive \"line1\[40\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[62\] line1\[96\] " "Duplicate LATCH primitive \"line1\[62\]\" merged with LATCH primitive \"line1\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[93\] line1\[96\] " "Duplicate LATCH primitive \"line1\[93\]\" merged with LATCH primitive \"line1\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[98\] line1\[96\] " "Duplicate LATCH primitive \"line1\[98\]\" merged with LATCH primitive \"line1\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[102\] line1\[96\] " "Duplicate LATCH primitive \"line1\[102\]\" merged with LATCH primitive \"line1\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[104\] line1\[96\] " "Duplicate LATCH primitive \"line1\[104\]\" merged with LATCH primitive \"line1\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[0\] line1\[32\] " "Duplicate LATCH primitive \"line1\[0\]\" merged with LATCH primitive \"line1\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[33\] line1\[32\] " "Duplicate LATCH primitive \"line1\[33\]\" merged with LATCH primitive \"line1\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[34\] line1\[32\] " "Duplicate LATCH primitive \"line1\[34\]\" merged with LATCH primitive \"line1\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[42\] line1\[32\] " "Duplicate LATCH primitive \"line1\[42\]\" merged with LATCH primitive \"line1\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[46\] line1\[32\] " "Duplicate LATCH primitive \"line1\[46\]\" merged with LATCH primitive \"line1\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[54\] line1\[32\] " "Duplicate LATCH primitive \"line1\[54\]\" merged with LATCH primitive \"line1\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[65\] line1\[64\] " "Duplicate LATCH primitive \"line1\[65\]\" merged with LATCH primitive \"line1\[64\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[67\] line1\[64\] " "Duplicate LATCH primitive \"line1\[67\]\" merged with LATCH primitive \"line1\[64\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[76\] line1\[64\] " "Duplicate LATCH primitive \"line1\[76\]\" merged with LATCH primitive \"line1\[64\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[58\] line1\[72\] " "Duplicate LATCH primitive \"line1\[58\]\" merged with LATCH primitive \"line1\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[78\] line1\[72\] " "Duplicate LATCH primitive \"line1\[78\]\" merged with LATCH primitive \"line1\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[82\] line1\[72\] " "Duplicate LATCH primitive \"line1\[82\]\" merged with LATCH primitive \"line1\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[100\] line1\[72\] " "Duplicate LATCH primitive \"line1\[100\]\" merged with LATCH primitive \"line1\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[105\] line1\[72\] " "Duplicate LATCH primitive \"line1\[105\]\" merged with LATCH primitive \"line1\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[91\] line1\[112\] " "Duplicate LATCH primitive \"line1\[91\]\" merged with LATCH primitive \"line1\[112\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[114\] line1\[112\] " "Duplicate LATCH primitive \"line1\[114\]\" merged with LATCH primitive \"line1\[112\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[121\] line1\[112\] " "Duplicate LATCH primitive \"line1\[121\]\" merged with LATCH primitive \"line1\[112\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[52\] line1\[56\] " "Duplicate LATCH primitive \"line1\[52\]\" merged with LATCH primitive \"line1\[56\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[66\] line1\[56\] " "Duplicate LATCH primitive \"line1\[66\]\" merged with LATCH primitive \"line1\[56\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[70\] line1\[56\] " "Duplicate LATCH primitive \"line1\[70\]\" merged with LATCH primitive \"line1\[56\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[1\] line1\[48\] " "Duplicate LATCH primitive \"line1\[1\]\" merged with LATCH primitive \"line1\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[38\] line1\[48\] " "Duplicate LATCH primitive \"line1\[38\]\" merged with LATCH primitive \"line1\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[73\] line1\[48\] " "Duplicate LATCH primitive \"line1\[73\]\" merged with LATCH primitive \"line1\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[75\] line1\[48\] " "Duplicate LATCH primitive \"line1\[75\]\" merged with LATCH primitive \"line1\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[89\] line1\[48\] " "Duplicate LATCH primitive \"line1\[89\]\" merged with LATCH primitive \"line1\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[106\] line1\[48\] " "Duplicate LATCH primitive \"line1\[106\]\" merged with LATCH primitive \"line1\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1\[120\] line1\[48\] " "Duplicate LATCH primitive \"line1\[120\]\" merged with LATCH primitive \"line1\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2\[67\] line2\[66\] " "Duplicate LATCH primitive \"line2\[67\]\" merged with LATCH primitive \"line2\[66\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[25\] line1_buffer\[24\] " "Duplicate LATCH primitive \"line1_buffer\[25\]\" merged with LATCH primitive \"line1_buffer\[24\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[26\] line1_buffer\[24\] " "Duplicate LATCH primitive \"line1_buffer\[26\]\" merged with LATCH primitive \"line1_buffer\[24\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[27\] line1_buffer\[24\] " "Duplicate LATCH primitive \"line1_buffer\[27\]\" merged with LATCH primitive \"line1_buffer\[24\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[28\] line1_buffer\[24\] " "Duplicate LATCH primitive \"line1_buffer\[28\]\" merged with LATCH primitive \"line1_buffer\[24\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[44\] line1_buffer\[24\] " "Duplicate LATCH primitive \"line1_buffer\[44\]\" merged with LATCH primitive \"line1_buffer\[24\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[74\] line1_buffer\[24\] " "Duplicate LATCH primitive \"line1_buffer\[74\]\" merged with LATCH primitive \"line1_buffer\[24\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[36\] line1_buffer\[88\] " "Duplicate LATCH primitive \"line1_buffer\[36\]\" merged with LATCH primitive \"line1_buffer\[88\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[50\] line1_buffer\[88\] " "Duplicate LATCH primitive \"line1_buffer\[50\]\" merged with LATCH primitive \"line1_buffer\[88\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[107\] line1_buffer\[88\] " "Duplicate LATCH primitive \"line1_buffer\[107\]\" merged with LATCH primitive \"line1_buffer\[88\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[41\] line1_buffer\[40\] " "Duplicate LATCH primitive \"line1_buffer\[41\]\" merged with LATCH primitive \"line1_buffer\[40\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[43\] line1_buffer\[40\] " "Duplicate LATCH primitive \"line1_buffer\[43\]\" merged with LATCH primitive \"line1_buffer\[40\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[81\] line1_buffer\[40\] " "Duplicate LATCH primitive \"line1_buffer\[81\]\" merged with LATCH primitive \"line1_buffer\[40\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[99\] line1_buffer\[40\] " "Duplicate LATCH primitive \"line1_buffer\[99\]\" merged with LATCH primitive \"line1_buffer\[40\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[113\] line1_buffer\[40\] " "Duplicate LATCH primitive \"line1_buffer\[113\]\" merged with LATCH primitive \"line1_buffer\[40\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[116\] line1_buffer\[40\] " "Duplicate LATCH primitive \"line1_buffer\[116\]\" merged with LATCH primitive \"line1_buffer\[40\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[62\] line1_buffer\[96\] " "Duplicate LATCH primitive \"line1_buffer\[62\]\" merged with LATCH primitive \"line1_buffer\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[93\] line1_buffer\[96\] " "Duplicate LATCH primitive \"line1_buffer\[93\]\" merged with LATCH primitive \"line1_buffer\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[98\] line1_buffer\[96\] " "Duplicate LATCH primitive \"line1_buffer\[98\]\" merged with LATCH primitive \"line1_buffer\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[102\] line1_buffer\[96\] " "Duplicate LATCH primitive \"line1_buffer\[102\]\" merged with LATCH primitive \"line1_buffer\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[104\] line1_buffer\[96\] " "Duplicate LATCH primitive \"line1_buffer\[104\]\" merged with LATCH primitive \"line1_buffer\[96\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[0\] line1_buffer\[32\] " "Duplicate LATCH primitive \"line1_buffer\[0\]\" merged with LATCH primitive \"line1_buffer\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[33\] line1_buffer\[32\] " "Duplicate LATCH primitive \"line1_buffer\[33\]\" merged with LATCH primitive \"line1_buffer\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[34\] line1_buffer\[32\] " "Duplicate LATCH primitive \"line1_buffer\[34\]\" merged with LATCH primitive \"line1_buffer\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[42\] line1_buffer\[32\] " "Duplicate LATCH primitive \"line1_buffer\[42\]\" merged with LATCH primitive \"line1_buffer\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[46\] line1_buffer\[32\] " "Duplicate LATCH primitive \"line1_buffer\[46\]\" merged with LATCH primitive \"line1_buffer\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[54\] line1_buffer\[32\] " "Duplicate LATCH primitive \"line1_buffer\[54\]\" merged with LATCH primitive \"line1_buffer\[32\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[65\] line1_buffer\[64\] " "Duplicate LATCH primitive \"line1_buffer\[65\]\" merged with LATCH primitive \"line1_buffer\[64\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[67\] line1_buffer\[64\] " "Duplicate LATCH primitive \"line1_buffer\[67\]\" merged with LATCH primitive \"line1_buffer\[64\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[76\] line1_buffer\[64\] " "Duplicate LATCH primitive \"line1_buffer\[76\]\" merged with LATCH primitive \"line1_buffer\[64\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[58\] line1_buffer\[72\] " "Duplicate LATCH primitive \"line1_buffer\[58\]\" merged with LATCH primitive \"line1_buffer\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[78\] line1_buffer\[72\] " "Duplicate LATCH primitive \"line1_buffer\[78\]\" merged with LATCH primitive \"line1_buffer\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[82\] line1_buffer\[72\] " "Duplicate LATCH primitive \"line1_buffer\[82\]\" merged with LATCH primitive \"line1_buffer\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[100\] line1_buffer\[72\] " "Duplicate LATCH primitive \"line1_buffer\[100\]\" merged with LATCH primitive \"line1_buffer\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[105\] line1_buffer\[72\] " "Duplicate LATCH primitive \"line1_buffer\[105\]\" merged with LATCH primitive \"line1_buffer\[72\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[91\] line1_buffer\[112\] " "Duplicate LATCH primitive \"line1_buffer\[91\]\" merged with LATCH primitive \"line1_buffer\[112\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[114\] line1_buffer\[112\] " "Duplicate LATCH primitive \"line1_buffer\[114\]\" merged with LATCH primitive \"line1_buffer\[112\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[121\] line1_buffer\[112\] " "Duplicate LATCH primitive \"line1_buffer\[121\]\" merged with LATCH primitive \"line1_buffer\[112\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[52\] line1_buffer\[56\] " "Duplicate LATCH primitive \"line1_buffer\[52\]\" merged with LATCH primitive \"line1_buffer\[56\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[66\] line1_buffer\[56\] " "Duplicate LATCH primitive \"line1_buffer\[66\]\" merged with LATCH primitive \"line1_buffer\[56\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[70\] line1_buffer\[56\] " "Duplicate LATCH primitive \"line1_buffer\[70\]\" merged with LATCH primitive \"line1_buffer\[56\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[1\] line1_buffer\[48\] " "Duplicate LATCH primitive \"line1_buffer\[1\]\" merged with LATCH primitive \"line1_buffer\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[38\] line1_buffer\[48\] " "Duplicate LATCH primitive \"line1_buffer\[38\]\" merged with LATCH primitive \"line1_buffer\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[73\] line1_buffer\[48\] " "Duplicate LATCH primitive \"line1_buffer\[73\]\" merged with LATCH primitive \"line1_buffer\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[75\] line1_buffer\[48\] " "Duplicate LATCH primitive \"line1_buffer\[75\]\" merged with LATCH primitive \"line1_buffer\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[89\] line1_buffer\[48\] " "Duplicate LATCH primitive \"line1_buffer\[89\]\" merged with LATCH primitive \"line1_buffer\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[106\] line1_buffer\[48\] " "Duplicate LATCH primitive \"line1_buffer\[106\]\" merged with LATCH primitive \"line1_buffer\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line1_buffer\[120\] line1_buffer\[48\] " "Duplicate LATCH primitive \"line1_buffer\[120\]\" merged with LATCH primitive \"line1_buffer\[48\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "line2_buffer\[67\] line2_buffer\[66\] " "Duplicate LATCH primitive \"line2_buffer\[67\]\" merged with LATCH primitive \"line2_buffer\[66\]\"" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1618520235019 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1618520235019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[0\] " "Latch line2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235023 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[88\] " "Latch line2\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235023 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[104\] " "Latch line2\[104\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235023 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[120\] " "Latch line2\[120\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235023 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[4\] " "Latch line2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235023 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[108\] " "Latch line2\[108\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235023 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[92\] " "Latch line2\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235023 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[124\] " "Latch line2\[124\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235023 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[1\] " "Latch line2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235023 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[89\] " "Latch line2\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235023 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[105\] " "Latch line2\[105\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235023 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[121\] " "Latch line2\[121\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235023 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[5\] " "Latch line2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235023 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[93\] " "Latch line2\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235024 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[109\] " "Latch line2\[109\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235024 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[125\] " "Latch line2\[125\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235024 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[2\] " "Latch line2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235024 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[106\] " "Latch line2\[106\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235024 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[90\] " "Latch line2\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235024 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[122\] " "Latch line2\[122\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235024 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[6\] " "Latch line2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235024 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[94\] " "Latch line2\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235024 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[110\] " "Latch line2\[110\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235024 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[126\] " "Latch line2\[126\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235024 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[3\] " "Latch line2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235024 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[91\] " "Latch line2\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estado.S4 " "Ports D and ENA on the latch are fed by the same signal estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235024 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[107\] " "Latch line2\[107\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235024 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "line2\[123\] " "Latch line2\[123\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1618520235024 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1618520235024 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618520235225 "|calcu_main|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "beep VCC " "Pin \"beep\" is stuck at VCC" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618520235225 "|calcu_main|beep"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618520235225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618520235300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618520236455 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618520236455 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "564 " "Implemented 564 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618520236523 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618520236523 ""} { "Info" "ICUT_CUT_TM_LCELLS" "544 " "Implemented 544 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618520236523 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618520236523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 122 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618520236560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 15 22:57:16 2021 " "Processing ended: Thu Apr 15 22:57:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618520236560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618520236560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618520236560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618520236560 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1618520238118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618520238124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 22:57:17 2021 " "Processing started: Thu Apr 15 22:57:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618520238124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1618520238124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LCD_16X2 -c LCD_16X2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LCD_16X2 -c LCD_16X2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1618520238124 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1618520238203 ""}
{ "Info" "0" "" "Project  = LCD_16X2" {  } {  } 0 0 "Project  = LCD_16X2" 0 0 "Fitter" 0 0 1618520238203 ""}
{ "Info" "0" "" "Revision = LCD_16X2" {  } {  } 0 0 "Revision = LCD_16X2" 0 0 "Fitter" 0 0 1618520238203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1618520238257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1618520238257 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LCD_16X2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"LCD_16X2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1618520238264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618520238312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618520238312 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1618520238432 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1618520238437 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618520238579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618520238579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1618520238579 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1618520238579 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618520238581 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618520238581 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618520238581 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618520238581 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618520238581 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1618520238581 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1618520238582 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 20 " "No exact pin location assignment(s) for 1 pins of 20 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1618520238800 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "147 " "The Timing Analyzer is analyzing 147 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1618520239128 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD_16X2.sdc " "Synopsys Design Constraints File file not found: 'LCD_16X2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1618520239129 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1618520239129 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1618520239134 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1618520239135 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1618520239135 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_i~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618520239167 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618520239167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "step~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node step~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618520239167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado.S4 " "Destination node estado.S4" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618520239167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "line2_buffer\[61\]~0 " "Destination node line2_buffer\[61\]~0" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618520239167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado.S3 " "Destination node estado.S3" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618520239167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dato2\[7\]~0 " "Destination node dato2\[7\]~0" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618520239167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado.S1 " "Destination node estado.S1" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618520239167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dato1\[0\]~0 " "Destination node dato1\[0\]~0" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618520239167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado.S2 " "Destination node estado.S2" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618520239167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "operador\[7\]~0 " "Destination node operador\[7\]~0" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618520239167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618520239167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector13~0 " "Destination node Selector13~0" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 112 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1618520239167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1618520239167 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1618520239167 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618520239167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "line2_buffer\[61\]~0  " "Automatically promoted node line2_buffer\[61\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618520239168 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618520239168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dato1\[0\]~0  " "Automatically promoted node dato1\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618520239168 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618520239168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dato2\[7\]~0  " "Automatically promoted node dato2\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618520239168 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618520239168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "operador\[7\]~0  " "Automatically promoted node operador\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618520239168 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 110 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618520239168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618520239168 ""}  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/calcu_main.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618520239168 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1618520239357 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618520239357 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618520239357 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618520239358 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618520239359 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1618520239359 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1618520239359 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1618520239359 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1618520239384 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1618520239384 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1618520239384 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1618520239386 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1618520239386 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1618520239386 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618520239387 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618520239387 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 3 8 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618520239387 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 4 10 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618520239387 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 5 8 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618520239387 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 7 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618520239387 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 10 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618520239387 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1618520239387 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1618520239387 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1618520239387 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618520239401 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1618520239404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1618520239799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618520239903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1618520239914 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1618520241007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618520241008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1618520241225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1618520241856 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1618520241856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1618520242918 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1618520242918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618520242921 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1618520243029 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618520243035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618520243211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618520243211 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618520243402 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618520243750 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/output_files/LCD_16X2.fit.smsg " "Generated suppressed messages file D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V3/output_files/LCD_16X2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1618520244015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5624 " "Peak virtual memory: 5624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618520244357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 15 22:57:24 2021 " "Processing ended: Thu Apr 15 22:57:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618520244357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618520244357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618520244357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1618520244357 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1618520245598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618520245603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 22:57:25 2021 " "Processing started: Thu Apr 15 22:57:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618520245603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1618520245603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LCD_16X2 -c LCD_16X2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LCD_16X2 -c LCD_16X2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1618520245603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1618520245804 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1618520246065 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1618520246081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618520246183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 15 22:57:26 2021 " "Processing ended: Thu Apr 15 22:57:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618520246183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618520246183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618520246183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1618520246183 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1618520246801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1618520247431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618520247436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 22:57:27 2021 " "Processing started: Thu Apr 15 22:57:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618520247436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1618520247436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LCD_16X2 -c LCD_16X2 " "Command: quartus_sta LCD_16X2 -c LCD_16X2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1618520247436 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1618520247523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1618520247684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1618520247684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520247726 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520247726 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "147 " "The Timing Analyzer is analyzing 147 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1618520247861 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD_16X2.sdc " "Synopsys Design Constraints File file not found: 'LCD_16X2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1618520247880 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520247880 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_i clk_i " "create_clock -period 1.000 -name clk_i clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1618520247882 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name step step " "create_clock -period 1.000 -name step step" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1618520247882 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:CLK10\|clk_sig clk_div:CLK10\|clk_sig " "create_clock -period 1.000 -name clk_div:CLK10\|clk_sig clk_div:CLK10\|clk_sig" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1618520247882 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618520247882 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1618520247884 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618520247885 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1618520247885 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1618520247890 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1618520247916 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1618520247916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.113 " "Worst-case setup slack is -7.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.113            -293.682 step  " "   -7.113            -293.682 step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.260            -233.351 clk_i  " "   -4.260            -233.351 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.317              -5.060 clk_div:CLK10\|clk_sig  " "   -1.317              -5.060 clk_div:CLK10\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520247920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 step  " "    0.140               0.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk_i  " "    0.453               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697               0.000 clk_div:CLK10\|clk_sig  " "    0.697               0.000 clk_div:CLK10\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520247927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.152 " "Worst-case recovery slack is -2.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.152             -14.718 step  " "   -2.152             -14.718 step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520247934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.517 " "Worst-case removal slack is 1.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.517               0.000 step  " "    1.517               0.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520247936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -138.317 clk_i  " "   -3.000            -138.317 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 step  " "   -3.000              -3.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 clk_div:CLK10\|clk_sig  " "   -1.487              -5.948 clk_div:CLK10\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520247942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520247942 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1618520248017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1618520248036 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1618520248265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618520248336 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1618520248345 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1618520248345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.543 " "Worst-case setup slack is -6.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.543            -273.082 step  " "   -6.543            -273.082 step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.955            -208.587 clk_i  " "   -3.955            -208.587 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.243              -4.800 clk_div:CLK10\|clk_sig  " "   -1.243              -4.800 clk_div:CLK10\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520248349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.060 " "Worst-case hold slack is 0.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 step  " "    0.060               0.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk_i  " "    0.402               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643               0.000 clk_div:CLK10\|clk_sig  " "    0.643               0.000 clk_div:CLK10\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520248354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.111 " "Worst-case recovery slack is -2.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.111             -14.311 step  " "   -2.111             -14.311 step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520248360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.452 " "Worst-case removal slack is 1.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.452               0.000 step  " "    1.452               0.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520248365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -138.317 clk_i  " "   -3.000            -138.317 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 step  " "   -3.000              -3.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 clk_div:CLK10\|clk_sig  " "   -1.487              -5.948 clk_div:CLK10\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520248369 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1618520248455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618520248563 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1618520248566 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1618520248566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.564 " "Worst-case setup slack is -2.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.564             -72.813 step  " "   -2.564             -72.813 step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.305             -53.287 clk_i  " "   -1.305             -53.287 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.604              -2.388 clk_div:CLK10\|clk_sig  " "   -0.604              -2.388 clk_div:CLK10\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520248569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.067 " "Worst-case hold slack is 0.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 step  " "    0.067               0.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk_i  " "    0.187               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 clk_div:CLK10\|clk_sig  " "    0.286               0.000 clk_div:CLK10\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520248575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.283 " "Worst-case recovery slack is -0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.283              -1.760 step  " "   -0.283              -1.760 step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520248581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.442 " "Worst-case removal slack is 0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 step  " "    0.442               0.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520248584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.899 clk_i  " "   -3.000             -99.899 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 step  " "   -3.000              -3.000 step " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clk_div:CLK10\|clk_sig  " "   -1.000              -4.000 clk_div:CLK10\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618520248590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618520248590 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1618520249016 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1618520249017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618520249077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 15 22:57:29 2021 " "Processing ended: Thu Apr 15 22:57:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618520249077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618520249077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618520249077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1618520249077 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 135 s " "Quartus Prime Full Compilation was successful. 0 errors, 135 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1618520249736 ""}
