Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May  1 13:38:38 2020
| Host         : DESKTOP-8CKUBRS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_3_wrapper_timing_summary_routed.rpt -pb design_3_wrapper_timing_summary_routed.pb -rpx design_3_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_3_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.005        0.000                      0                 6200        0.039        0.000                      0                 6200        0.184        0.000                       0                  2781  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
design_3_i/dvi2rgb_0/U0/RefClk   {0.000 2.500}        5.000           200.000         
hdmi_in_clk_p                    {0.000 5.848}        11.695          85.507          
  CLKFBIN                        {0.000 5.847}        11.695          85.507          
  CLK_OUT_5x_hdmi_clk            {0.000 1.169}        2.339           427.533         
    PixelClk_int                 {0.000 4.678}        11.695          85.507          
      CLKFBIN_1                  {0.000 5.847}        11.695          85.507          
      PixelClkIO                 {0.000 5.847}        11.695          85.507          
      SerialClkIO                {0.000 1.169}        2.339           427.533         
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_3_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clkfbout_design_3_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_3_i/dvi2rgb_0/U0/RefClk         1.005        0.000                      0                  355        0.122        0.000                      0                  355        0.264        0.000                       0                   166  
hdmi_in_clk_p                                                                                                                                                                      2.847        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                         10.446        0.000                       0                     2  
  CLK_OUT_5x_hdmi_clk                                                                                                                                                              0.672        0.000                       0                    15  
    PixelClk_int                       3.373        0.000                      0                 5797        0.062        0.000                      0                 5797        1.678        0.000                       0                  2569  
      CLKFBIN_1                                                                                                                                                                   10.446        0.000                       0                     2  
      PixelClkIO                                                                                                                                                                   9.540        0.000                       0                    10  
      SerialClkIO                                                                                                                                                                  0.184        0.000                       0                    10  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_3_clk_wiz_0_0                                                                                                                                                    2.845        0.000                       0                     2  
  clkfbout_design_3_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PixelClk_int  PixelClkIO          6.942        0.000                      0                   38        0.039        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               PixelClk_int                    PixelClk_int                          8.630        0.000                      0                    7        0.463        0.000                      0                    7  
**async_default**               design_3_i/dvi2rgb_0/U0/RefClk  design_3_i/dvi2rgb_0/U0/RefClk        3.392        0.000                      0                    3        0.378        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_3_i/dvi2rgb_0/U0/RefClk
  To Clock:  design_3_i/dvi2rgb_0/U0/RefClk

Setup :            0  Failing Endpoints,  Worst Slack        1.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@5.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.202ns (33.021%)  route 2.438ns (66.979%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 6.532 - 5.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.767     1.767    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X91Y78         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y78         FDRE (Prop_fdre_C_Q)         0.419     2.186 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.708     2.894    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X91Y78         LUT2 (Prop_lut2_I0_O)        0.327     3.221 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.558     3.779    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X90Y78         LUT6 (Prop_lut6_I1_O)        0.332     4.111 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.473     4.585    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X90Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.709 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.698     5.407    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X86Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.532     6.532    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X86Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.114     6.646    
                         clock uncertainty           -0.065     6.581    
    SLICE_X86Y77         FDRE (Setup_fdre_C_CE)      -0.169     6.412    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          6.412    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@5.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.202ns (33.021%)  route 2.438ns (66.979%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 6.532 - 5.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.767     1.767    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X91Y78         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y78         FDRE (Prop_fdre_C_Q)         0.419     2.186 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.708     2.894    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X91Y78         LUT2 (Prop_lut2_I0_O)        0.327     3.221 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.558     3.779    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X90Y78         LUT6 (Prop_lut6_I1_O)        0.332     4.111 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.473     4.585    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X90Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.709 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.698     5.407    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X86Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.532     6.532    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X86Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.114     6.646    
                         clock uncertainty           -0.065     6.581    
    SLICE_X86Y77         FDRE (Setup_fdre_C_CE)      -0.169     6.412    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          6.412    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@5.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.202ns (33.021%)  route 2.438ns (66.979%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 6.532 - 5.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.767     1.767    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X91Y78         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y78         FDRE (Prop_fdre_C_Q)         0.419     2.186 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.708     2.894    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X91Y78         LUT2 (Prop_lut2_I0_O)        0.327     3.221 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.558     3.779    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X90Y78         LUT6 (Prop_lut6_I1_O)        0.332     4.111 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.473     4.585    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X90Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.709 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.698     5.407    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X86Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.532     6.532    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X86Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.114     6.646    
                         clock uncertainty           -0.065     6.581    
    SLICE_X86Y77         FDRE (Setup_fdre_C_CE)      -0.169     6.412    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          6.412    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@5.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.202ns (33.021%)  route 2.438ns (66.979%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 6.532 - 5.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.767     1.767    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X91Y78         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y78         FDRE (Prop_fdre_C_Q)         0.419     2.186 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.708     2.894    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X91Y78         LUT2 (Prop_lut2_I0_O)        0.327     3.221 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.558     3.779    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X90Y78         LUT6 (Prop_lut6_I1_O)        0.332     4.111 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.473     4.585    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X90Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.709 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.698     5.407    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X86Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.532     6.532    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X86Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.114     6.646    
                         clock uncertainty           -0.065     6.581    
    SLICE_X86Y77         FDRE (Setup_fdre_C_CE)      -0.169     6.412    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          6.412    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@5.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.202ns (33.021%)  route 2.438ns (66.979%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 6.532 - 5.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.767     1.767    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X91Y78         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y78         FDRE (Prop_fdre_C_Q)         0.419     2.186 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.708     2.894    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X91Y78         LUT2 (Prop_lut2_I0_O)        0.327     3.221 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.558     3.779    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X90Y78         LUT6 (Prop_lut6_I1_O)        0.332     4.111 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.473     4.585    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X90Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.709 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.698     5.407    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X86Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.532     6.532    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X86Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.114     6.646    
                         clock uncertainty           -0.065     6.581    
    SLICE_X86Y77         FDRE (Setup_fdre_C_CE)      -0.169     6.412    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          6.412    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@5.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.202ns (33.021%)  route 2.438ns (66.979%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 6.532 - 5.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.767     1.767    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X91Y78         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y78         FDRE (Prop_fdre_C_Q)         0.419     2.186 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.708     2.894    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X91Y78         LUT2 (Prop_lut2_I0_O)        0.327     3.221 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.558     3.779    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X90Y78         LUT6 (Prop_lut6_I1_O)        0.332     4.111 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.473     4.585    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X90Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.709 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.698     5.407    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X86Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.532     6.532    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X86Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.114     6.646    
                         clock uncertainty           -0.065     6.581    
    SLICE_X86Y77         FDRE (Setup_fdre_C_CE)      -0.169     6.412    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          6.412    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@5.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.202ns (34.284%)  route 2.304ns (65.716%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 6.532 - 5.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.767     1.767    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X91Y78         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y78         FDRE (Prop_fdre_C_Q)         0.419     2.186 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.708     2.894    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X91Y78         LUT2 (Prop_lut2_I0_O)        0.327     3.221 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.558     3.779    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X90Y78         LUT6 (Prop_lut6_I1_O)        0.332     4.111 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.473     4.585    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X90Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.709 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.564     5.273    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X88Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.532     6.532    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X88Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.114     6.646    
                         clock uncertainty           -0.065     6.581    
    SLICE_X88Y77         FDRE (Setup_fdre_C_CE)      -0.205     6.376    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@5.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.202ns (34.284%)  route 2.304ns (65.716%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 6.532 - 5.000 ) 
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.767     1.767    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X91Y78         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y78         FDRE (Prop_fdre_C_Q)         0.419     2.186 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.708     2.894    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X91Y78         LUT2 (Prop_lut2_I0_O)        0.327     3.221 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.558     3.779    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X90Y78         LUT6 (Prop_lut6_I1_O)        0.332     4.111 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.473     4.585    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X90Y77         LUT6 (Prop_lut6_I0_O)        0.124     4.709 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.564     5.273    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X88Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.532     6.532    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X88Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism              0.114     6.646    
                         clock uncertainty           -0.065     6.581    
    SLICE_X88Y77         FDRE (Setup_fdre_C_CE)      -0.205     6.376    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@5.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.952ns (26.285%)  route 2.670ns (73.715%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 6.672 - 5.000 ) 
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.851     1.851    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X109Y69        FDRE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.456     2.307 f  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.936     3.243    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X107Y73        LUT4 (Prop_lut4_I3_O)        0.124     3.367 r  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.436     3.803    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y71        LUT5 (Prop_lut5_I4_O)        0.124     3.927 r  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.263     4.190    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y71        LUT6 (Prop_lut6_I5_O)        0.124     4.314 r  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.464     4.778    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y74        LUT6 (Prop_lut6_I0_O)        0.124     4.902 r  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.571     5.473    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X109Y69        FDRE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     6.672    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X109Y69        FDRE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism              0.179     6.851    
                         clock uncertainty           -0.065     6.786    
    SLICE_X109Y69        FDRE (Setup_fdre_C_CE)      -0.205     6.581    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.581    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@5.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.952ns (26.285%)  route 2.670ns (73.715%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 6.672 - 5.000 ) 
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.851     1.851    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X109Y69        FDRE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.456     2.307 f  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.936     3.243    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X107Y73        LUT4 (Prop_lut4_I3_O)        0.124     3.367 r  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.436     3.803    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X107Y71        LUT5 (Prop_lut5_I4_O)        0.124     3.927 r  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.263     4.190    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X107Y71        LUT6 (Prop_lut6_I5_O)        0.124     4.314 r  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3/O
                         net (fo=2, routed)           0.464     4.778    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y74        LUT6 (Prop_lut6_I0_O)        0.124     4.902 r  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.571     5.473    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/sel
    SLICE_X109Y69        FDRE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     6.672    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X109Y69        FDRE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism              0.179     6.851    
                         clock uncertainty           -0.065     6.786    
    SLICE_X109Y69        FDRE (Setup_fdre_C_CE)      -0.205     6.581    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.581    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  1.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.632     0.632    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X111Y64        FDPE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDPE (Prop_fdpe_C_Q)         0.141     0.773 r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.829    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y64        FDPE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.903     0.903    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X111Y64        FDPE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.632    
    SLICE_X111Y64        FDPE (Hold_fdpe_C_D)         0.075     0.707    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.628     0.628    design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y68        FDPE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y68        FDPE (Prop_fdpe_C_Q)         0.141     0.769 r  design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.825    design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y68        FDPE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.896     0.896    design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y68        FDPE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.268     0.628    
    SLICE_X107Y68        FDPE (Hold_fdpe_C_D)         0.075     0.703    design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.596     0.596    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X91Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.793    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X91Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.863     0.863    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X91Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.267     0.596    
    SLICE_X91Y77         FDRE (Hold_fdre_C_D)         0.075     0.671    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624     0.624    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDPE (Prop_fdpe_C_Q)         0.141     0.765 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.821    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y76        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.893     0.893    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.624    
    SLICE_X113Y76        FDPE (Hold_fdpe_C_D)         0.075     0.699    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.627     0.627    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y79        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.164     0.791 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.847    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y79        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.897     0.897    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y79        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.270     0.627    
    SLICE_X112Y79        FDPE (Hold_fdpe_C_D)         0.060     0.687    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.626     0.626    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.148     0.774 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059     0.833    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X112Y78        LUT2 (Prop_lut2_I1_O)        0.098     0.931 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.931    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X112Y78        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.896     0.896    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.270     0.626    
    SLICE_X112Y78        FDPE (Hold_fdpe_C_D)         0.120     0.746    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.299%)  route 0.157ns (45.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.593     0.593    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X93Y75         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.157     0.890    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_0
    SLICE_X90Y76         LUT6 (Prop_lut6_I0_O)        0.045     0.935 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000     0.935    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X90Y76         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.861     0.861    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X90Y76         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.234     0.627    
    SLICE_X90Y76         FDRE (Hold_fdre_C_D)         0.120     0.747    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.221ns (63.692%)  route 0.126ns (36.308%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.573     0.573    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X87Y78         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[0]/Q
                         net (fo=8, routed)           0.126     0.840    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr[0]
    SLICE_X85Y78         MUXF8 (Prop_muxf8_S_O)       0.080     0.920 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.920    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]_i_1_n_0
    SLICE_X85Y78         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.840     0.840    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X85Y78         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
                         clock pessimism             -0.234     0.606    
    SLICE_X85Y78         FDRE (Hold_fdre_C_D)         0.105     0.711    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.507%)  route 0.136ns (39.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.573     0.573    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X86Y77         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y77         FDRE (Prop_fdre_C_Q)         0.164     0.737 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/Q
                         net (fo=3, routed)           0.136     0.873    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[3]
    SLICE_X86Y79         LUT6 (Prop_lut6_I5_O)        0.045     0.918 r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_rep[3]_i_1/O
                         net (fo=2, routed)           0.000     0.918    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr__0[3]
    SLICE_X86Y79         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.842     0.842    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X86Y79         FDRE                                         r  design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/C
                         clock pessimism             -0.254     0.588    
    SLICE_X86Y79         FDRE (Hold_fdre_C_D)         0.121     0.709    design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_3_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.238%)  route 0.133ns (41.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.633     0.633    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X110Y62        FDRE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.141     0.774 f  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=3, routed)           0.133     0.907    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X111Y60        LUT6 (Prop_lut6_I2_O)        0.045     0.952 r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4/O
                         net (fo=1, routed)           0.000     0.952    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/p_0_out_0
    SLICE_X111Y60        FDCE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.906     0.906    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X111Y60        FDCE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.256     0.650    
    SLICE_X111Y60        FDCE (Hold_fdce_C_D)         0.091     0.741    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_3_i/dvi2rgb_0/U0/RefClk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_3_i/dvi2rgb_0/U0/RefClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X111Y60    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X111Y64    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X111Y64    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X110Y57    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X110Y59    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X110Y59    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X110Y60    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X110Y60    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X110Y60    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X90Y80     design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X91Y80     design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X91Y79     design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X90Y79     design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X90Y79     design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X90Y79     design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X91Y79     design_3_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X113Y76    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X113Y76    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X113Y77    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y60    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y60    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y59    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y59    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y60    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y60    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y60    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y60    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y60    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X110Y60    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in_clk_p
  To Clock:  hdmi_in_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in_clk_p
Waveform(ns):       { 0.000 5.848 }
Period(ns):         11.695
Sources:            { hdmi_in_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         11.695      10.446     MMCME2_ADV_X1Y1  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       11.695      88.305     MMCME2_ADV_X1Y1  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.847       2.847      MMCME2_ADV_X1Y1  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.847       2.847      MMCME2_ADV_X1Y1  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.848       2.848      MMCME2_ADV_X1Y1  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.848       2.848      MMCME2_ADV_X1Y1  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.847 }
Period(ns):         11.695
Sources:            { design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         11.695      10.446     MMCME2_ADV_X1Y1  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         11.695      10.446     MMCME2_ADV_X1Y1  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       11.695      88.305     MMCME2_ADV_X1Y1  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       11.695      201.665    MMCME2_ADV_X1Y1  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT_5x_hdmi_clk
  To Clock:  CLK_OUT_5x_hdmi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.672ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT_5x_hdmi_clk
Waveform(ns):       { 0.000 1.169 }
Period(ns):         2.339
Sources:            { design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.339       0.672      ILOGIC_X1Y68     design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.339       0.672      ILOGIC_X1Y68     design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.339       0.672      ILOGIC_X1Y67     design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.339       0.672      ILOGIC_X1Y67     design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.339       0.672      ILOGIC_X1Y70     design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.339       0.672      ILOGIC_X1Y70     design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.339       0.672      ILOGIC_X1Y69     design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.339       0.672      ILOGIC_X1Y69     design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.339       0.672      ILOGIC_X1Y72     design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.339       0.672      ILOGIC_X1Y72     design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.339       211.021    MMCME2_ADV_X1Y1  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        3.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/src_kernel_win_0_va_8_reg_2609_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln785_reg_2674_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClk_int rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        8.303ns  (logic 3.925ns (47.270%)  route 4.378ns (52.730%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.645ns = ( 18.340 - 11.695 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.782     7.226    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/ap_clk
    SLICE_X103Y88        FDRE                                         r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/src_kernel_win_0_va_8_reg_2609_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y88        FDRE (Prop_fdre_C_Q)         0.456     7.682 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/src_kernel_win_0_va_8_reg_2609_reg[1]/Q
                         net (fo=5, routed)           0.977     8.660    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/src_kernel_win_0_va_8_reg_2609[1]
    SLICE_X107Y90        LUT2 (Prop_lut2_I0_O)        0.124     8.784 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/sub_ln703_fu_1504_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.784    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/sub_ln703_fu_1504_p2_carry_i_3_n_1
    SLICE_X107Y90        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.334 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/sub_ln703_fu_1504_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.334    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/sub_ln703_fu_1504_p2_carry_n_1
    SLICE_X107Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.668 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/sub_ln703_fu_1504_p2_carry__0/O[1]
                         net (fo=1, routed)           0.544    10.211    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/sub_ln703_fu_1504_p2[5]
    SLICE_X109Y91        LUT2 (Prop_lut2_I1_O)        0.303    10.514 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.514    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2_carry__0_i_3_n_1
    SLICE_X109Y91        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.094 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2_carry__0/O[2]
                         net (fo=3, routed)           0.667    11.761    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/sext_ln703_2_fu_1589_p1[6]
    SLICE_X111Y92        LUT3 (Prop_lut3_I1_O)        0.302    12.063 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2__25_carry__0_i_11/O
                         net (fo=2, routed)           0.863    12.927    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2__25_carry__0_i_11_n_1
    SLICE_X111Y92        LUT5 (Prop_lut5_I1_O)        0.150    13.077 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2__25_carry__0_i_2/O
                         net (fo=2, routed)           0.680    13.757    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2__25_carry__0_i_2_n_1
    SLICE_X112Y92        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    14.369 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.369    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2__25_carry__0_n_1
    SLICE_X112Y93        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.588 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2__25_carry__1/O[0]
                         net (fo=1, routed)           0.647    15.235    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2__25_carry__1_n_8
    SLICE_X113Y93        LUT3 (Prop_lut3_I0_O)        0.295    15.530 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln785_reg_2674[0]_i_1/O
                         net (fo=1, routed)           0.000    15.530    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln785_fu_1634_p2
    SLICE_X113Y93        FDRE                                         r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln785_reg_2674_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.686    18.340    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/ap_clk
    SLICE_X113Y93        FDRE                                         r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln785_reg_2674_reg[0]/C
                         clock pessimism              0.599    18.939    
                         clock uncertainty           -0.065    18.874    
    SLICE_X113Y93        FDRE (Setup_fdre_C_D)        0.029    18.903    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln785_reg_2674_reg[0]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                         -15.530    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/src_kernel_win_0_va_8_reg_2609_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Result_s_reg_2658_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClk_int rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 3.748ns (50.108%)  route 3.732ns (49.892%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.645ns = ( 18.340 - 11.695 ) 
    Source Clock Delay      (SCD):    7.226ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.782     7.226    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/ap_clk
    SLICE_X103Y88        FDRE                                         r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/src_kernel_win_0_va_8_reg_2609_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y88        FDRE (Prop_fdre_C_Q)         0.456     7.682 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/src_kernel_win_0_va_8_reg_2609_reg[1]/Q
                         net (fo=5, routed)           0.977     8.660    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/src_kernel_win_0_va_8_reg_2609[1]
    SLICE_X107Y90        LUT2 (Prop_lut2_I0_O)        0.124     8.784 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/sub_ln703_fu_1504_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.784    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/sub_ln703_fu_1504_p2_carry_i_3_n_1
    SLICE_X107Y90        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.334 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/sub_ln703_fu_1504_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.334    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/sub_ln703_fu_1504_p2_carry_n_1
    SLICE_X107Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.668 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/sub_ln703_fu_1504_p2_carry__0/O[1]
                         net (fo=1, routed)           0.544    10.211    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/sub_ln703_fu_1504_p2[5]
    SLICE_X109Y91        LUT2 (Prop_lut2_I1_O)        0.303    10.514 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.514    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2_carry__0_i_3_n_1
    SLICE_X109Y91        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.094 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2_carry__0/O[2]
                         net (fo=3, routed)           0.667    11.761    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/sext_ln703_2_fu_1589_p1[6]
    SLICE_X111Y92        LUT3 (Prop_lut3_I1_O)        0.302    12.063 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2__25_carry__0_i_11/O
                         net (fo=2, routed)           0.863    12.927    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2__25_carry__0_i_11_n_1
    SLICE_X111Y92        LUT5 (Prop_lut5_I1_O)        0.150    13.077 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2__25_carry__0_i_2/O
                         net (fo=2, routed)           0.680    13.757    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2__25_carry__0_i_2_n_1
    SLICE_X112Y92        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    14.369 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.369    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2__25_carry__0_n_1
    SLICE_X112Y93        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    14.706 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Val2_s_fu_1599_p2__25_carry__1/O[1]
                         net (fo=2, routed)           0.000    14.706    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_0_in
    SLICE_X112Y93        FDRE                                         r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Result_s_reg_2658_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.686    18.340    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/ap_clk
    SLICE_X112Y93        FDRE                                         r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Result_s_reg_2658_reg[0]/C
                         clock pessimism              0.599    18.939    
                         clock uncertainty           -0.065    18.874    
    SLICE_X112Y93        FDRE (Setup_fdre_C_D)        0.099    18.973    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/p_Result_s_reg_2658_reg[0]
  -------------------------------------------------------------------
                         required time                         18.973    
                         arrival time                         -14.706    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/t_V_2_reg_534_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClk_int rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 1.896ns (28.974%)  route 4.648ns (71.026%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.606ns = ( 18.301 - 11.695 ) 
    Source Clock Delay      (SCD):    7.302ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.858     7.302    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/ap_clk
    SLICE_X111Y84        FDRE                                         r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/t_V_2_reg_534_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456     7.758 f  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/t_V_2_reg_534_reg[7]/Q
                         net (fo=21, routed)          1.198     8.957    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/Q[7]
    SLICE_X109Y82        LUT5 (Prop_lut5_I2_O)        0.124     9.081 f  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_29/O
                         net (fo=6, routed)           0.336     9.417    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/t_V_2_reg_534_reg[9]
    SLICE_X109Y83        LUT6 (Prop_lut6_I5_O)        0.124     9.541 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_37/O
                         net (fo=1, routed)           0.301     9.842    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_37_n_1
    SLICE_X111Y83        LUT6 (Prop_lut6_I5_O)        0.124     9.966 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_24/O
                         net (fo=3, routed)           0.306    10.271    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U_n_14
    SLICE_X112Y83        LUT6 (Prop_lut6_I0_O)        0.124    10.395 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln144_fu_944_p2_carry_i_1/O
                         net (fo=1, routed)           0.330    10.725    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln144_fu_944_p2_carry_i_1_n_1
    SLICE_X112Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    11.213 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln144_fu_944_p2_carry/CO[1]
                         net (fo=10, routed)          0.684    11.897    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/CO[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.332    12.229 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_25/O
                         net (fo=2, routed)           0.508    12.737    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_25_n_1
    SLICE_X106Y82        LUT3 (Prop_lut3_I1_O)        0.124    12.861 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_4/O
                         net (fo=4, routed)           0.985    13.846    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ADDRBWRADDR[9]
    RAMB18_X5Y34         RAMB18E1                                     r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.646    18.301    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ap_clk
    RAMB18_X5Y34         RAMB18E1                                     r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.599    18.900    
                         clock uncertainty           -0.065    18.834    
    RAMB18_X5Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.268    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         18.268    
                         arrival time                         -13.846    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/t_V_2_reg_534_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClk_int rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 1.896ns (28.974%)  route 4.648ns (71.026%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.606ns = ( 18.301 - 11.695 ) 
    Source Clock Delay      (SCD):    7.302ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.858     7.302    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/ap_clk
    SLICE_X111Y84        FDRE                                         r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/t_V_2_reg_534_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456     7.758 f  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/t_V_2_reg_534_reg[7]/Q
                         net (fo=21, routed)          1.198     8.957    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/Q[7]
    SLICE_X109Y82        LUT5 (Prop_lut5_I2_O)        0.124     9.081 f  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_29/O
                         net (fo=6, routed)           0.336     9.417    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/t_V_2_reg_534_reg[9]
    SLICE_X109Y83        LUT6 (Prop_lut6_I5_O)        0.124     9.541 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_37/O
                         net (fo=1, routed)           0.301     9.842    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_37_n_1
    SLICE_X111Y83        LUT6 (Prop_lut6_I5_O)        0.124     9.966 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_24/O
                         net (fo=3, routed)           0.306    10.271    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U_n_14
    SLICE_X112Y83        LUT6 (Prop_lut6_I0_O)        0.124    10.395 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln144_fu_944_p2_carry_i_1/O
                         net (fo=1, routed)           0.330    10.725    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln144_fu_944_p2_carry_i_1_n_1
    SLICE_X112Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    11.213 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln144_fu_944_p2_carry/CO[1]
                         net (fo=10, routed)          0.684    11.897    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/CO[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.332    12.229 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_25/O
                         net (fo=2, routed)           0.508    12.737    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_25_n_1
    SLICE_X106Y82        LUT3 (Prop_lut3_I1_O)        0.124    12.861 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_4/O
                         net (fo=4, routed)           0.985    13.846    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/ADDRBWRADDR[9]
    RAMB18_X5Y35         RAMB18E1                                     r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.646    18.301    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/ap_clk
    RAMB18_X5Y35         RAMB18E1                                     r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.599    18.900    
                         clock uncertainty           -0.065    18.834    
    RAMB18_X5Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.268    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         18.268    
                         arrival time                         -13.846    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/image_computing/sobel_0/inst/CvtColor_U0/p_Val2_14_reg_354_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClk_int rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 5.633ns (81.499%)  route 1.279ns (18.501%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.562ns = ( 18.257 - 11.695 ) 
    Source Clock Delay      (SCD):    7.312ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.868     7.312    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/ap_clk
    DSP48_X3Y34          DSP48E1                                      r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      3.813    11.125 r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p/P[28]
                         net (fo=1, routed)           0.438    11.563    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p_1[28]
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_C[28]_P[29])
                                                      1.820    13.383 r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p/P[29]
                         net (fo=2, routed)           0.841    14.224    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/p_0_in[7]
    SLICE_X94Y85         FDRE                                         r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/p_Val2_14_reg_354_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.603    18.257    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/ap_clk
    SLICE_X94Y85         FDRE                                         r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/p_Val2_14_reg_354_reg[7]/C
                         clock pessimism              0.599    18.856    
                         clock uncertainty           -0.065    18.791    
    SLICE_X94Y85         FDRE (Setup_fdre_C_D)       -0.028    18.763    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/p_Val2_14_reg_354_reg[7]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                         -14.224    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/image_computing/sobel_0/inst/CvtColor_U0/ret_V_1_reg_349_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClk_int rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 5.757ns (82.092%)  route 1.256ns (17.908%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.561ns = ( 18.256 - 11.695 ) 
    Source Clock Delay      (SCD):    7.312ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.868     7.312    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/ap_clk
    DSP48_X3Y34          DSP48E1                                      r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      3.813    11.125 r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p/P[28]
                         net (fo=1, routed)           0.438    11.563    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p_1[28]
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_C[28]_P[29])
                                                      1.820    13.383 r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p/P[29]
                         net (fo=2, routed)           0.818    14.201    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/P[8]
    SLICE_X94Y84         LUT5 (Prop_lut5_I2_O)        0.124    14.325 r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/ret_V_1_reg_349[29]_i_1/O
                         net (fo=1, routed)           0.000    14.325    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19_n_13
    SLICE_X94Y84         FDRE                                         r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/ret_V_1_reg_349_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.602    18.256    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/ap_clk
    SLICE_X94Y84         FDRE                                         r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/ret_V_1_reg_349_reg[29]/C
                         clock pessimism              0.599    18.855    
                         clock uncertainty           -0.065    18.790    
    SLICE_X94Y84         FDRE (Setup_fdre_C_D)        0.079    18.869    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/ret_V_1_reg_349_reg[29]
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                         -14.325    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/t_V_2_reg_534_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClk_int rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 1.772ns (27.863%)  route 4.588ns (72.136%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.601ns = ( 18.296 - 11.695 ) 
    Source Clock Delay      (SCD):    7.302ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.858     7.302    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/ap_clk
    SLICE_X111Y84        FDRE                                         r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/t_V_2_reg_534_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456     7.758 f  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/t_V_2_reg_534_reg[7]/Q
                         net (fo=21, routed)          1.198     8.957    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/Q[7]
    SLICE_X109Y82        LUT5 (Prop_lut5_I2_O)        0.124     9.081 f  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_29/O
                         net (fo=6, routed)           0.336     9.417    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/t_V_2_reg_534_reg[9]
    SLICE_X109Y83        LUT6 (Prop_lut6_I5_O)        0.124     9.541 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_37/O
                         net (fo=1, routed)           0.301     9.842    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_37_n_1
    SLICE_X111Y83        LUT6 (Prop_lut6_I5_O)        0.124     9.966 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_24/O
                         net (fo=3, routed)           0.306    10.271    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U_n_14
    SLICE_X112Y83        LUT6 (Prop_lut6_I0_O)        0.124    10.395 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln144_fu_944_p2_carry_i_1/O
                         net (fo=1, routed)           0.330    10.725    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln144_fu_944_p2_carry_i_1_n_1
    SLICE_X112Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    11.213 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln144_fu_944_p2_carry/CO[1]
                         net (fo=10, routed)          0.832    12.045    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/CO[0]
    SLICE_X108Y83        LUT5 (Prop_lut5_I2_O)        0.332    12.377 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_10/O
                         net (fo=4, routed)           1.285    13.662    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ADDRBWRADDR[3]
    RAMB18_X5Y32         RAMB18E1                                     r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.641    18.296    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ap_clk
    RAMB18_X5Y32         RAMB18E1                                     r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.599    18.895    
                         clock uncertainty           -0.065    18.829    
    RAMB18_X5Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    18.263    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         18.263    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/image_computing/sobel_0/inst/CvtColor_U0/p_Val2_14_reg_354_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClk_int rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 5.633ns (83.291%)  route 1.130ns (16.709%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.562ns = ( 18.257 - 11.695 ) 
    Source Clock Delay      (SCD):    7.312ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.868     7.312    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/ap_clk
    DSP48_X3Y34          DSP48E1                                      r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      3.813    11.125 r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p/P[28]
                         net (fo=1, routed)           0.438    11.563    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p_1[28]
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_C[28]_P[22])
                                                      1.820    13.383 r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p/P[22]
                         net (fo=1, routed)           0.692    14.075    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/p_0_in[0]
    SLICE_X95Y85         FDRE                                         r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/p_Val2_14_reg_354_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.603    18.257    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/ap_clk
    SLICE_X95Y85         FDRE                                         r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/p_Val2_14_reg_354_reg[0]/C
                         clock pessimism              0.599    18.856    
                         clock uncertainty           -0.065    18.791    
    SLICE_X95Y85         FDRE (Setup_fdre_C_D)       -0.067    18.724    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/p_Val2_14_reg_354_reg[0]
  -------------------------------------------------------------------
                         required time                         18.724    
                         arrival time                         -14.075    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/t_V_2_reg_534_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClk_int rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.896ns (30.091%)  route 4.405ns (69.909%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.601ns = ( 18.296 - 11.695 ) 
    Source Clock Delay      (SCD):    7.302ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.858     7.302    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/ap_clk
    SLICE_X111Y84        FDRE                                         r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/t_V_2_reg_534_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.456     7.758 f  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/t_V_2_reg_534_reg[7]/Q
                         net (fo=21, routed)          1.198     8.957    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/Q[7]
    SLICE_X109Y82        LUT5 (Prop_lut5_I2_O)        0.124     9.081 f  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_29/O
                         net (fo=6, routed)           0.336     9.417    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/t_V_2_reg_534_reg[9]
    SLICE_X109Y83        LUT6 (Prop_lut6_I5_O)        0.124     9.541 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_37/O
                         net (fo=1, routed)           0.301     9.842    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_37_n_1
    SLICE_X111Y83        LUT6 (Prop_lut6_I5_O)        0.124     9.966 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_24/O
                         net (fo=3, routed)           0.306    10.271    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U_n_14
    SLICE_X112Y83        LUT6 (Prop_lut6_I0_O)        0.124    10.395 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln144_fu_944_p2_carry_i_1/O
                         net (fo=1, routed)           0.330    10.725    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln144_fu_944_p2_carry_i_1_n_1
    SLICE_X112Y84        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    11.213 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/icmp_ln144_fu_944_p2_carry/CO[1]
                         net (fo=10, routed)          0.684    11.897    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/CO[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.332    12.229 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_25/O
                         net (fo=2, routed)           0.508    12.737    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_25_n_1
    SLICE_X106Y82        LUT3 (Prop_lut3_I1_O)        0.124    12.861 r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg_i_4/O
                         net (fo=4, routed)           0.742    13.603    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ADDRBWRADDR[9]
    RAMB18_X5Y32         RAMB18E1                                     r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.641    18.296    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ap_clk
    RAMB18_X5Y32         RAMB18E1                                     r  design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.599    18.895    
                         clock uncertainty           -0.065    18.829    
    RAMB18_X5Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    18.263    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         18.263    
                         arrival time                         -13.603    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/image_computing/sobel_0/inst/CvtColor_U0/tmp_reg_359_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClk_int rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 5.633ns (82.833%)  route 1.167ns (17.167%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.562ns = ( 18.257 - 11.695 ) 
    Source Clock Delay      (SCD):    7.312ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.868     7.312    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/ap_clk
    DSP48_X3Y34          DSP48E1                                      r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      3.813    11.125 r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_dEe_U20/sobel_mac_muladd_dEe_DSP48_2_U/p/P[28]
                         net (fo=1, routed)           0.438    11.563    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p_1[28]
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_C[28]_P[21])
                                                      1.820    13.383 r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19/sobel_mac_muladd_cud_DSP48_1_U/p/P[21]
                         net (fo=1, routed)           0.730    14.112    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/sobel_mac_muladd_cud_U19_n_9
    SLICE_X94Y85         FDRE                                         r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/tmp_reg_359_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.603    18.257    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/ap_clk
    SLICE_X94Y85         FDRE                                         r  design_3_i/image_computing/sobel_0/inst/CvtColor_U0/tmp_reg_359_reg[0]/C
                         clock pessimism              0.599    18.856    
                         clock uncertainty           -0.065    18.791    
    SLICE_X94Y85         FDRE (Setup_fdre_C_D)       -0.016    18.775    design_3_i/image_computing/sobel_0/inst/CvtColor_U0/tmp_reg_359_reg[0]
  -------------------------------------------------------------------
                         required time                         18.775    
                         arrival time                         -14.112    
  -------------------------------------------------------------------
                         slack                                  4.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_3_i/image_computing/sobel_0/inst/img2_data_stream_0_s_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/image_computing/sobel_0/inst/img3_data_stream_2_s_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.722%)  route 0.321ns (63.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.869    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.895 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.634     2.529    design_3_i/image_computing/sobel_0/inst/img2_data_stream_0_s_U/U_fifo_w8_d2_A_ram/ap_clk
    SLICE_X106Y92        FDSE                                         r  design_3_i/image_computing/sobel_0/inst/img2_data_stream_0_s_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y92        FDSE (Prop_fdse_C_Q)         0.141     2.670 r  design_3_i/image_computing/sobel_0/inst/img2_data_stream_0_s_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]/Q
                         net (fo=2, routed)           0.321     2.991    design_3_i/image_computing/sobel_0/inst/img2_data_stream_0_s_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0]_0[0]
    SLICE_X107Y104       LUT4 (Prop_lut4_I0_O)        0.045     3.036 r  design_3_i/image_computing/sobel_0/inst/img2_data_stream_0_s_U/U_fifo_w8_d2_A_ram/SRL_SIG[0][0]_i_2/O
                         net (fo=1, routed)           0.000     3.036    design_3_i/image_computing/sobel_0/inst/img3_data_stream_2_s_U/U_fifo_w8_d2_A_ram/img2_data_stream_0_s_dout[0]
    SLICE_X107Y104       FDRE                                         r  design_3_i/image_computing/sobel_0/inst/img3_data_stream_2_s_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.198    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.227 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.991     3.218    design_3_i/image_computing/sobel_0/inst/img3_data_stream_2_s_U/U_fifo_w8_d2_A_ram/ap_clk
    SLICE_X107Y104       FDRE                                         r  design_3_i/image_computing/sobel_0/inst/img3_data_stream_2_s_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]/C
                         clock pessimism             -0.336     2.881    
    SLICE_X107Y104       FDRE (Hold_fdre_C_D)         0.092     2.973    design_3_i/image_computing/sobel_0/inst/img3_data_stream_2_s_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.973    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.280     1.855    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/CLK
    SLICE_X101Y70        FDRE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.141     1.996 r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.254     2.251    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD1
    SLICE_X100Y70        RAMD32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.315     2.181    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X100Y70        RAMD32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.312     1.868    
    SLICE_X100Y70        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.177    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.280     1.855    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/CLK
    SLICE_X101Y70        FDRE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.141     1.996 r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.254     2.251    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD1
    SLICE_X100Y70        RAMD32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.315     2.181    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X100Y70        RAMD32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.312     1.868    
    SLICE_X100Y70        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.177    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.280     1.855    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/CLK
    SLICE_X101Y70        FDRE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.141     1.996 r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.254     2.251    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD1
    SLICE_X100Y70        RAMD32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.315     2.181    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X100Y70        RAMD32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.312     1.868    
    SLICE_X100Y70        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.177    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.280     1.855    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/CLK
    SLICE_X101Y70        FDRE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.141     1.996 r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.254     2.251    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD1
    SLICE_X100Y70        RAMD32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.315     2.181    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X100Y70        RAMD32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.312     1.868    
    SLICE_X100Y70        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.177    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.280     1.855    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/CLK
    SLICE_X101Y70        FDRE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.141     1.996 r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.254     2.251    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD1
    SLICE_X100Y70        RAMD32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.315     2.181    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X100Y70        RAMD32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.312     1.868    
    SLICE_X100Y70        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.177    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.280     1.855    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/CLK
    SLICE_X101Y70        FDRE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.141     1.996 r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.254     2.251    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD1
    SLICE_X100Y70        RAMD32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.315     2.181    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X100Y70        RAMD32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.312     1.868    
    SLICE_X100Y70        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.177    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.280     1.855    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/CLK
    SLICE_X101Y70        FDRE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.141     1.996 r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.254     2.251    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD1
    SLICE_X100Y70        RAMS32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.315     2.181    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X100Y70        RAMS32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.312     1.868    
    SLICE_X100Y70        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.177    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.687%)  route 0.254ns (64.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.280     1.855    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/CLK
    SLICE_X101Y70        FDRE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.141     1.996 r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.254     2.251    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD1
    SLICE_X100Y70        RAMS32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.315     2.181    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X100Y70        RAMS32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.312     1.868    
    SLICE_X100Y70        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.177    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.445%)  route 0.208ns (59.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.253     1.828    design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X110Y71        FDRE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.141     1.969 r  design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.208     2.177    design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X108Y71        RAMD32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.288     2.154    design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X108Y71        RAMD32                                       r  design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
                         clock pessimism             -0.290     1.863    
    SLICE_X108Y71        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.103    design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_int
Waveform(ns):       { 0.000 4.678 }
Period(ns):         11.695
Sources:            { design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         11.695      8.008      DSP48_X3Y33     design_3_i/image_computing/sobel_0/inst/CvtColor_U0/mul_ln703_reg_344_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         11.695      8.751      RAMB18_X5Y34    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         11.695      8.751      RAMB18_X5Y35    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         11.695      8.751      RAMB18_X5Y32    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.695      8.751      RAMB36_X5Y14    design_3_i/image_computing/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         11.695      8.751      RAMB36_X5Y24    design_3_i/image_computing/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.695      9.119      RAMB18_X5Y34    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_3_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.695      9.119      RAMB18_X5Y35    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_4_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.695      9.119      RAMB18_X5Y32    design_3_i/image_computing/sobel_0/inst/Sobel_1_U0/grp_Filter2D_fu_26/k_buf_0_val_5_U/Filter2D_k_buf_0_eOg_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.695      9.119      RAMB36_X5Y14    design_3_i/image_computing/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        11.695      40.938     PLLE2_ADV_X1Y0  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         7.017       4.017      PLLE2_ADV_X1Y0  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         7.017       4.017      PLLE2_ADV_X1Y0  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.017       5.767      SLICE_X100Y70   design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.017       5.767      SLICE_X100Y70   design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.017       5.767      SLICE_X100Y70   design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.017       5.767      SLICE_X100Y70   design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.017       5.767      SLICE_X100Y70   design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.017       5.767      SLICE_X100Y70   design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.017       5.767      SLICE_X100Y70   design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.017       5.767      SLICE_X100Y70   design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         4.678       1.678      PLLE2_ADV_X1Y0  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         4.678       1.678      PLLE2_ADV_X1Y0  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.678       3.428      SLICE_X100Y70   design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.678       3.428      SLICE_X100Y70   design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.678       3.428      SLICE_X100Y70   design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.678       3.428      SLICE_X100Y70   design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.678       3.428      SLICE_X100Y70   design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.678       3.428      SLICE_X100Y70   design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.678       3.428      SLICE_X100Y70   design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.678       3.428      SLICE_X100Y70   design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 5.847 }
Period(ns):         11.695
Sources:            { design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         11.695      10.446     PLLE2_ADV_X1Y0  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         11.695      10.446     PLLE2_ADV_X1Y0  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        11.695      40.938     PLLE2_ADV_X1Y0  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       11.695      148.305    PLLE2_ADV_X1Y0  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 5.847 }
Period(ns):         11.695
Sources:            { design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         11.695      9.540      BUFGCTRL_X0Y0   design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         11.695      10.028     OLOGIC_X1Y128   design_3_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         11.695      10.028     OLOGIC_X1Y127   design_3_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         11.695      10.028     OLOGIC_X1Y126   design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         11.695      10.028     OLOGIC_X1Y125   design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         11.695      10.028     OLOGIC_X1Y130   design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         11.695      10.028     OLOGIC_X1Y129   design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         11.695      10.028     OLOGIC_X1Y122   design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         11.695      10.028     OLOGIC_X1Y121   design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         11.695      10.446     PLLE2_ADV_X1Y0  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       11.695      148.305    PLLE2_ADV_X1Y0  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.169 }
Period(ns):         2.339
Sources:            { design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.339       0.184      BUFGCTRL_X0Y1   design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.339       0.672      OLOGIC_X1Y128   design_3_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.339       0.672      OLOGIC_X1Y127   design_3_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.339       0.672      OLOGIC_X1Y126   design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.339       0.672      OLOGIC_X1Y125   design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.339       0.672      OLOGIC_X1Y130   design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.339       0.672      OLOGIC_X1Y129   design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.339       0.672      OLOGIC_X1Y122   design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.339       0.672      OLOGIC_X1Y121   design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.339       1.090      PLLE2_ADV_X1Y0  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.339       157.661    PLLE2_ADV_X1Y0  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_3_clk_wiz_0_0
  To Clock:  clk_out1_design_3_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_3_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   design_3_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  design_3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  design_3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_3_clk_wiz_0_0
  To Clock:  clkfbout_design_3_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_3_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_3_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_3_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        6.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClkIO rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 0.419ns (6.129%)  route 6.417ns (93.871%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.319ns = ( 22.014 - 11.695 ) 
    Source Clock Delay      (SCD):    7.487ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        2.043     7.487    design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.419     7.906 r  design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.417    14.323    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.634    18.289    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.372 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    20.092    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.183 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    22.014    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.484    22.498    
                         clock uncertainty           -0.209    22.289    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    21.265    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.265    
                         arrival time                         -14.323    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClkIO rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 0.419ns (6.248%)  route 6.287ns (93.752%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.316ns = ( 22.011 - 11.695 ) 
    Source Clock Delay      (SCD):    7.487ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        2.043     7.487    design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.419     7.906 r  design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.287    14.193    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.634    18.289    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.372 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    20.092    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.183 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    22.011    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.484    22.495    
                         clock uncertainty           -0.209    22.286    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    21.262    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         21.262    
                         arrival time                         -14.193    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClkIO rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 0.419ns (6.294%)  route 6.239ns (93.706%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.319ns = ( 22.014 - 11.695 ) 
    Source Clock Delay      (SCD):    7.487ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        2.043     7.487    design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.419     7.906 r  design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.239    14.145    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.634    18.289    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.372 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    20.092    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.183 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    22.014    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.484    22.498    
                         clock uncertainty           -0.209    22.289    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    21.265    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         21.265    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClkIO rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 0.419ns (6.421%)  route 6.106ns (93.579%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.318ns = ( 22.013 - 11.695 ) 
    Source Clock Delay      (SCD):    7.487ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        2.043     7.487    design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.419     7.906 r  design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.106    14.012    design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.634    18.289    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.372 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    20.092    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.183 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    22.013    design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.484    22.497    
                         clock uncertainty           -0.209    22.288    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    21.264    design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.264    
                         arrival time                         -14.012    
  -------------------------------------------------------------------
                         slack                                  7.252    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClkIO rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 0.419ns (6.561%)  route 5.968ns (93.439%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.318ns = ( 22.013 - 11.695 ) 
    Source Clock Delay      (SCD):    7.487ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        2.043     7.487    design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.419     7.906 r  design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.968    13.874    design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.634    18.289    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.372 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    20.092    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.183 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    22.013    design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.484    22.497    
                         clock uncertainty           -0.209    22.288    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    21.264    design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         21.264    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                  7.390    

Slack (MET) :             7.409ns  (required time - arrival time)
  Source:                 design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClkIO rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 0.419ns (6.582%)  route 5.947ns (93.418%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.316ns = ( 22.011 - 11.695 ) 
    Source Clock Delay      (SCD):    7.487ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        2.043     7.487    design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.419     7.906 r  design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.947    13.853    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.634    18.289    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.372 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    20.092    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.183 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    22.011    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.484    22.495    
                         clock uncertainty           -0.209    22.286    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    21.262    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.262    
                         arrival time                         -13.853    
  -------------------------------------------------------------------
                         slack                                  7.409    

Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClkIO rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 0.419ns (6.591%)  route 5.938ns (93.409%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.318ns = ( 22.013 - 11.695 ) 
    Source Clock Delay      (SCD):    7.487ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        2.043     7.487    design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.419     7.906 r  design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.938    13.844    design_3_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.634    18.289    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.372 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    20.092    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.183 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    22.013    design_3_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.484    22.497    
                         clock uncertainty           -0.209    22.288    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    21.264    design_3_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.264    
                         arrival time                         -13.844    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClkIO rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 0.419ns (6.749%)  route 5.790ns (93.251%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.318ns = ( 22.013 - 11.695 ) 
    Source Clock Delay      (SCD):    7.487ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        2.043     7.487    design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.419     7.906 r  design_3_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.790    13.696    design_3_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.634    18.289    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.372 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    20.092    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.183 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    22.013    design_3_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.484    22.497    
                         clock uncertainty           -0.209    22.288    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    21.264    design_3_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         21.264    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                  7.568    

Slack (MET) :             8.135ns  (required time - arrival time)
  Source:                 design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClkIO rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 0.419ns (7.140%)  route 5.450ns (92.860%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.318ns = ( 22.013 - 11.695 ) 
    Source Clock Delay      (SCD):    7.487ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        2.043     7.487    design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y121       FDSE                                         r  design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDSE (Prop_fdse_C_Q)         0.419     7.906 r  design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           5.450    13.356    design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.634    18.289    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.372 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    20.092    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.183 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    22.013    design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.484    22.497    
                         clock uncertainty           -0.209    22.288    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.797    21.491    design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         21.491    
                         arrival time                         -13.356    
  -------------------------------------------------------------------
                         slack                                  8.135    

Slack (MET) :             8.266ns  (required time - arrival time)
  Source:                 design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClkIO rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 0.518ns (8.758%)  route 5.396ns (91.242%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.316ns = ( 22.011 - 11.695 ) 
    Source Clock Delay      (SCD):    7.481ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        2.037     7.481    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.518     7.999 r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           5.396    13.396    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y126        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.634    18.289    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.372 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    20.092    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.183 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    22.011    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.484    22.495    
                         clock uncertainty           -0.209    22.286    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    21.661    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.661    
                         arrival time                         -13.396    
  -------------------------------------------------------------------
                         slack                                  8.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.385ns (9.235%)  route 3.784ns (90.765%))
  Logic Levels:           0  
  Clock Path Skew:        4.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.416ns
    Source Clock Delay      (SCD):    6.808ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.049    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.133 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.093    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.011 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858     4.869    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.960 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.848     6.808    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y128       FDSE                                         r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDSE (Prop_fdse_C_Q)         0.385     7.193 r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.784    10.977    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y129        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.831     7.275    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.363 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.246    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.347 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068    11.416    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.484    10.931    
                         clock uncertainty            0.209    11.140    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.202    10.938    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        -10.938    
                         arrival time                          10.977    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.418ns (9.625%)  route 3.925ns (90.375%))
  Logic Levels:           0  
  Clock Path Skew:        4.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.416ns
    Source Clock Delay      (SCD):    6.808ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.049    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.133 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.093    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.011 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858     4.869    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.960 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.848     6.808    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y128       FDSE                                         r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDSE (Prop_fdse_C_Q)         0.418     7.226 r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.925    11.151    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.831     7.275    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.363 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.246    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.347 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068    11.416    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.484    10.931    
                         clock uncertainty            0.209    11.140    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063    11.077    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -11.077    
                         arrival time                          11.151    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.418ns (9.491%)  route 3.986ns (90.509%))
  Logic Levels:           0  
  Clock Path Skew:        4.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.412ns
    Source Clock Delay      (SCD):    6.805ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.049    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.133 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.093    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.011 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858     4.869    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.960 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.845     6.805    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.418     7.223 r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.986    11.209    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.831     7.275    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.363 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.246    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.347 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064    11.412    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.484    10.927    
                         clock uncertainty            0.209    11.136    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063    11.073    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -11.073    
                         arrival time                          11.209    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 0.418ns (9.404%)  route 4.027ns (90.596%))
  Logic Levels:           0  
  Clock Path Skew:        4.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.412ns
    Source Clock Delay      (SCD):    6.803ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.049    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.133 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.093    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.011 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858     4.869    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.960 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.843     6.803    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.418     7.221 r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.027    11.248    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.831     7.275    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.363 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.246    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.347 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064    11.412    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.484    10.927    
                         clock uncertainty            0.209    11.136    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063    11.073    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -11.073    
                         arrival time                          11.248    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.418ns (9.400%)  route 4.029ns (90.600%))
  Logic Levels:           0  
  Clock Path Skew:        4.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.416ns
    Source Clock Delay      (SCD):    6.808ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.049    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.133 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.093    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.011 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858     4.869    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.960 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.848     6.808    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y128       FDRE                                         r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.418     7.226 r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.029    11.255    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.831     7.275    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.363 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.246    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.347 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.068    11.416    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.484    10.931    
                         clock uncertainty            0.209    11.140    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063    11.077    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -11.077    
                         arrival time                          11.255    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.418ns (9.381%)  route 4.038ns (90.619%))
  Logic Levels:           0  
  Clock Path Skew:        4.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.414ns
    Source Clock Delay      (SCD):    6.806ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887     0.887 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.049    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.133 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.093    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.011 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858     4.869    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.960 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.846     6.806    design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y122       FDSE                                         r  design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDSE (Prop_fdse_C_Q)         0.418     7.224 r  design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           4.038    11.262    design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.831     7.275    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.363 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.246    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.347 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066    11.414    design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.484    10.929    
                         clock uncertainty            0.209    11.138    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063    11.075    design_3_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -11.075    
                         arrival time                          11.262    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.148ns (6.504%)  route 2.128ns (93.496%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.869    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.895 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.708     2.604    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y128       FDSE                                         r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDSE (Prop_fdse_C_Q)         0.148     2.752 r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.128     4.879    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y129        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.198    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.227 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.869     3.096    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.149 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     3.741    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.770 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     4.752    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.331     4.420    
                         clock uncertainty            0.209     4.629    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.035     4.594    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -4.594    
                         arrival time                           4.879    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.148ns (6.485%)  route 2.134ns (93.515%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    2.604ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.869    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.895 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.708     2.604    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y128       FDRE                                         r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.148     2.752 r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.134     4.886    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.198    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.227 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.869     3.096    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.149 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     3.741    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.770 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     4.752    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.331     4.420    
                         clock uncertainty            0.209     4.629    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     4.595    design_3_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -4.595    
                         arrival time                           4.886    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.164ns (7.009%)  route 2.176ns (92.991%))
  Logic Levels:           0  
  Clock Path Skew:        1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.750ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.869    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.895 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.705     2.601    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDRE                                         r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.164     2.765 r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.176     4.940    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y126        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.198    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.227 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.869     3.096    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.149 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     3.741    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.770 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     4.750    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.331     4.418    
                         clock uncertainty            0.209     4.627    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     4.646    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -4.646    
                         arrival time                           4.940    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.847ns period=11.695ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.164ns (7.001%)  route 2.178ns (92.999%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.750ns
    Source Clock Delay      (SCD):    2.602ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.869    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.895 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.706     2.602    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.164     2.766 r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.178     4.944    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y126        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.198    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.227 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.869     3.096    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.149 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     3.741    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.770 r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     4.750    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.331     4.418    
                         clock uncertainty            0.209     4.627    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.646    design_3_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -4.646    
                         arrival time                           4.944    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        8.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClk_int rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 0.478ns (19.747%)  route 1.943ns (80.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 16.463 - 11.695 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.806     5.204    design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y77        FDPE                                         r  design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478     5.682 f  design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.943     7.625    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X111Y63        FDPE                                         f  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.757    16.463    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X111Y63        FDPE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    16.850    
                         clock uncertainty           -0.065    16.785    
    SLICE_X111Y63        FDPE (Recov_fdpe_C_PRE)     -0.530    16.255    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         16.255    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  8.630    

Slack (MET) :             9.390ns  (required time - arrival time)
  Source:                 design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClk_int rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.478ns (28.962%)  route 1.172ns (71.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 16.453 - 11.695 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.806     5.204    design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y77        FDPE                                         r  design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478     5.682 f  design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.172     6.855    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X111Y73        FDPE                                         f  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.747    16.453    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X111Y73        FDPE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    16.840    
                         clock uncertainty           -0.065    16.775    
    SLICE_X111Y73        FDPE (Recov_fdpe_C_PRE)     -0.530    16.245    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         16.245    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  9.390    

Slack (MET) :             9.476ns  (required time - arrival time)
  Source:                 design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClk_int rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.478ns (30.447%)  route 1.092ns (69.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 16.460 - 11.695 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.806     5.204    design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y77        FDPE                                         r  design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478     5.682 f  design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.092     6.774    design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X108Y67        FDPE                                         f  design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.754    16.460    design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X108Y67        FDPE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    16.847    
                         clock uncertainty           -0.065    16.782    
    SLICE_X108Y67        FDPE (Recov_fdpe_C_PRE)     -0.532    16.250    design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         16.250    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  9.476    

Slack (MET) :             9.974ns  (required time - arrival time)
  Source:                 design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClk_int rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.663ns = ( 18.358 - 11.695 ) 
    Source Clock Delay      (SCD):    7.327ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.883     7.327    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     7.805 f  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     8.385    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y48        FDCE                                         f  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.703    18.358    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y48        FDCE                                         r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.642    19.000    
                         clock uncertainty           -0.065    18.935    
    SLICE_X113Y48        FDCE (Recov_fdce_C_CLR)     -0.576    18.359    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  9.974    

Slack (MET) :             9.974ns  (required time - arrival time)
  Source:                 design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClk_int rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.663ns = ( 18.358 - 11.695 ) 
    Source Clock Delay      (SCD):    7.327ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.883     7.327    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     7.805 f  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     8.385    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y48        FDCE                                         f  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.703    18.358    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y48        FDCE                                         r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.642    19.000    
                         clock uncertainty           -0.065    18.935    
    SLICE_X113Y48        FDCE (Recov_fdce_C_CLR)     -0.576    18.359    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  9.974    

Slack (MET) :             9.974ns  (required time - arrival time)
  Source:                 design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClk_int rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.663ns = ( 18.358 - 11.695 ) 
    Source Clock Delay      (SCD):    7.327ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.883     7.327    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     7.805 f  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     8.385    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y48        FDCE                                         f  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.703    18.358    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y48        FDCE                                         r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.642    19.000    
                         clock uncertainty           -0.065    18.935    
    SLICE_X113Y48        FDCE (Recov_fdce_C_CLR)     -0.576    18.359    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  9.974    

Slack (MET) :             10.020ns  (required time - arrival time)
  Source:                 design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.695ns  (PixelClk_int rise@11.695ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.663ns = ( 18.358 - 11.695 ) 
    Source Clock Delay      (SCD):    7.327ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.930     0.930 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.215    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.304 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.367    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.398 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.343    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.444 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.883     7.327    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     7.805 f  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     8.385    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y48        FDPE                                         f  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     11.695    11.695 r  
    N18                                               0.000    11.695 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    11.695    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.887    12.582 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    13.744    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    13.828 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    14.788    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    15.706 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    16.564    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.655 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        1.703    18.358    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y48        FDPE                                         r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.642    19.000    
                         clock uncertainty           -0.065    18.935    
    SLICE_X113Y48        FDPE (Recov_fdpe_C_PRE)     -0.530    18.405    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         18.405    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                 10.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.869    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.895 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.643     2.538    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     2.686 f  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     2.869    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y48        FDCE                                         f  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.198    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.227 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.914     3.141    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y48        FDCE                                         r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.590     2.551    
    SLICE_X113Y48        FDCE (Remov_fdce_C_CLR)     -0.145     2.406    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.869    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.895 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.643     2.538    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     2.686 f  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     2.869    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y48        FDCE                                         f  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.198    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.227 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.914     3.141    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y48        FDCE                                         r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.590     2.551    
    SLICE_X113Y48        FDCE (Remov_fdce_C_CLR)     -0.145     2.406    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.869    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.895 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.643     2.538    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     2.686 f  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     2.869    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y48        FDCE                                         f  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.198    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.227 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.914     3.141    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y48        FDCE                                         r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.590     2.551    
    SLICE_X113Y48        FDCE (Remov_fdce_C_CLR)     -0.145     2.406    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.869    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.895 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.643     2.538    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     2.686 f  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     2.869    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y48        FDPE                                         f  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.198    design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.227 r  design_3_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=2204, routed)        0.914     3.141    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X113Y48        FDPE                                         r  design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.590     2.551    
    SLICE_X113Y48        FDPE (Remov_fdpe_C_PRE)     -0.148     2.403    design_3_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.148ns (24.068%)  route 0.467ns (75.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.253     1.828    design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y77        FDPE                                         r  design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     1.976 f  design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.467     2.443    design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X108Y67        FDPE                                         f  design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.292     2.158    design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X108Y67        FDPE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.867    
    SLICE_X108Y67        FDPE (Remov_fdpe_C_PRE)     -0.124     1.743    design_3_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.148ns (23.702%)  route 0.476ns (76.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.253     1.828    design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y77        FDPE                                         r  design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     1.976 f  design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.476     2.453    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X111Y73        FDPE                                         f  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.285     2.151    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X111Y73        FDPE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.860    
    SLICE_X111Y73        FDPE (Remov_fdpe_C_PRE)     -0.148     1.712    design_3_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Destination:            design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@4.678ns period=11.695ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.148ns (15.835%)  route 0.787ns (84.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.451     0.451 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.891    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.942 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.305    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.575 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.253     1.828    design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y77        FDPE                                         r  design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     1.976 f  design_3_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.787     2.763    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X111Y63        FDPE                                         f  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    N18                  IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.979    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.033 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.435    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.866 r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.295     2.161    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X111Y63        FDPE                                         r  design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.870    
    SLICE_X111Y63        FDPE (Remov_fdpe_C_PRE)     -0.148     1.722    design_3_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  1.041    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_3_i/dvi2rgb_0/U0/RefClk
  To Clock:  design_3_i/dvi2rgb_0/U0/RefClk

Setup :            0  Failing Endpoints,  Worst Slack        3.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@5.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.478ns (48.400%)  route 0.510ns (51.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 6.674 - 5.000 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.852     1.852    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y79        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.478     2.330 f  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.510     2.840    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.674     6.674    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.154     6.828    
                         clock uncertainty           -0.065     6.763    
    SLICE_X112Y78        FDPE (Recov_fdpe_C_PRE)     -0.532     6.231    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.231    
                         arrival time                          -2.840    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@5.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.478ns (48.400%)  route 0.510ns (51.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 6.674 - 5.000 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.852     1.852    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y79        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.478     2.330 f  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.510     2.840    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.674     6.674    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.154     6.828    
                         clock uncertainty           -0.065     6.763    
    SLICE_X112Y78        FDPE (Recov_fdpe_C_PRE)     -0.490     6.273    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.273    
                         arrival time                          -2.840    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@5.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 6.672 - 5.000 ) 
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.847     1.847    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDPE (Prop_fdpe_C_Q)         0.419     2.266 f  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343     2.609    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X113Y77        FDCE                                         f  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.672     6.672    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDCE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.154     6.826    
                         clock uncertainty           -0.065     6.761    
    SLICE_X113Y77        FDCE (Recov_fdce_C_CLR)     -0.580     6.181    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          6.181    
                         arrival time                          -2.609    
  -------------------------------------------------------------------
                         slack                                  3.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.624     0.624    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDPE (Prop_fdpe_C_Q)         0.128     0.752 f  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119     0.871    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X113Y77        FDCE                                         f  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.895     0.895    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDCE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.256     0.639    
    SLICE_X113Y77        FDCE (Remov_fdce_C_CLR)     -0.146     0.493    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.093%)  route 0.204ns (57.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.627     0.627    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y79        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.148     0.775 f  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.204     0.978    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.896     0.896    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.256     0.640    
    SLICE_X112Y78        FDPE (Remov_fdpe_C_PRE)     -0.124     0.516    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock design_3_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns - design_3_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.093%)  route 0.204ns (57.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.627ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.627     0.627    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y79        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDPE (Prop_fdpe_C_Q)         0.148     0.775 f  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.204     0.978    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X112Y78        FDPE                                         f  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_3_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_3_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.896     0.896    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y78        FDPE                                         r  design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.256     0.640    
    SLICE_X112Y78        FDPE (Remov_fdpe_C_PRE)     -0.124     0.516    design_3_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.463    





