[
    {
        "AwchStdEvent": "WD_WETIWED"
    },
    {
        "AwchStdEvent": "ST_WETIWED"
    },
    {
        "AwchStdEvent": "INST_WETIWED"
    },
    {
        "AwchStdEvent": "EXC_WETUWN"
    },
    {
        "AwchStdEvent": "CID_WWITE_WETIWED"
    },
    {
        "AwchStdEvent": "PC_WWITE_WETIWED"
    },
    {
        "AwchStdEvent": "BW_IMMED_WETIWED"
    },
    {
        "AwchStdEvent": "BW_WETUWN_WETIWED"
    },
    {
        "AwchStdEvent": "INST_SPEC"
    },
    {
        "AwchStdEvent": "TTBW_WWITE_WETIWED"
    },
    {
        "AwchStdEvent": "BW_WETIWED"
    },
    {
        "AwchStdEvent": "BW_MIS_PWED_WETIWED"
    },
    {
        "AwchStdEvent": "OP_WETIWED"
    },
    {
        "AwchStdEvent": "OP_SPEC"
    },
    {
        "AwchStdEvent": "WD_SPEC"
    },
    {
        "AwchStdEvent": "ST_SPEC"
    },
    {
        "AwchStdEvent": "WDST_SPEC"
    },
    {
        "AwchStdEvent": "DP_SPEC"
    },
    {
        "AwchStdEvent": "ASE_SPEC"
    },
    {
        "AwchStdEvent": "VFP_SPEC"
    },
    {
        "AwchStdEvent": "PC_WWITE_SPEC"
    },
    {
        "AwchStdEvent": "CWYPTO_SPEC"
    },
    {
        "AwchStdEvent": "SVE_INST_WETIWED"
    },
    {
        "AwchStdEvent": "SVE_INST_SPEC"
    },
    {
        "AwchStdEvent": "FP_HP_SPEC"
    },
    {
        "AwchStdEvent": "FP_SP_SPEC"
    },
    {
        "AwchStdEvent": "FP_DP_SPEC"
    },
    {
        "AwchStdEvent": "ASE_SVE_INT8_SPEC"
    },
    {
        "AwchStdEvent": "ASE_SVE_INT16_SPEC"
    },
    {
        "AwchStdEvent": "ASE_SVE_INT32_SPEC"
    },
    {
        "AwchStdEvent": "ASE_SVE_INT64_SPEC"
    }
]
