00:17:18 INFO  : Registering command handlers for SDK TCF services
00:17:19 INFO  : Launching XSCT server: xsct.bat -interactive D:\studia\Systemy_Dedykowane_w_Ukladach_Programowalnych\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
00:17:22 INFO  : XSCT server has started successfully.
00:17:23 INFO  : Successfully done setting XSCT server connection channel  
00:17:23 INFO  : Processing command line option -hwspec D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
00:17:23 INFO  : Successfully done setting SDK workspace  
00:51:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:51:46 INFO  : FPGA configured successfully with bitstream "D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:52:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:52:16 INFO  : 'fpga -state' command is executed.
00:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:17 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:52:17 INFO  : 'jtag frequency' command is executed.
00:52:17 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:17 INFO  : Context for 'APU' is selected.
00:52:17 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:52:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:17 INFO  : Context for 'APU' is selected.
00:52:17 INFO  : 'stop' command is executed.
00:52:17 INFO  : 'ps7_init' command is executed.
00:52:17 INFO  : 'ps7_post_config' command is executed.
00:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:18 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:18 INFO  : 'con' command is executed.
00:52:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:52:18 INFO  : Disconnected from the channel tcfchan#1.
01:01:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:01:17 INFO  : FPGA configured successfully with bitstream "D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:02:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:02:01 INFO  : 'fpga -state' command is executed.
01:02:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:02:02 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:02:02 INFO  : 'jtag frequency' command is executed.
01:02:02 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:02:02 INFO  : Context for 'APU' is selected.
01:02:02 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:02:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:02:02 INFO  : Context for 'APU' is selected.
01:02:02 INFO  : 'stop' command is executed.
01:02:03 INFO  : 'ps7_init' command is executed.
01:02:03 INFO  : 'ps7_post_config' command is executed.
01:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:03 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:02:03 INFO  : 'configparams force-mem-access 0' command is executed.
01:02:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:03 INFO  : 'con' command is executed.
01:02:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:02:03 INFO  : Disconnected from the channel tcfchan#2.
01:32:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:32:03 INFO  : FPGA configured successfully with bitstream "D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:32:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:32:14 INFO  : 'fpga -state' command is executed.
01:32:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:14 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:32:14 INFO  : 'jtag frequency' command is executed.
01:32:14 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:32:14 INFO  : Context for 'APU' is selected.
01:32:14 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:32:14 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:14 INFO  : Context for 'APU' is selected.
01:32:15 INFO  : 'stop' command is executed.
01:32:15 INFO  : 'ps7_init' command is executed.
01:32:15 INFO  : 'ps7_post_config' command is executed.
01:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:15 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:32:15 INFO  : 'configparams force-mem-access 0' command is executed.
01:32:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:15 INFO  : 'con' command is executed.
01:32:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:32:15 INFO  : Disconnected from the channel tcfchan#3.
13:37:59 INFO  : Registering command handlers for SDK TCF services
13:38:00 INFO  : Launching XSCT server: xsct.bat -interactive D:\studia\Systemy_Dedykowane_w_Ukladach_Programowalnych\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
13:38:05 INFO  : XSCT server has started successfully.
13:38:08 INFO  : Successfully done setting XSCT server connection channel  
13:38:08 INFO  : Successfully done setting SDK workspace  
13:38:08 INFO  : Processing command line option -hwspec D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
13:38:08 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
13:38:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655465831004,  Project:1655417324731
13:38:14 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
13:38:38 INFO  : Copied contents of D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
13:38:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:38:47 INFO  : 
13:38:48 INFO  : Updating hardware inferred compiler options for lidar_app.
13:38:48 INFO  : Clearing existing target manager status.
13:48:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
13:48:42 INFO  : FPGA configured successfully with bitstream "D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
13:49:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
13:49:05 INFO  : 'fpga -state' command is executed.
13:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:05 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
13:49:05 INFO  : 'jtag frequency' command is executed.
13:49:05 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:05 INFO  : Context for 'APU' is selected.
13:49:05 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
13:49:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:05 INFO  : Context for 'APU' is selected.
13:49:05 INFO  : 'stop' command is executed.
13:49:06 INFO  : 'ps7_init' command is executed.
13:49:06 INFO  : 'ps7_post_config' command is executed.
13:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:06 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:06 INFO  : 'con' command is executed.
13:49:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

13:49:06 INFO  : Disconnected from the channel tcfchan#1.
13:49:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
13:49:53 INFO  : 'fpga -state' command is executed.
13:49:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:53 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
13:49:53 INFO  : 'jtag frequency' command is executed.
13:49:53 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:53 INFO  : Context for 'APU' is selected.
13:49:55 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
13:49:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:55 INFO  : Context for 'APU' is selected.
13:49:55 INFO  : 'stop' command is executed.
13:49:56 INFO  : 'ps7_init' command is executed.
13:49:56 INFO  : 'ps7_post_config' command is executed.
13:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:56 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:56 INFO  : 'con' command is executed.
13:49:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

13:49:56 INFO  : Disconnected from the channel tcfchan#2.
13:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
13:50:44 INFO  : 'fpga -state' command is executed.
13:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:44 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
13:50:44 INFO  : 'jtag frequency' command is executed.
13:50:44 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:50:44 INFO  : Context for 'APU' is selected.
13:50:44 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
13:50:44 INFO  : 'configparams force-mem-access 1' command is executed.
13:50:45 INFO  : Context for 'APU' is selected.
13:50:45 INFO  : 'stop' command is executed.
13:50:45 INFO  : 'ps7_init' command is executed.
13:50:45 INFO  : 'ps7_post_config' command is executed.
13:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:45 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:50:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:50:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:45 INFO  : 'con' command is executed.
13:50:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

13:50:45 INFO  : Disconnected from the channel tcfchan#3.
21:27:27 INFO  : Registering command handlers for SDK TCF services
21:27:28 INFO  : Launching XSCT server: xsct.bat -interactive D:\studia\Systemy_Dedykowane_w_Ukladach_Programowalnych\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
21:27:32 INFO  : XSCT server has started successfully.
21:27:35 INFO  : Successfully done setting XSCT server connection channel  
21:27:35 INFO  : Successfully done setting SDK workspace  
21:27:35 INFO  : Processing command line option -hwspec D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
21:27:35 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
21:27:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655493970527,  Project:1655465831004
21:27:41 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
21:27:41 INFO  : Copied contents of D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
21:27:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:27:50 INFO  : 
21:27:51 INFO  : Updating hardware inferred compiler options for lidar_app.
21:27:51 INFO  : Clearing existing target manager status.
21:28:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:28:41 INFO  : FPGA configured successfully with bitstream "D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
21:29:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:29:26 INFO  : 'fpga -state' command is executed.
21:29:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:26 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
21:29:26 INFO  : 'jtag frequency' command is executed.
21:29:26 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:26 INFO  : Context for 'APU' is selected.
21:29:26 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
21:29:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:26 INFO  : Context for 'APU' is selected.
21:29:26 INFO  : 'stop' command is executed.
21:29:27 INFO  : 'ps7_init' command is executed.
21:29:27 INFO  : 'ps7_post_config' command is executed.
21:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:27 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:27 INFO  : 'con' command is executed.
21:29:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

21:29:27 INFO  : Disconnected from the channel tcfchan#1.
21:30:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:30:34 INFO  : 'fpga -state' command is executed.
21:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:35 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
21:30:35 INFO  : 'jtag frequency' command is executed.
21:30:35 INFO  : Sourcing of 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:35 INFO  : Context for 'APU' is selected.
21:30:37 INFO  : Hardware design information is loaded from 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
21:30:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:37 INFO  : Context for 'APU' is selected.
21:30:37 INFO  : 'stop' command is executed.
21:30:37 INFO  : 'ps7_init' command is executed.
21:30:37 INFO  : 'ps7_post_config' command is executed.
21:30:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:30:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:37 INFO  : The application 'D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:38 INFO  : 'con' command is executed.
21:30:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

21:30:38 INFO  : Disconnected from the channel tcfchan#2.
21:46:09 INFO  : Registering command handlers for SDK TCF services
21:46:10 INFO  : Launching XSCT server: xsct.bat -interactive D:\studia\Systemy_Dedykowane_w_Ukladach_Programowalnych\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
21:46:14 INFO  : XSCT server has started successfully.
21:46:15 INFO  : Successfully done setting XSCT server connection channel  
21:46:15 INFO  : Successfully done setting SDK workspace  
21:46:15 INFO  : Processing command line option -hwspec D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
21:46:15 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
00:56:04 INFO  : Registering command handlers for SDK TCF services
00:56:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
00:56:09 INFO  : XSCT server has started successfully.
00:56:09 INFO  : Successfully done setting XSCT server connection channel  
00:56:11 INFO  : Successfully done setting SDK workspace  
00:56:11 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
00:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:57:15 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:00:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:00:01 INFO  : 'fpga -state' command is executed.
01:00:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:01 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:00:01 INFO  : 'jtag frequency' command is executed.
01:00:01 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:01 INFO  : Context for 'APU' is selected.
01:00:01 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:00:01 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:01 INFO  : Context for 'APU' is selected.
01:00:02 INFO  : 'stop' command is executed.
01:00:02 INFO  : 'ps7_init' command is executed.
01:00:02 INFO  : 'ps7_post_config' command is executed.
01:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:02 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:02 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:02 INFO  : 'con' command is executed.
01:00:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:00:02 INFO  : Disconnected from the channel tcfchan#1.
02:19:45 INFO  : Registering command handlers for SDK TCF services
02:19:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
02:19:50 INFO  : XSCT server has started successfully.
02:19:50 INFO  : Successfully done setting XSCT server connection channel  
02:19:50 INFO  : Successfully done setting SDK workspace  
02:19:50 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
02:19:50 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_1.
02:19:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655511310418,  Project:1655506185694
02:19:57 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_1' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
02:19:57 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_1\system.hdf.
02:20:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:20:02 INFO  : Clearing existing target manager status.
02:20:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:20:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:20:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:20:33 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
02:20:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:20:41 INFO  : 'fpga -state' command is executed.
02:20:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:41 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:20:41 INFO  : 'jtag frequency' command is executed.
02:20:41 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:20:41 INFO  : Context for 'APU' is selected.
02:20:41 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:20:41 INFO  : 'configparams force-mem-access 1' command is executed.
02:20:41 INFO  : Context for 'APU' is selected.
02:20:42 INFO  : 'stop' command is executed.
02:20:42 INFO  : 'ps7_init' command is executed.
02:20:42 INFO  : 'ps7_post_config' command is executed.
02:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:42 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
02:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:42 INFO  : 'con' command is executed.
02:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:20:42 INFO  : Disconnected from the channel tcfchan#1.
02:21:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:21:05 INFO  : 'fpga -state' command is executed.
02:21:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:21:05 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:21:05 INFO  : 'jtag frequency' command is executed.
02:21:05 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:21:05 INFO  : Context for 'APU' is selected.
02:21:08 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:21:08 INFO  : 'configparams force-mem-access 1' command is executed.
02:21:08 INFO  : Context for 'APU' is selected.
02:21:08 INFO  : 'stop' command is executed.
02:21:08 INFO  : 'ps7_init' command is executed.
02:21:08 INFO  : 'ps7_post_config' command is executed.
02:21:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:21:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:08 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:21:08 INFO  : 'configparams force-mem-access 0' command is executed.
02:21:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:21:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:08 INFO  : 'con' command is executed.
02:21:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:21:08 INFO  : Disconnected from the channel tcfchan#2.
03:02:35 INFO  : Registering command handlers for SDK TCF services
03:02:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
03:02:40 INFO  : XSCT server has started successfully.
03:02:40 INFO  : Successfully done setting XSCT server connection channel  
03:02:40 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
03:02:40 INFO  : Successfully done setting SDK workspace  
03:02:40 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_1.
03:02:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655513891964,  Project:1655511310418
03:02:47 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_1' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
03:02:47 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_1\system.hdf.
03:02:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:02:52 INFO  : Clearing existing target manager status.
03:02:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:02:52 WARN  : Linker script will not be updated automatically. Users need to update it manually.
03:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:03:05 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
03:03:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:03:14 INFO  : 'fpga -state' command is executed.
03:03:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:03:14 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
03:03:14 INFO  : 'jtag frequency' command is executed.
03:03:14 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:03:14 INFO  : Context for 'APU' is selected.
03:03:14 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
03:03:14 INFO  : 'configparams force-mem-access 1' command is executed.
03:03:14 INFO  : Context for 'APU' is selected.
03:03:14 INFO  : 'stop' command is executed.
03:03:15 INFO  : 'ps7_init' command is executed.
03:03:15 INFO  : 'ps7_post_config' command is executed.
03:03:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:03:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:15 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:03:15 INFO  : 'configparams force-mem-access 0' command is executed.
03:03:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:03:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:15 INFO  : 'con' command is executed.
03:03:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

03:03:15 INFO  : Disconnected from the channel tcfchan#1.
03:03:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:03:33 INFO  : 'fpga -state' command is executed.
03:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:03:33 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
03:03:33 INFO  : 'jtag frequency' command is executed.
03:03:33 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:03:33 INFO  : Context for 'APU' is selected.
03:03:36 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
03:03:36 INFO  : 'configparams force-mem-access 1' command is executed.
03:03:36 INFO  : Context for 'APU' is selected.
03:03:36 INFO  : 'stop' command is executed.
03:03:36 INFO  : 'ps7_init' command is executed.
03:03:36 INFO  : 'ps7_post_config' command is executed.
03:03:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:37 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:03:37 INFO  : 'configparams force-mem-access 0' command is executed.
03:03:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:37 INFO  : 'con' command is executed.
03:03:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

03:03:37 INFO  : Disconnected from the channel tcfchan#2.
14:44:17 INFO  : Registering command handlers for SDK TCF services
14:44:18 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
14:44:22 INFO  : XSCT server has started successfully.
14:44:25 INFO  : Successfully done setting XSCT server connection channel  
14:44:25 INFO  : Successfully done setting SDK workspace  
14:44:25 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
14:44:25 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_1.
14:44:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655556183524,  Project:1655513891964
14:44:33 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_1' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
14:44:33 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_1\system.hdf.
14:44:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:44:38 INFO  : Clearing existing target manager status.
14:44:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:44:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:46:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
14:46:18 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
14:47:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
14:47:18 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
14:47:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
14:47:38 INFO  : 'fpga -state' command is executed.
14:47:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:39 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
14:47:39 INFO  : 'jtag frequency' command is executed.
14:47:39 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:39 INFO  : Context for 'APU' is selected.
14:47:39 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
14:47:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:39 INFO  : Context for 'APU' is selected.
14:47:39 INFO  : 'stop' command is executed.
14:47:39 INFO  : 'ps7_init' command is executed.
14:47:39 INFO  : 'ps7_post_config' command is executed.
14:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:40 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:40 INFO  : 'con' command is executed.
14:47:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

14:47:40 INFO  : Disconnected from the channel tcfchan#1.
15:00:03 INFO  : Registering command handlers for SDK TCF services
15:00:04 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
15:00:07 INFO  : XSCT server has started successfully.
15:00:07 INFO  : Successfully done setting XSCT server connection channel  
15:00:07 INFO  : Successfully done setting SDK workspace  
15:00:08 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:00:08 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_1.
15:00:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655557153575,  Project:1655556183524
15:00:14 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_1' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:00:14 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_1\system.hdf.
15:00:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:00:19 INFO  : Clearing existing target manager status.
15:00:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:00:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:01:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:01:19 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
15:02:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:02:48 INFO  : 'fpga -state' command is executed.
15:02:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:49 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
15:02:49 INFO  : 'jtag frequency' command is executed.
15:02:49 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:49 INFO  : Context for 'APU' is selected.
15:02:49 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
15:02:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:49 INFO  : Context for 'APU' is selected.
15:02:49 INFO  : 'stop' command is executed.
15:02:50 INFO  : 'ps7_init' command is executed.
15:02:50 INFO  : 'ps7_post_config' command is executed.
15:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:50 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:50 INFO  : 'con' command is executed.
15:02:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

15:02:50 INFO  : Disconnected from the channel tcfchan#1.
15:06:48 INFO  : Registering command handlers for SDK TCF services
15:06:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
15:06:53 INFO  : XSCT server has started successfully.
15:06:53 INFO  : Successfully done setting XSCT server connection channel  
15:06:53 INFO  : Successfully done setting SDK workspace  
15:06:53 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:07:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:07:27 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_2/design_plane_calc_wrapper.bit"
15:10:19 INFO  : Registering command handlers for SDK TCF services
15:10:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
15:10:24 INFO  : XSCT server has started successfully.
15:10:24 INFO  : Successfully done setting XSCT server connection channel  
15:10:24 INFO  : Successfully done setting SDK workspace  
15:10:24 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:11:56 INFO  : 'fpga -state' command is executed.
15:11:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:56 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
15:11:56 INFO  : 'jtag frequency' command is executed.
15:11:56 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:56 INFO  : Context for 'APU' is selected.
15:11:56 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
15:11:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:56 INFO  : Context for 'APU' is selected.
15:11:56 INFO  : 'stop' command is executed.
15:11:57 INFO  : 'ps7_init' command is executed.
15:11:57 INFO  : 'ps7_post_config' command is executed.
15:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:57 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:57 INFO  : 'con' command is executed.
15:11:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

15:11:57 INFO  : Disconnected from the channel tcfchan#1.
15:18:01 INFO  : Registering command handlers for SDK TCF services
15:18:02 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
15:18:05 INFO  : XSCT server has started successfully.
15:18:05 INFO  : Successfully done setting XSCT server connection channel  
15:18:05 INFO  : Successfully done setting SDK workspace  
15:18:05 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:18:05 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
15:27:30 INFO  : Registering command handlers for SDK TCF services
15:27:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
15:27:35 INFO  : XSCT server has started successfully.
15:27:35 INFO  : Successfully done setting XSCT server connection channel  
15:27:35 INFO  : Successfully done setting SDK workspace  
15:27:35 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:27:35 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
15:27:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655558788358,  Project:1655557153575
15:27:40 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:27:40 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
15:28:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:28:19 INFO  : 
15:28:20 INFO  : Updating hardware inferred compiler options for lidar_app.
15:28:20 INFO  : Clearing existing target manager status.
15:31:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:31:18 INFO  : 'fpga -state' command is executed.
15:31:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:18 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
15:31:18 INFO  : 'jtag frequency' command is executed.
15:31:18 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:18 INFO  : Context for 'APU' is selected.
15:31:18 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
15:31:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:19 INFO  : Context for 'APU' is selected.
15:31:19 INFO  : 'stop' command is executed.
15:31:19 INFO  : 'ps7_init' command is executed.
15:31:19 INFO  : 'ps7_post_config' command is executed.
15:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:19 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:19 INFO  : 'con' command is executed.
15:31:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

15:31:19 INFO  : Disconnected from the channel tcfchan#1.
15:33:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:33:17 INFO  : 'fpga -state' command is executed.
15:33:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:17 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
15:33:17 INFO  : 'jtag frequency' command is executed.
15:33:17 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:17 INFO  : Context for 'APU' is selected.
15:33:19 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
15:33:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:19 INFO  : Context for 'APU' is selected.
15:33:19 INFO  : 'stop' command is executed.
15:33:19 INFO  : 'ps7_init' command is executed.
15:33:19 INFO  : 'ps7_post_config' command is executed.
15:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:20 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:20 INFO  : 'con' command is executed.
15:33:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

15:33:20 INFO  : Disconnected from the channel tcfchan#2.
15:33:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:33:25 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
15:33:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:33:34 INFO  : 'fpga -state' command is executed.
15:33:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:34 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
15:33:34 INFO  : 'jtag frequency' command is executed.
15:33:34 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:34 INFO  : Context for 'APU' is selected.
15:33:34 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
15:33:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:34 INFO  : Context for 'APU' is selected.
15:33:34 INFO  : 'stop' command is executed.
15:33:35 INFO  : 'ps7_init' command is executed.
15:33:35 INFO  : 'ps7_post_config' command is executed.
15:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:35 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:35 INFO  : 'con' command is executed.
15:33:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

15:33:35 INFO  : Disconnected from the channel tcfchan#3.
15:43:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:43:26 INFO  : 'fpga -state' command is executed.
15:43:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:27 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
15:43:27 INFO  : 'jtag frequency' command is executed.
15:43:27 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:27 INFO  : Context for 'APU' is selected.
15:43:27 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
15:43:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:27 INFO  : Context for 'APU' is selected.
15:43:27 INFO  : 'stop' command is executed.
15:43:27 INFO  : 'ps7_init' command is executed.
15:43:27 INFO  : 'ps7_post_config' command is executed.
15:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:28 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:28 INFO  : 'con' command is executed.
15:43:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

15:43:28 INFO  : Disconnected from the channel tcfchan#4.
15:44:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:44:58 INFO  : 'fpga -state' command is executed.
15:44:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:58 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
15:44:58 INFO  : 'jtag frequency' command is executed.
15:44:58 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:58 INFO  : Context for 'APU' is selected.
15:44:58 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
15:44:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:58 INFO  : Context for 'APU' is selected.
15:44:58 INFO  : 'stop' command is executed.
15:44:59 INFO  : 'ps7_init' command is executed.
15:44:59 INFO  : 'ps7_post_config' command is executed.
15:44:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:44:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:59 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:59 INFO  : 'con' command is executed.
15:44:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

15:44:59 INFO  : Disconnected from the channel tcfchan#5.
15:57:21 INFO  : Registering command handlers for SDK TCF services
15:57:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
15:57:25 INFO  : XSCT server has started successfully.
15:57:26 INFO  : Successfully done setting XSCT server connection channel  
15:57:26 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:57:26 INFO  : Successfully done setting SDK workspace  
15:57:26 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
15:57:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655560531728,  Project:1655558788358
15:57:30 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
15:57:30 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
15:57:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:57:38 INFO  : 
15:57:39 INFO  : Updating hardware inferred compiler options for lidar_app.
15:57:39 INFO  : Clearing existing target manager status.
16:01:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:01:50 INFO  : 'fpga -state' command is executed.
16:01:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:50 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:01:50 INFO  : 'jtag frequency' command is executed.
16:01:50 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:51 INFO  : Context for 'APU' is selected.
16:01:51 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:01:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:51 INFO  : Context for 'APU' is selected.
16:01:51 INFO  : 'stop' command is executed.
16:01:51 INFO  : 'ps7_init' command is executed.
16:01:51 INFO  : 'ps7_post_config' command is executed.
16:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:51 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:52 INFO  : 'con' command is executed.
16:01:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:01:52 INFO  : Disconnected from the channel tcfchan#1.
16:03:59 INFO  : Registering command handlers for SDK TCF services
16:04:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
16:04:03 INFO  : XSCT server has started successfully.
16:04:03 INFO  : Successfully done setting XSCT server connection channel  
16:04:03 INFO  : Successfully done setting SDK workspace  
16:04:03 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:04:03 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
16:05:08 INFO  : Registering command handlers for SDK TCF services
16:05:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
16:05:12 INFO  : XSCT server has started successfully.
16:05:13 INFO  : Successfully done setting XSCT server connection channel  
16:05:13 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:05:13 INFO  : Successfully done setting SDK workspace  
16:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:06:46 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
16:07:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:07:42 INFO  : 'fpga -state' command is executed.
16:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:42 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:07:42 INFO  : 'jtag frequency' command is executed.
16:07:42 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:42 INFO  : Context for 'APU' is selected.
16:07:42 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:07:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:42 INFO  : Context for 'APU' is selected.
16:07:42 INFO  : 'stop' command is executed.
16:07:43 INFO  : 'ps7_init' command is executed.
16:07:43 INFO  : 'ps7_post_config' command is executed.
16:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:43 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:43 INFO  : 'con' command is executed.
16:07:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:07:43 INFO  : Disconnected from the channel tcfchan#1.
16:18:04 INFO  : Registering command handlers for SDK TCF services
16:18:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
16:18:08 INFO  : XSCT server has started successfully.
16:18:08 INFO  : Successfully done setting XSCT server connection channel  
16:18:08 INFO  : Successfully done setting SDK workspace  
16:18:08 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:18:08 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
16:18:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655561773887,  Project:1655560531728
16:18:13 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:18:13 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
16:18:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:18:22 INFO  : 
16:18:22 INFO  : Updating hardware inferred compiler options for lidar_app.
16:18:23 INFO  : Clearing existing target manager status.
16:20:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:20:07 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
16:20:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:20:17 INFO  : 'fpga -state' command is executed.
16:20:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:17 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:20:17 INFO  : 'jtag frequency' command is executed.
16:20:17 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:17 INFO  : Context for 'APU' is selected.
16:20:17 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:20:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:17 INFO  : Context for 'APU' is selected.
16:20:17 INFO  : 'stop' command is executed.
16:20:18 INFO  : 'ps7_init' command is executed.
16:20:18 INFO  : 'ps7_post_config' command is executed.
16:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:18 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:18 INFO  : 'con' command is executed.
16:20:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:20:18 INFO  : Disconnected from the channel tcfchan#1.
16:28:58 INFO  : Registering command handlers for SDK TCF services
16:28:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
16:29:03 INFO  : XSCT server has started successfully.
16:29:03 INFO  : Successfully done setting XSCT server connection channel  
16:29:03 INFO  : Successfully done setting SDK workspace  
16:29:03 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:29:03 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
16:29:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655562471383,  Project:1655561773887
16:29:08 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:29:08 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
16:29:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:29:16 INFO  : 
16:29:17 INFO  : Updating hardware inferred compiler options for lidar_app.
16:29:17 INFO  : Clearing existing target manager status.
16:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:30:55 INFO  : 'fpga -state' command is executed.
16:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:55 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:30:55 INFO  : 'jtag frequency' command is executed.
16:30:55 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:55 INFO  : Context for 'APU' is selected.
16:30:55 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:30:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:55 INFO  : Context for 'APU' is selected.
16:30:55 INFO  : 'stop' command is executed.
16:30:56 INFO  : 'ps7_init' command is executed.
16:30:56 INFO  : 'ps7_post_config' command is executed.
16:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:56 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:56 INFO  : 'con' command is executed.
16:30:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:30:56 INFO  : Disconnected from the channel tcfchan#1.
16:47:10 INFO  : Registering command handlers for SDK TCF services
16:47:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
16:47:15 INFO  : XSCT server has started successfully.
16:47:15 INFO  : Successfully done setting XSCT server connection channel  
16:47:15 INFO  : Successfully done setting SDK workspace  
16:47:15 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:47:15 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
16:47:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655563594627,  Project:1655562471383
16:47:21 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:47:21 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
16:47:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:47:30 INFO  : 
16:47:31 INFO  : Updating hardware inferred compiler options for lidar_app.
16:47:31 INFO  : Clearing existing target manager status.
16:48:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:48:47 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
16:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:50:44 INFO  : 'fpga -state' command is executed.
16:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:44 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:50:44 INFO  : 'jtag frequency' command is executed.
16:50:45 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:50:45 INFO  : Context for 'APU' is selected.
16:50:45 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:50:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:45 INFO  : Context for 'APU' is selected.
16:50:45 INFO  : 'stop' command is executed.
16:50:45 INFO  : 'ps7_init' command is executed.
16:50:45 INFO  : 'ps7_post_config' command is executed.
16:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:45 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:46 INFO  : 'con' command is executed.
16:50:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:50:46 INFO  : Disconnected from the channel tcfchan#1.
17:03:41 INFO  : Registering command handlers for SDK TCF services
17:03:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
17:03:46 INFO  : XSCT server has started successfully.
17:03:47 INFO  : Successfully done setting XSCT server connection channel  
17:03:47 INFO  : Successfully done setting SDK workspace  
17:03:47 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
17:03:47 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
17:03:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655564534476,  Project:1655563594627
17:03:52 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
17:03:52 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
17:03:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:04:01 INFO  : 
17:04:02 INFO  : Updating hardware inferred compiler options for lidar_app.
17:04:02 INFO  : Clearing existing target manager status.
17:08:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
17:08:47 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
17:08:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
17:08:56 INFO  : 'fpga -state' command is executed.
17:08:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:57 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
17:08:57 INFO  : 'jtag frequency' command is executed.
17:08:57 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:57 INFO  : Context for 'APU' is selected.
17:08:57 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
17:08:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:57 INFO  : Context for 'APU' is selected.
17:08:57 INFO  : 'stop' command is executed.
17:08:57 INFO  : 'ps7_init' command is executed.
17:08:57 INFO  : 'ps7_post_config' command is executed.
17:08:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:58 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:58 INFO  : 'con' command is executed.
17:08:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

17:08:58 INFO  : Disconnected from the channel tcfchan#1.
17:09:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
17:09:19 INFO  : 'fpga -state' command is executed.
17:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:20 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
17:09:20 INFO  : 'jtag frequency' command is executed.
17:09:20 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:20 INFO  : Context for 'APU' is selected.
17:09:22 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
17:09:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:22 INFO  : Context for 'APU' is selected.
17:09:22 INFO  : 'stop' command is executed.
17:09:22 INFO  : 'ps7_init' command is executed.
17:09:22 INFO  : 'ps7_post_config' command is executed.
17:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:23 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:23 INFO  : 'con' command is executed.
17:09:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

17:09:23 INFO  : Disconnected from the channel tcfchan#2.
22:26:36 INFO  : Registering command handlers for SDK TCF services
22:26:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
22:26:41 INFO  : XSCT server has started successfully.
22:26:44 INFO  : Successfully done setting XSCT server connection channel  
22:26:44 INFO  : Successfully done setting SDK workspace  
22:26:44 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
22:26:44 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
22:26:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655842828003,  Project:1655564534476
22:26:50 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
22:26:51 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
22:26:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:27:00 INFO  : 
22:27:02 INFO  : Updating hardware inferred compiler options for lidar_app.
22:27:02 INFO  : Clearing existing target manager status.
23:16:59 INFO  : Registering command handlers for SDK TCF services
23:17:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
23:17:04 INFO  : XSCT server has started successfully.
23:17:04 INFO  : Successfully done setting XSCT server connection channel  
23:17:04 INFO  : Successfully done setting SDK workspace  
23:17:04 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
23:17:04 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
23:17:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655846113093,  Project:1655842828003
23:17:09 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
23:17:09 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
23:17:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:17:17 INFO  : 
23:17:18 INFO  : Updating hardware inferred compiler options for lidar_app.
23:17:47 INFO  : Clearing existing target manager status.
23:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:22:16 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
23:22:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:22:39 INFO  : 'fpga -state' command is executed.
23:22:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:40 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:22:40 INFO  : 'jtag frequency' command is executed.
23:22:40 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:40 INFO  : Context for 'APU' is selected.
23:22:40 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:22:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:40 INFO  : Context for 'APU' is selected.
23:22:40 INFO  : 'stop' command is executed.
23:22:40 INFO  : 'ps7_init' command is executed.
23:22:40 INFO  : 'ps7_post_config' command is executed.
23:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:41 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:41 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:41 INFO  : 'con' command is executed.
23:22:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:22:41 INFO  : Disconnected from the channel tcfchan#1.
15:58:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:58:08 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
15:58:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:58:18 INFO  : 'fpga -state' command is executed.
15:58:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:18 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
15:58:18 INFO  : 'jtag frequency' command is executed.
15:58:18 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:18 INFO  : Context for 'APU' is selected.
15:58:18 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
15:58:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:18 INFO  : Context for 'APU' is selected.
15:58:18 INFO  : 'stop' command is executed.
15:58:19 INFO  : 'ps7_init' command is executed.
15:58:19 INFO  : 'ps7_post_config' command is executed.
15:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:19 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:19 INFO  : 'con' command is executed.
15:58:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

15:58:19 INFO  : Disconnected from the channel tcfchan#2.
15:58:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:59:00 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
15:59:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
15:59:51 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
16:00:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:00:00 INFO  : 'fpga -state' command is executed.
16:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:00 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:00:00 INFO  : 'jtag frequency' command is executed.
16:00:00 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:00 INFO  : Context for 'APU' is selected.
16:00:00 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:00:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:00 INFO  : Context for 'APU' is selected.
16:00:00 INFO  : 'stop' command is executed.
16:00:01 INFO  : 'ps7_init' command is executed.
16:00:01 INFO  : 'ps7_post_config' command is executed.
16:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:01 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:01 INFO  : 'con' command is executed.
16:00:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:00:01 INFO  : Disconnected from the channel tcfchan#3.
16:05:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:05:09 INFO  : 'fpga -state' command is executed.
16:05:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:09 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:05:09 INFO  : 'jtag frequency' command is executed.
16:05:09 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:09 INFO  : Context for 'APU' is selected.
16:05:09 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:05:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:09 INFO  : Context for 'APU' is selected.
16:05:09 INFO  : 'stop' command is executed.
16:05:10 INFO  : 'ps7_init' command is executed.
16:05:10 INFO  : 'ps7_post_config' command is executed.
16:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:10 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:11 INFO  : 'con' command is executed.
16:05:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:05:11 INFO  : Disconnected from the channel tcfchan#4.
16:05:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:05:59 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
16:06:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:06:10 INFO  : 'fpga -state' command is executed.
16:06:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:10 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:06:10 INFO  : 'jtag frequency' command is executed.
16:06:10 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:10 INFO  : Context for 'APU' is selected.
16:06:10 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:06:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:10 INFO  : Context for 'APU' is selected.
16:06:10 INFO  : 'stop' command is executed.
16:06:11 INFO  : 'ps7_init' command is executed.
16:06:11 INFO  : 'ps7_post_config' command is executed.
16:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:11 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:11 INFO  : 'con' command is executed.
16:06:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:06:11 INFO  : Disconnected from the channel tcfchan#5.
16:09:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:09:31 INFO  : 'fpga -state' command is executed.
16:09:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:31 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:09:31 INFO  : 'jtag frequency' command is executed.
16:09:31 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:31 INFO  : Context for 'APU' is selected.
16:09:31 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:09:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:31 INFO  : Context for 'APU' is selected.
16:09:31 INFO  : 'stop' command is executed.
16:09:31 INFO  : 'ps7_init' command is executed.
16:09:32 INFO  : 'ps7_post_config' command is executed.
16:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:32 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:32 INFO  : 'con' command is executed.
16:09:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:09:32 INFO  : Disconnected from the channel tcfchan#6.
16:26:06 INFO  : Registering command handlers for SDK TCF services
16:26:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
16:26:12 INFO  : XSCT server has started successfully.
16:26:12 INFO  : Successfully done setting XSCT server connection channel  
16:26:15 INFO  : Successfully done setting SDK workspace  
16:26:15 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:26:15 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
16:26:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655907578136,  Project:1655846113093
16:26:21 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
16:26:21 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
16:26:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:26:31 INFO  : 
16:26:32 INFO  : Updating hardware inferred compiler options for lidar_app.
16:26:32 INFO  : Clearing existing target manager status.
16:27:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:27:15 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
16:34:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:34:20 INFO  : 'fpga -state' command is executed.
16:34:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:21 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:34:21 INFO  : 'jtag frequency' command is executed.
16:34:21 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:21 INFO  : Context for 'APU' is selected.
16:34:21 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:34:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:21 INFO  : Context for 'APU' is selected.
16:34:21 INFO  : 'stop' command is executed.
16:34:21 INFO  : 'ps7_init' command is executed.
16:34:21 INFO  : 'ps7_post_config' command is executed.
16:34:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:34:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:22 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:22 INFO  : 'con' command is executed.
16:34:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:34:22 INFO  : Disconnected from the channel tcfchan#1.
16:45:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:45:30 INFO  : 'fpga -state' command is executed.
16:45:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:30 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:45:30 INFO  : 'jtag frequency' command is executed.
16:45:30 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:30 INFO  : Context for 'APU' is selected.
16:45:33 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:45:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:33 INFO  : Context for 'APU' is selected.
16:45:33 INFO  : 'stop' command is executed.
16:45:33 INFO  : 'ps7_init' command is executed.
16:45:33 INFO  : 'ps7_post_config' command is executed.
16:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:34 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:34 INFO  : 'con' command is executed.
16:45:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:45:34 INFO  : Disconnected from the channel tcfchan#2.
16:45:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:45:55 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
16:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:46:04 INFO  : 'fpga -state' command is executed.
16:46:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:04 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:46:04 INFO  : 'jtag frequency' command is executed.
16:46:04 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:46:04 INFO  : Context for 'APU' is selected.
16:46:04 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:46:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:04 INFO  : Context for 'APU' is selected.
16:46:04 INFO  : 'stop' command is executed.
16:46:04 INFO  : 'ps7_init' command is executed.
16:46:04 INFO  : 'ps7_post_config' command is executed.
16:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:05 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:05 INFO  : 'con' command is executed.
16:46:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:46:05 INFO  : Disconnected from the channel tcfchan#3.
16:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:47:37 INFO  : 'fpga -state' command is executed.
16:47:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:37 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:47:37 INFO  : 'jtag frequency' command is executed.
16:47:37 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:37 INFO  : Context for 'APU' is selected.
16:47:37 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:47:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:37 INFO  : Context for 'APU' is selected.
16:47:37 INFO  : 'stop' command is executed.
16:47:38 INFO  : 'ps7_init' command is executed.
16:47:38 INFO  : 'ps7_post_config' command is executed.
16:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:38 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:38 INFO  : 'con' command is executed.
16:47:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:47:38 INFO  : Disconnected from the channel tcfchan#4.
16:49:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
16:49:21 INFO  : 'fpga -state' command is executed.
16:49:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:21 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
16:49:21 INFO  : 'jtag frequency' command is executed.
16:49:21 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:21 INFO  : Context for 'APU' is selected.
16:49:21 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
16:49:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:21 INFO  : Context for 'APU' is selected.
16:49:21 INFO  : 'stop' command is executed.
16:49:21 INFO  : 'ps7_init' command is executed.
16:49:21 INFO  : 'ps7_post_config' command is executed.
16:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:22 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:22 INFO  : 'con' command is executed.
16:49:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

16:49:22 INFO  : Disconnected from the channel tcfchan#5.
18:59:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
18:59:14 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
19:00:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:00:29 INFO  : 'fpga -state' command is executed.
19:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:30 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
19:00:30 INFO  : 'jtag frequency' command is executed.
19:00:30 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:00:30 INFO  : Context for 'APU' is selected.
19:00:30 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
19:00:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:30 INFO  : Context for 'APU' is selected.
19:00:30 INFO  : 'stop' command is executed.
19:00:31 INFO  : 'ps7_init' command is executed.
19:00:31 INFO  : 'ps7_post_config' command is executed.
19:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:31 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:31 INFO  : 'con' command is executed.
19:00:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

19:00:31 INFO  : Disconnected from the channel tcfchan#6.
19:35:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655919279954,  Project:1655907578136
19:35:08 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:35:31 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
19:35:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:35:39 INFO  : 
19:35:40 INFO  : Updating hardware inferred compiler options for lidar_app.
19:35:40 INFO  : Clearing existing target manager status.
19:36:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:36:09 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
19:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:37:03 INFO  : 'fpga -state' command is executed.
19:37:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:03 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
19:37:03 INFO  : 'jtag frequency' command is executed.
19:37:03 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:37:03 INFO  : Context for 'APU' is selected.
19:37:03 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
19:37:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:03 INFO  : Context for 'APU' is selected.
19:37:03 INFO  : 'stop' command is executed.
19:37:03 INFO  : 'ps7_init' command is executed.
19:37:04 INFO  : 'ps7_post_config' command is executed.
19:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:04 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:04 INFO  : 'con' command is executed.
19:37:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

19:37:04 INFO  : Disconnected from the channel tcfchan#7.
19:39:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:39:14 INFO  : 'fpga -state' command is executed.
19:39:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:14 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
19:39:14 INFO  : 'jtag frequency' command is executed.
19:39:14 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:39:14 INFO  : Context for 'APU' is selected.
19:39:14 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
19:39:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:14 INFO  : Context for 'APU' is selected.
19:39:14 INFO  : 'stop' command is executed.
19:39:15 INFO  : 'ps7_init' command is executed.
19:39:15 INFO  : 'ps7_post_config' command is executed.
19:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:15 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:39:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:15 INFO  : 'con' command is executed.
19:39:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

19:39:15 INFO  : Disconnected from the channel tcfchan#8.
19:45:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:45:48 INFO  : 'fpga -state' command is executed.
19:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:48 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
19:45:48 INFO  : 'jtag frequency' command is executed.
19:45:48 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:45:48 INFO  : Context for 'APU' is selected.
19:45:48 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
19:45:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:48 INFO  : Context for 'APU' is selected.
19:45:48 INFO  : 'stop' command is executed.
19:45:49 INFO  : 'ps7_init' command is executed.
19:45:49 INFO  : 'ps7_post_config' command is executed.
19:45:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:45:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:49 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:49 INFO  : 'con' command is executed.
19:45:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

19:45:49 INFO  : Disconnected from the channel tcfchan#9.
19:47:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:47:35 INFO  : 'fpga -state' command is executed.
19:47:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:36 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
19:47:36 INFO  : 'jtag frequency' command is executed.
19:47:36 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:47:36 INFO  : Context for 'APU' is selected.
19:47:36 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
19:47:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:36 INFO  : Context for 'APU' is selected.
19:47:36 INFO  : 'stop' command is executed.
19:47:36 INFO  : 'ps7_init' command is executed.
19:47:36 INFO  : 'ps7_post_config' command is executed.
19:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:37 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:37 INFO  : 'con' command is executed.
19:47:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

19:47:37 INFO  : Disconnected from the channel tcfchan#10.
22:05:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655928326866,  Project:1655919279954
22:05:52 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:05:56 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
22:06:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:06:05 INFO  : 
22:06:05 INFO  : Updating hardware inferred compiler options for lidar_app.
22:06:05 INFO  : Clearing existing target manager status.
22:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
22:08:55 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
22:09:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
22:09:07 INFO  : 'fpga -state' command is executed.
22:09:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:07 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
22:09:07 INFO  : 'jtag frequency' command is executed.
22:09:07 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:07 INFO  : Context for 'APU' is selected.
22:09:08 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
22:09:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:08 INFO  : Context for 'APU' is selected.
22:09:08 INFO  : 'stop' command is executed.
22:09:08 INFO  : 'ps7_init' command is executed.
22:09:08 INFO  : 'ps7_post_config' command is executed.
22:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:09 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:09 INFO  : 'con' command is executed.
22:09:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

22:09:09 INFO  : Disconnected from the channel tcfchan#11.
22:13:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
22:13:05 INFO  : 'fpga -state' command is executed.
22:13:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:05 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
22:13:05 INFO  : 'jtag frequency' command is executed.
22:13:05 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:05 INFO  : Context for 'APU' is selected.
22:13:05 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
22:13:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:05 INFO  : Context for 'APU' is selected.
22:13:05 INFO  : 'stop' command is executed.
22:13:06 INFO  : 'ps7_init' command is executed.
22:13:06 INFO  : 'ps7_post_config' command is executed.
22:13:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:13:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:06 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:07 INFO  : 'con' command is executed.
22:13:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

22:13:07 INFO  : Disconnected from the channel tcfchan#12.
22:13:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
22:13:32 INFO  : 'fpga -state' command is executed.
22:13:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:32 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
22:13:32 INFO  : 'jtag frequency' command is executed.
22:13:32 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:32 INFO  : Context for 'APU' is selected.
22:13:32 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
22:13:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:32 INFO  : Context for 'APU' is selected.
22:13:32 INFO  : 'stop' command is executed.
22:13:33 INFO  : 'ps7_init' command is executed.
22:13:33 INFO  : 'ps7_post_config' command is executed.
22:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:33 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:33 INFO  : 'con' command is executed.
22:13:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

22:13:33 INFO  : Disconnected from the channel tcfchan#13.
23:20:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655932803241,  Project:1655928326866
23:20:24 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:20:31 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
23:20:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:20:39 INFO  : 
23:20:40 INFO  : Updating hardware inferred compiler options for lidar_app.
23:20:40 INFO  : Clearing existing target manager status.
23:21:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:21:59 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
23:22:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:22:19 INFO  : 'fpga -state' command is executed.
23:22:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:19 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:22:19 INFO  : 'jtag frequency' command is executed.
23:22:19 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:19 INFO  : Context for 'APU' is selected.
23:22:19 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:22:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:19 INFO  : Context for 'APU' is selected.
23:22:19 INFO  : 'stop' command is executed.
23:22:19 INFO  : 'ps7_init' command is executed.
23:22:19 INFO  : 'ps7_post_config' command is executed.
23:22:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:20 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:20 INFO  : 'con' command is executed.
23:22:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:22:20 INFO  : Disconnected from the channel tcfchan#14.
23:23:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:23:12 INFO  : 'fpga -state' command is executed.
23:23:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:12 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:23:12 INFO  : 'jtag frequency' command is executed.
23:23:12 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:12 INFO  : Context for 'APU' is selected.
23:23:12 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:23:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:12 INFO  : Context for 'APU' is selected.
23:23:12 INFO  : 'stop' command is executed.
23:23:13 INFO  : 'ps7_init' command is executed.
23:23:13 INFO  : 'ps7_post_config' command is executed.
23:23:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:23:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:13 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:13 INFO  : 'con' command is executed.
23:23:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:23:13 INFO  : Disconnected from the channel tcfchan#15.
23:33:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:33:46 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
23:33:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:33:54 INFO  : 'fpga -state' command is executed.
23:33:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:55 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:33:55 INFO  : 'jtag frequency' command is executed.
23:33:55 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:33:55 INFO  : Context for 'APU' is selected.
23:33:55 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:33:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:55 INFO  : Context for 'APU' is selected.
23:33:55 INFO  : 'stop' command is executed.
23:33:56 INFO  : 'ps7_init' command is executed.
23:33:56 INFO  : 'ps7_post_config' command is executed.
23:33:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:33:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:56 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:56 INFO  : 'con' command is executed.
23:33:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:33:56 INFO  : Disconnected from the channel tcfchan#16.
23:40:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:40:27 INFO  : 'fpga -state' command is executed.
23:40:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:28 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:40:28 INFO  : 'jtag frequency' command is executed.
23:40:28 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:28 INFO  : Context for 'APU' is selected.
23:40:28 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:40:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:28 INFO  : Context for 'APU' is selected.
23:40:28 INFO  : 'stop' command is executed.
23:40:29 INFO  : 'ps7_init' command is executed.
23:40:29 INFO  : 'ps7_post_config' command is executed.
23:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:29 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:29 INFO  : 'con' command is executed.
23:40:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:40:29 INFO  : Disconnected from the channel tcfchan#17.
23:40:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:40:55 INFO  : 'fpga -state' command is executed.
23:40:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:55 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:40:55 INFO  : 'jtag frequency' command is executed.
23:40:55 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:55 INFO  : Context for 'APU' is selected.
23:40:55 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:40:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:55 INFO  : Context for 'APU' is selected.
23:40:55 INFO  : 'stop' command is executed.
23:40:56 INFO  : 'ps7_init' command is executed.
23:40:56 INFO  : 'ps7_post_config' command is executed.
23:40:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:40:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:56 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:56 INFO  : 'con' command is executed.
23:40:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:40:56 INFO  : Disconnected from the channel tcfchan#18.
23:41:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:41:26 INFO  : 'fpga -state' command is executed.
23:41:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:26 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:41:26 INFO  : 'jtag frequency' command is executed.
23:41:26 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:41:26 INFO  : Context for 'APU' is selected.
23:41:26 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:41:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:26 INFO  : Context for 'APU' is selected.
23:41:26 INFO  : 'stop' command is executed.
23:41:27 INFO  : 'ps7_init' command is executed.
23:41:27 INFO  : 'ps7_post_config' command is executed.
23:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:27 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:27 INFO  : 'con' command is executed.
23:41:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:41:27 INFO  : Disconnected from the channel tcfchan#19.
23:42:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:42:28 INFO  : 'fpga -state' command is executed.
23:42:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:29 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:42:29 INFO  : 'jtag frequency' command is executed.
23:42:29 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:42:29 INFO  : Context for 'APU' is selected.
23:42:29 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:42:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:29 INFO  : Context for 'APU' is selected.
23:42:29 INFO  : 'stop' command is executed.
23:42:30 INFO  : 'ps7_init' command is executed.
23:42:30 INFO  : 'ps7_post_config' command is executed.
23:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:30 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:30 INFO  : 'con' command is executed.
23:42:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:42:30 INFO  : Disconnected from the channel tcfchan#20.
23:45:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:45:30 INFO  : 'fpga -state' command is executed.
23:45:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:30 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:45:30 INFO  : 'jtag frequency' command is executed.
23:45:30 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:45:30 INFO  : Context for 'APU' is selected.
23:45:30 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:45:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:30 INFO  : Context for 'APU' is selected.
23:45:30 INFO  : 'stop' command is executed.
23:45:31 INFO  : 'ps7_init' command is executed.
23:45:31 INFO  : 'ps7_post_config' command is executed.
23:45:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:45:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:31 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:31 INFO  : 'con' command is executed.
23:45:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:45:31 INFO  : Disconnected from the channel tcfchan#21.
23:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:46:04 INFO  : 'fpga -state' command is executed.
23:46:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:04 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:46:04 INFO  : 'jtag frequency' command is executed.
23:46:04 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:46:04 INFO  : Context for 'APU' is selected.
23:46:04 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:46:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:46:05 INFO  : Context for 'APU' is selected.
23:46:05 INFO  : 'stop' command is executed.
23:46:05 INFO  : 'ps7_init' command is executed.
23:46:05 INFO  : 'ps7_post_config' command is executed.
23:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:05 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:46:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:46:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:05 INFO  : 'con' command is executed.
23:46:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:46:05 INFO  : Disconnected from the channel tcfchan#22.
23:57:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:57:37 INFO  : 'fpga -state' command is executed.
23:57:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:37 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:57:37 INFO  : 'jtag frequency' command is executed.
23:57:37 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:37 INFO  : Context for 'APU' is selected.
23:57:37 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:57:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:37 INFO  : Context for 'APU' is selected.
23:57:37 INFO  : 'stop' command is executed.
23:57:38 INFO  : 'ps7_init' command is executed.
23:57:38 INFO  : 'ps7_post_config' command is executed.
23:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:39 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:39 INFO  : 'con' command is executed.
23:57:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:57:39 INFO  : Disconnected from the channel tcfchan#23.
23:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:58:31 INFO  : 'fpga -state' command is executed.
23:58:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:31 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:58:31 INFO  : 'jtag frequency' command is executed.
23:58:31 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:32 INFO  : Context for 'APU' is selected.
23:58:32 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:58:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:32 INFO  : Context for 'APU' is selected.
23:58:32 INFO  : 'stop' command is executed.
23:58:32 INFO  : 'ps7_init' command is executed.
23:58:32 INFO  : 'ps7_post_config' command is executed.
23:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:32 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:33 INFO  : 'con' command is executed.
23:58:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:58:33 INFO  : Disconnected from the channel tcfchan#24.
23:58:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:58:43 INFO  : 'fpga -state' command is executed.
23:58:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:43 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:58:43 INFO  : 'jtag frequency' command is executed.
23:58:43 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:43 INFO  : Context for 'APU' is selected.
23:58:43 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:58:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:43 INFO  : Context for 'APU' is selected.
23:58:43 INFO  : 'stop' command is executed.
23:58:44 INFO  : 'ps7_init' command is executed.
23:58:44 INFO  : 'ps7_post_config' command is executed.
23:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:44 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:44 INFO  : 'con' command is executed.
23:58:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:58:44 INFO  : Disconnected from the channel tcfchan#25.
23:59:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:59:06 INFO  : 'fpga -state' command is executed.
23:59:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:06 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:59:06 INFO  : 'jtag frequency' command is executed.
23:59:06 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:06 INFO  : Context for 'APU' is selected.
23:59:06 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:59:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:06 INFO  : Context for 'APU' is selected.
23:59:06 INFO  : 'stop' command is executed.
23:59:07 INFO  : 'ps7_init' command is executed.
23:59:07 INFO  : 'ps7_post_config' command is executed.
23:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:07 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:08 INFO  : 'con' command is executed.
23:59:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:59:08 INFO  : Disconnected from the channel tcfchan#26.
23:59:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:59:15 INFO  : 'fpga -state' command is executed.
23:59:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:15 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:59:15 INFO  : 'jtag frequency' command is executed.
23:59:15 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:16 INFO  : Context for 'APU' is selected.
23:59:16 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:59:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:16 INFO  : Context for 'APU' is selected.
23:59:16 INFO  : 'stop' command is executed.
23:59:16 INFO  : 'ps7_init' command is executed.
23:59:16 INFO  : 'ps7_post_config' command is executed.
23:59:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:17 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:17 INFO  : 'con' command is executed.
23:59:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:59:17 INFO  : Disconnected from the channel tcfchan#27.
23:59:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:59:27 INFO  : 'fpga -state' command is executed.
23:59:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:27 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:59:27 INFO  : 'jtag frequency' command is executed.
23:59:27 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:27 INFO  : Context for 'APU' is selected.
23:59:27 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:59:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:27 INFO  : Context for 'APU' is selected.
23:59:27 INFO  : 'stop' command is executed.
23:59:28 INFO  : 'ps7_init' command is executed.
23:59:28 INFO  : 'ps7_post_config' command is executed.
23:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:28 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:28 INFO  : 'con' command is executed.
23:59:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:59:28 INFO  : Disconnected from the channel tcfchan#28.
00:00:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:00:21 INFO  : 'fpga -state' command is executed.
00:00:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:21 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:00:21 INFO  : 'jtag frequency' command is executed.
00:00:21 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:21 INFO  : Context for 'APU' is selected.
00:00:21 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:00:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:21 INFO  : Context for 'APU' is selected.
00:00:21 INFO  : 'stop' command is executed.
00:00:22 INFO  : 'ps7_init' command is executed.
00:00:22 INFO  : 'ps7_post_config' command is executed.
00:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:22 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:22 INFO  : 'con' command is executed.
00:00:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:00:23 INFO  : Disconnected from the channel tcfchan#29.
00:00:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:00:53 INFO  : 'fpga -state' command is executed.
00:00:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:53 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:00:53 INFO  : 'jtag frequency' command is executed.
00:00:53 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:53 INFO  : Context for 'APU' is selected.
00:00:53 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:00:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:53 INFO  : Context for 'APU' is selected.
00:00:53 INFO  : 'stop' command is executed.
00:00:54 INFO  : 'ps7_init' command is executed.
00:00:54 INFO  : 'ps7_post_config' command is executed.
00:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:54 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:54 INFO  : 'con' command is executed.
00:00:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:00:54 INFO  : Disconnected from the channel tcfchan#30.
00:01:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:01:24 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:01:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:01:33 INFO  : 'fpga -state' command is executed.
00:01:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:33 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:01:33 INFO  : 'jtag frequency' command is executed.
00:01:33 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:01:33 INFO  : Context for 'APU' is selected.
00:01:33 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:01:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:33 INFO  : Context for 'APU' is selected.
00:01:33 INFO  : 'stop' command is executed.
00:01:33 INFO  : 'ps7_init' command is executed.
00:01:33 INFO  : 'ps7_post_config' command is executed.
00:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:01:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:34 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:34 INFO  : 'con' command is executed.
00:01:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:01:34 INFO  : Disconnected from the channel tcfchan#31.
00:52:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:52:47 INFO  : 'fpga -state' command is executed.
00:52:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:47 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:52:47 INFO  : 'jtag frequency' command is executed.
00:52:47 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:47 INFO  : Context for 'APU' is selected.
00:52:48 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:52:48 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:48 INFO  : Context for 'APU' is selected.
00:52:48 INFO  : 'stop' command is executed.
00:52:48 INFO  : 'ps7_init' command is executed.
00:52:48 INFO  : 'ps7_post_config' command is executed.
00:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:49 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:49 INFO  : 'con' command is executed.
00:52:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:52:49 INFO  : Disconnected from the channel tcfchan#32.
00:57:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:57:01 INFO  : 'fpga -state' command is executed.
00:57:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:57:28 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:57:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:57:34 INFO  : 'fpga -state' command is executed.
00:57:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:35 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:57:35 INFO  : 'jtag frequency' command is executed.
00:57:35 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:57:35 INFO  : Context for 'APU' is selected.
00:57:35 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:57:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:35 INFO  : Context for 'APU' is selected.
00:57:35 INFO  : 'stop' command is executed.
00:57:35 INFO  : 'ps7_init' command is executed.
00:57:35 INFO  : 'ps7_post_config' command is executed.
00:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:36 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:57:36 INFO  : 'configparams force-mem-access 0' command is executed.
00:57:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:57:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:36 INFO  : 'con' command is executed.
00:57:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:57:36 INFO  : Disconnected from the channel tcfchan#33.
01:00:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:00:02 INFO  : 'fpga -state' command is executed.
01:00:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:02 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:00:02 INFO  : 'jtag frequency' command is executed.
01:00:02 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:02 INFO  : Context for 'APU' is selected.
01:00:02 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:00:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:02 INFO  : Context for 'APU' is selected.
01:00:03 INFO  : 'stop' command is executed.
01:00:03 INFO  : 'ps7_init' command is executed.
01:00:03 INFO  : 'ps7_post_config' command is executed.
01:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:04 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:04 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:04 INFO  : 'con' command is executed.
01:00:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:00:04 INFO  : Disconnected from the channel tcfchan#34.
01:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:00:23 INFO  : 'fpga -state' command is executed.
01:00:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:23 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:00:23 INFO  : 'jtag frequency' command is executed.
01:00:23 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:24 INFO  : Context for 'APU' is selected.
01:00:24 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:00:24 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:24 INFO  : Context for 'APU' is selected.
01:00:24 INFO  : 'stop' command is executed.
01:00:24 INFO  : 'ps7_init' command is executed.
01:00:24 INFO  : 'ps7_post_config' command is executed.
01:00:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:00:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:25 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:25 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:25 INFO  : 'con' command is executed.
01:00:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:00:25 INFO  : Disconnected from the channel tcfchan#35.
01:00:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:00:58 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:01:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:01:05 INFO  : 'fpga -state' command is executed.
01:01:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:05 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:01:05 INFO  : 'jtag frequency' command is executed.
01:01:05 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:01:05 INFO  : Context for 'APU' is selected.
01:01:05 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:01:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:01:05 INFO  : Context for 'APU' is selected.
01:01:05 INFO  : 'stop' command is executed.
01:01:06 INFO  : 'ps7_init' command is executed.
01:01:06 INFO  : 'ps7_post_config' command is executed.
01:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:06 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:01:06 INFO  : 'configparams force-mem-access 0' command is executed.
01:01:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:06 INFO  : 'con' command is executed.
01:01:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:01:06 INFO  : Disconnected from the channel tcfchan#36.
01:04:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:04:53 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:04:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:04:59 INFO  : 'fpga -state' command is executed.
01:04:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:59 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:04:59 INFO  : 'jtag frequency' command is executed.
01:04:59 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:04:59 INFO  : Context for 'APU' is selected.
01:04:59 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:04:59 INFO  : 'configparams force-mem-access 1' command is executed.
01:04:59 INFO  : Context for 'APU' is selected.
01:05:00 INFO  : 'stop' command is executed.
01:05:00 INFO  : 'ps7_init' command is executed.
01:05:00 INFO  : 'ps7_post_config' command is executed.
01:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:01 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:01 INFO  : 'con' command is executed.
01:05:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:05:01 INFO  : Disconnected from the channel tcfchan#37.
01:19:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1655939881106,  Project:1655932803241
01:19:51 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:20:08 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
01:20:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:20:16 INFO  : 
01:20:17 INFO  : Updating hardware inferred compiler options for lidar_app.
01:20:17 INFO  : Clearing existing target manager status.
01:22:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:22:46 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:22:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:22:56 INFO  : 'fpga -state' command is executed.
01:22:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:56 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:22:56 INFO  : 'jtag frequency' command is executed.
01:22:56 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:22:56 INFO  : Context for 'APU' is selected.
01:22:56 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:22:56 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:56 INFO  : Context for 'APU' is selected.
01:22:56 INFO  : 'stop' command is executed.
01:22:57 INFO  : 'ps7_init' command is executed.
01:22:57 INFO  : 'ps7_post_config' command is executed.
01:22:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:22:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:57 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:57 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:22:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:57 INFO  : 'con' command is executed.
01:22:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:22:57 INFO  : Disconnected from the channel tcfchan#38.
23:56:56 INFO  : Registering command handlers for SDK TCF services
23:56:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
23:57:01 INFO  : XSCT server has started successfully.
23:57:01 INFO  : Successfully done setting XSCT server connection channel  
23:57:05 INFO  : Successfully done setting SDK workspace  
23:57:05 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
23:57:05 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
23:57:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656021311843,  Project:1655939881106
23:57:11 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_0' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
23:57:11 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
23:57:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:57:20 INFO  : 
23:57:21 INFO  : Updating hardware inferred compiler options for lidar_app.
23:57:21 INFO  : Clearing existing target manager status.
23:58:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:59:01 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
23:59:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:59:20 INFO  : 'fpga -state' command is executed.
23:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:21 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:59:21 INFO  : 'jtag frequency' command is executed.
23:59:21 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:21 INFO  : Context for 'APU' is selected.
23:59:21 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:59:21 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:21 INFO  : Context for 'APU' is selected.
23:59:21 INFO  : 'stop' command is executed.
23:59:21 INFO  : 'ps7_init' command is executed.
23:59:21 INFO  : 'ps7_post_config' command is executed.
23:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:22 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:22 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:22 INFO  : 'con' command is executed.
23:59:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:59:22 INFO  : Disconnected from the channel tcfchan#1.
00:29:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656023308844,  Project:1656021311843
00:29:04 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:29:10 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
00:29:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:29:16 INFO  : 
00:29:17 INFO  : Updating hardware inferred compiler options for lidar_app.
00:29:17 INFO  : Clearing existing target manager status.
00:29:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:29:27 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:30:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:30:33 INFO  : 'fpga -state' command is executed.
00:30:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:34 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:30:34 INFO  : 'jtag frequency' command is executed.
00:30:34 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:34 INFO  : Context for 'APU' is selected.
00:30:34 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:30:34 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:34 INFO  : Context for 'APU' is selected.
00:30:34 INFO  : 'stop' command is executed.
00:30:34 INFO  : 'ps7_init' command is executed.
00:30:34 INFO  : 'ps7_post_config' command is executed.
00:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:35 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:35 INFO  : 'con' command is executed.
00:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:30:35 INFO  : Disconnected from the channel tcfchan#2.
00:31:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:31:06 INFO  : 'fpga -state' command is executed.
00:31:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:06 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:31:06 INFO  : 'jtag frequency' command is executed.
00:31:06 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:06 INFO  : Context for 'APU' is selected.
00:31:06 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:31:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:06 INFO  : Context for 'APU' is selected.
00:31:06 INFO  : 'stop' command is executed.
00:31:07 INFO  : 'ps7_init' command is executed.
00:31:07 INFO  : 'ps7_post_config' command is executed.
00:31:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:07 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:07 INFO  : 'con' command is executed.
00:31:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:31:07 INFO  : Disconnected from the channel tcfchan#3.
01:18:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656026261997,  Project:1656023308844
01:18:58 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:19:02 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
01:19:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:19:10 INFO  : 
01:19:10 INFO  : Updating hardware inferred compiler options for lidar_app.
01:19:10 INFO  : Clearing existing target manager status.
01:21:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:21:41 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:21:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:21:50 INFO  : 'fpga -state' command is executed.
01:21:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:50 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:21:50 INFO  : 'jtag frequency' command is executed.
01:21:50 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:21:51 INFO  : Context for 'APU' is selected.
01:21:51 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:21:51 INFO  : 'configparams force-mem-access 1' command is executed.
01:21:51 INFO  : Context for 'APU' is selected.
01:21:51 INFO  : 'stop' command is executed.
01:21:51 INFO  : 'ps7_init' command is executed.
01:21:51 INFO  : 'ps7_post_config' command is executed.
01:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:21:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:51 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:21:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:21:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:52 INFO  : 'con' command is executed.
01:21:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:21:52 INFO  : Disconnected from the channel tcfchan#4.
01:24:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:24:35 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:24:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:24:43 INFO  : 'fpga -state' command is executed.
01:24:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:44 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:24:44 INFO  : 'jtag frequency' command is executed.
01:24:44 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:24:44 INFO  : Context for 'APU' is selected.
01:24:44 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:24:44 INFO  : 'configparams force-mem-access 1' command is executed.
01:24:44 INFO  : Context for 'APU' is selected.
01:24:44 INFO  : 'stop' command is executed.
01:24:44 INFO  : 'ps7_init' command is executed.
01:24:45 INFO  : 'ps7_post_config' command is executed.
01:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:45 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:24:45 INFO  : 'configparams force-mem-access 0' command is executed.
01:24:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:45 INFO  : 'con' command is executed.
01:24:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:24:45 INFO  : Disconnected from the channel tcfchan#5.
18:24:56 INFO  : Registering command handlers for SDK TCF services
18:24:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
18:25:00 INFO  : XSCT server has started successfully.
18:25:03 INFO  : Successfully done setting XSCT server connection channel  
18:25:03 INFO  : Successfully done setting SDK workspace  
18:25:03 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
18:34:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
18:34:04 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
18:35:28 INFO  : Registering command handlers for SDK TCF services
18:35:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
18:35:34 INFO  : XSCT server has started successfully.
18:35:37 INFO  : Successfully done setting XSCT server connection channel  
18:35:37 INFO  : Successfully done setting SDK workspace  
18:35:37 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
18:35:37 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
18:37:06 INFO  : Registering command handlers for SDK TCF services
18:37:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
18:37:10 INFO  : XSCT server has started successfully.
18:37:10 INFO  : Successfully done setting XSCT server connection channel  
18:37:10 INFO  : Successfully done setting SDK workspace  
18:37:10 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
18:37:10 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
18:39:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
18:40:01 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
18:40:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
18:40:43 INFO  : 'fpga -state' command is executed.
18:40:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:44 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
18:40:44 INFO  : 'jtag frequency' command is executed.
18:40:44 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:44 INFO  : Context for 'APU' is selected.
18:40:44 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
18:40:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:44 INFO  : Context for 'APU' is selected.
18:40:44 INFO  : 'stop' command is executed.
18:40:44 INFO  : 'ps7_init' command is executed.
18:40:44 INFO  : 'ps7_post_config' command is executed.
18:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:44 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:45 INFO  : 'con' command is executed.
18:40:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

18:40:45 INFO  : Disconnected from the channel tcfchan#1.
18:50:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656089423883,  Project:1656087733810
18:50:47 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:50:57 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
18:51:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:51:07 INFO  : 
18:51:08 INFO  : Updating hardware inferred compiler options for lidar_app.
18:51:08 INFO  : Clearing existing target manager status.
18:51:08 INFO  : Closing and re-opening the MSS file of ther project lidar_app_bsp
18:51:09 INFO  : Closing and re-opening the MSS file of ther project lidar_app_bsp
18:51:09 INFO  : Closing and re-opening the MSS file of ther project lidar_app_bsp
18:51:10 INFO  : Closing and re-opening the MSS file of ther project lidar_app_bsp
18:51:10 INFO  : Closing and re-opening the MSS file of ther project lidar_app_bsp
18:51:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:51:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:52:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
18:52:44 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
18:52:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
18:52:55 INFO  : 'fpga -state' command is executed.
18:52:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:55 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
18:52:55 INFO  : 'jtag frequency' command is executed.
18:52:55 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:52:55 INFO  : Context for 'APU' is selected.
18:52:55 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
18:52:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:55 INFO  : Context for 'APU' is selected.
18:52:55 INFO  : 'stop' command is executed.
18:52:55 INFO  : 'ps7_init' command is executed.
18:52:55 INFO  : 'ps7_post_config' command is executed.
18:52:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:52:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:56 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:56 INFO  : 'con' command is executed.
18:52:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

18:52:56 INFO  : Disconnected from the channel tcfchan#2.
18:58:19 INFO  : Registering command handlers for SDK TCF services
18:58:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
18:58:24 INFO  : XSCT server has started successfully.
18:58:24 INFO  : Successfully done setting XSCT server connection channel  
18:58:24 INFO  : Successfully done setting SDK workspace  
18:58:24 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
18:58:24 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
18:58:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
18:58:51 INFO  : 'fpga -state' command is executed.
18:58:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:52 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
18:58:52 INFO  : 'jtag frequency' command is executed.
18:58:52 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:52 INFO  : Context for 'APU' is selected.
18:58:52 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
18:58:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:52 INFO  : Context for 'APU' is selected.
18:58:52 INFO  : 'stop' command is executed.
18:58:53 INFO  : 'ps7_init' command is executed.
18:58:53 INFO  : 'ps7_post_config' command is executed.
18:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:53 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:53 INFO  : 'con' command is executed.
18:58:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

18:58:53 INFO  : Disconnected from the channel tcfchan#1.
18:59:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
18:59:42 INFO  : 'fpga -state' command is executed.
18:59:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:43 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
18:59:43 INFO  : 'jtag frequency' command is executed.
18:59:43 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:43 INFO  : Context for 'APU' is selected.
18:59:45 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
18:59:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:45 INFO  : Context for 'APU' is selected.
18:59:45 INFO  : 'stop' command is executed.
18:59:46 INFO  : 'ps7_init' command is executed.
18:59:46 INFO  : 'ps7_post_config' command is executed.
18:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:46 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:46 INFO  : 'con' command is executed.
18:59:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

18:59:46 INFO  : Disconnected from the channel tcfchan#2.
19:18:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656090469030,  Project:1656089423883
19:18:27 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:18:30 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
19:18:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:18:38 INFO  : 
19:18:39 INFO  : Updating hardware inferred compiler options for lidar_app.
19:18:39 INFO  : Clearing existing target manager status.
19:21:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:21:57 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
19:22:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:22:29 INFO  : 'fpga -state' command is executed.
19:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:30 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
19:22:30 INFO  : 'jtag frequency' command is executed.
19:22:30 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:30 INFO  : Context for 'APU' is selected.
19:22:30 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
19:22:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:30 INFO  : Context for 'APU' is selected.
19:22:30 INFO  : 'stop' command is executed.
19:22:31 INFO  : 'ps7_init' command is executed.
19:22:31 INFO  : 'ps7_post_config' command is executed.
19:22:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:31 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:31 INFO  : 'con' command is executed.
19:22:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

19:22:31 INFO  : Disconnected from the channel tcfchan#3.
21:45:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656099900892,  Project:1656090469030
21:45:49 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:46:03 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
21:46:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:46:12 INFO  : 
21:46:14 INFO  : Updating hardware inferred compiler options for lidar_app.
21:46:14 INFO  : Clearing existing target manager status.
21:47:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:47:45 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
21:49:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:49:14 INFO  : 'fpga -state' command is executed.
21:49:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:14 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
21:49:14 INFO  : 'jtag frequency' command is executed.
21:49:14 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:49:14 INFO  : Context for 'APU' is selected.
21:49:14 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
21:49:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:14 INFO  : Context for 'APU' is selected.
21:49:15 INFO  : 'stop' command is executed.
21:49:15 INFO  : 'ps7_init' command is executed.
21:49:15 INFO  : 'ps7_post_config' command is executed.
21:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:15 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:15 INFO  : 'con' command is executed.
21:49:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

21:49:15 INFO  : Disconnected from the channel tcfchan#4.
21:49:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:49:47 INFO  : 'fpga -state' command is executed.
21:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:47 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
21:49:47 INFO  : 'jtag frequency' command is executed.
21:49:47 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:49:47 INFO  : Context for 'APU' is selected.
21:49:47 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
21:49:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:47 INFO  : Context for 'APU' is selected.
21:49:47 INFO  : 'stop' command is executed.
21:49:48 INFO  : 'ps7_init' command is executed.
21:49:48 INFO  : 'ps7_post_config' command is executed.
21:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:48 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:48 INFO  : 'con' command is executed.
21:49:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

21:49:48 INFO  : Disconnected from the channel tcfchan#5.
21:51:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:51:34 INFO  : 'fpga -state' command is executed.
21:51:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:34 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
21:51:34 INFO  : 'jtag frequency' command is executed.
21:51:34 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:34 INFO  : Context for 'APU' is selected.
21:51:34 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
21:51:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:34 INFO  : Context for 'APU' is selected.
21:51:34 INFO  : 'stop' command is executed.
21:51:35 INFO  : 'ps7_init' command is executed.
21:51:35 INFO  : 'ps7_post_config' command is executed.
21:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:35 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:35 INFO  : 'con' command is executed.
21:51:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

21:51:35 INFO  : Disconnected from the channel tcfchan#6.
22:04:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656101049099,  Project:1656099900892
22:04:41 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:04:42 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
22:04:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:04:51 INFO  : 
22:04:51 INFO  : Updating hardware inferred compiler options for lidar_app.
22:04:51 INFO  : Clearing existing target manager status.
22:11:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
22:11:51 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
22:16:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
22:16:46 INFO  : 'fpga -state' command is executed.
22:16:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:46 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
22:16:46 INFO  : 'jtag frequency' command is executed.
22:16:46 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:16:46 INFO  : Context for 'APU' is selected.
22:16:46 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
22:16:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:46 INFO  : Context for 'APU' is selected.
22:16:46 INFO  : 'stop' command is executed.
22:16:47 INFO  : 'ps7_init' command is executed.
22:16:47 INFO  : 'ps7_post_config' command is executed.
22:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:47 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:47 INFO  : 'con' command is executed.
22:16:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

22:16:47 INFO  : Disconnected from the channel tcfchan#7.
22:37:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
22:37:00 INFO  : 'fpga -state' command is executed.
22:37:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:01 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
22:37:01 INFO  : 'jtag frequency' command is executed.
22:37:01 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:01 INFO  : Context for 'APU' is selected.
22:37:01 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
22:37:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:01 INFO  : Context for 'APU' is selected.
22:37:01 INFO  : 'stop' command is executed.
22:37:01 INFO  : 'ps7_init' command is executed.
22:37:02 INFO  : 'ps7_post_config' command is executed.
22:37:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:37:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:02 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:02 INFO  : 'con' command is executed.
22:37:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

22:37:02 INFO  : Disconnected from the channel tcfchan#8.
22:37:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
22:37:38 INFO  : 'fpga -state' command is executed.
22:37:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:38 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
22:37:38 INFO  : 'jtag frequency' command is executed.
22:37:38 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:38 INFO  : Context for 'APU' is selected.
22:37:38 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
22:37:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:38 INFO  : Context for 'APU' is selected.
22:37:38 INFO  : 'stop' command is executed.
22:37:39 INFO  : 'ps7_init' command is executed.
22:37:39 INFO  : 'ps7_post_config' command is executed.
22:37:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:37:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:39 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:39 INFO  : 'con' command is executed.
22:37:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

22:37:39 INFO  : Disconnected from the channel tcfchan#9.
22:45:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
22:45:05 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
22:45:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
22:45:46 INFO  : 'fpga -state' command is executed.
22:45:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:46 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
22:45:46 INFO  : 'jtag frequency' command is executed.
22:45:46 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:45:46 INFO  : Context for 'APU' is selected.
22:45:46 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
22:45:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:46 INFO  : Context for 'APU' is selected.
22:45:46 INFO  : 'stop' command is executed.
22:45:47 INFO  : 'ps7_init' command is executed.
22:45:47 INFO  : 'ps7_post_config' command is executed.
22:45:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:45:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:47 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:45:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:45:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:47 INFO  : 'con' command is executed.
22:45:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

22:45:47 INFO  : Disconnected from the channel tcfchan#10.
23:24:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656105820359,  Project:1656101049099
23:24:01 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:24:05 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
23:24:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:24:12 INFO  : 
23:24:13 INFO  : Updating hardware inferred compiler options for lidar_app.
23:24:13 INFO  : Clearing existing target manager status.
23:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:24:22 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
23:26:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:26:08 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
23:26:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:26:13 INFO  : 'fpga -state' command is executed.
23:26:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:14 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:26:14 INFO  : 'jtag frequency' command is executed.
23:26:14 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:14 INFO  : Context for 'APU' is selected.
23:26:14 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:26:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:14 INFO  : Context for 'APU' is selected.
23:26:14 INFO  : 'stop' command is executed.
23:26:14 INFO  : 'ps7_init' command is executed.
23:26:14 INFO  : 'ps7_post_config' command is executed.
23:26:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:15 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:15 INFO  : 'con' command is executed.
23:26:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:26:15 INFO  : Disconnected from the channel tcfchan#11.
23:38:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656106652082,  Project:1656105820359
23:38:15 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:38:19 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
23:38:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:38:27 INFO  : 
23:38:28 INFO  : Updating hardware inferred compiler options for lidar_app.
23:38:28 INFO  : Clearing existing target manager status.
23:39:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:39:16 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
23:39:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:39:37 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
23:39:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:39:42 INFO  : 'fpga -state' command is executed.
23:39:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:42 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:39:42 INFO  : 'jtag frequency' command is executed.
23:39:42 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:42 INFO  : Context for 'APU' is selected.
23:39:42 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:39:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:42 INFO  : Context for 'APU' is selected.
23:39:42 INFO  : 'stop' command is executed.
23:39:43 INFO  : 'ps7_init' command is executed.
23:39:43 INFO  : 'ps7_post_config' command is executed.
23:39:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:39:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:43 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:43 INFO  : 'con' command is executed.
23:39:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:39:43 INFO  : Disconnected from the channel tcfchan#12.
23:39:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:39:57 INFO  : 'fpga -state' command is executed.
23:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:57 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:39:57 INFO  : 'jtag frequency' command is executed.
23:39:57 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:57 INFO  : Context for 'APU' is selected.
23:39:57 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:39:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:57 INFO  : Context for 'APU' is selected.
23:39:58 INFO  : 'stop' command is executed.
23:39:58 INFO  : 'ps7_init' command is executed.
23:39:58 INFO  : 'ps7_post_config' command is executed.
23:39:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:39:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:58 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:59 INFO  : 'con' command is executed.
23:39:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:39:59 INFO  : Disconnected from the channel tcfchan#13.
23:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:41:39 INFO  : 'fpga -state' command is executed.
23:41:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:39 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:41:39 INFO  : 'jtag frequency' command is executed.
23:41:39 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:41:39 INFO  : Context for 'APU' is selected.
23:41:39 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:41:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:39 INFO  : Context for 'APU' is selected.
23:41:39 INFO  : 'stop' command is executed.
23:41:40 INFO  : 'ps7_init' command is executed.
23:41:40 INFO  : 'ps7_post_config' command is executed.
23:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:40 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:41 INFO  : 'con' command is executed.
23:41:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:41:41 INFO  : Disconnected from the channel tcfchan#14.
01:30:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:30:46 INFO  : 'fpga -state' command is executed.
01:30:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:30:46 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:30:46 INFO  : 'jtag frequency' command is executed.
01:30:46 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:30:46 INFO  : Context for 'APU' is selected.
01:30:46 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:30:46 INFO  : 'configparams force-mem-access 1' command is executed.
01:30:47 INFO  : Context for 'APU' is selected.
01:30:47 INFO  : 'stop' command is executed.
01:30:47 INFO  : 'ps7_init' command is executed.
01:30:47 INFO  : 'ps7_post_config' command is executed.
01:30:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:30:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:48 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:30:48 INFO  : 'configparams force-mem-access 0' command is executed.
01:30:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:48 INFO  : 'con' command is executed.
01:30:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:30:48 INFO  : Disconnected from the channel tcfchan#15.
01:31:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:31:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:31:15 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:31:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:31:22 INFO  : 'fpga -state' command is executed.
01:31:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:31:22 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:31:22 INFO  : 'jtag frequency' command is executed.
01:31:22 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:31:22 INFO  : Context for 'APU' is selected.
01:31:22 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:31:22 INFO  : 'configparams force-mem-access 1' command is executed.
01:31:22 INFO  : Context for 'APU' is selected.
01:31:22 INFO  : 'stop' command is executed.
01:31:23 INFO  : 'ps7_init' command is executed.
01:31:23 INFO  : 'ps7_post_config' command is executed.
01:31:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:31:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:23 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:31:23 INFO  : 'configparams force-mem-access 0' command is executed.
01:31:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:31:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:23 INFO  : 'con' command is executed.
01:31:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:31:23 INFO  : Disconnected from the channel tcfchan#16.
01:32:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:32:00 INFO  : 'fpga -state' command is executed.
01:32:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:01 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:32:01 INFO  : 'jtag frequency' command is executed.
01:32:01 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:32:01 INFO  : Context for 'APU' is selected.
01:32:01 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:32:01 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:01 INFO  : Context for 'APU' is selected.
01:32:01 INFO  : 'stop' command is executed.
01:32:01 INFO  : 'ps7_init' command is executed.
01:32:01 INFO  : 'ps7_post_config' command is executed.
01:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:01 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:32:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:32:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:01 INFO  : 'con' command is executed.
01:32:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:32:01 INFO  : Disconnected from the channel tcfchan#17.
01:33:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:33:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:33:05 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:34:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:34:16 INFO  : 'fpga -state' command is executed.
01:34:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:34:16 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:34:16 INFO  : 'jtag frequency' command is executed.
01:34:16 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:34:16 INFO  : Context for 'APU' is selected.
01:34:16 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:34:16 INFO  : 'configparams force-mem-access 1' command is executed.
01:34:17 INFO  : Context for 'APU' is selected.
01:34:17 INFO  : 'stop' command is executed.
01:34:17 INFO  : 'ps7_init' command is executed.
01:34:17 INFO  : 'ps7_post_config' command is executed.
01:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:17 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:34:17 INFO  : 'configparams force-mem-access 0' command is executed.
01:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:17 INFO  : 'con' command is executed.
01:34:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:34:17 INFO  : Disconnected from the channel tcfchan#18.
01:43:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656114210680,  Project:1656106652082
01:43:53 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:43:55 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
01:43:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:44:02 INFO  : 
01:44:03 INFO  : Updating hardware inferred compiler options for lidar_app.
01:44:03 INFO  : Clearing existing target manager status.
01:44:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:44:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:44:49 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:46:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:46:18 INFO  : 'fpga -state' command is executed.
01:46:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:19 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:46:19 INFO  : 'jtag frequency' command is executed.
01:46:19 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:46:19 INFO  : Context for 'APU' is selected.
01:46:19 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:46:19 INFO  : 'configparams force-mem-access 1' command is executed.
01:46:19 INFO  : Context for 'APU' is selected.
01:46:19 INFO  : 'stop' command is executed.
01:46:20 INFO  : 'ps7_init' command is executed.
01:46:20 INFO  : 'ps7_post_config' command is executed.
01:46:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:46:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:20 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:46:20 INFO  : 'configparams force-mem-access 0' command is executed.
01:46:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:46:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:20 INFO  : 'con' command is executed.
01:46:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:46:20 INFO  : Disconnected from the channel tcfchan#19.
01:47:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:47:15 INFO  : 'fpga -state' command is executed.
01:47:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:47:15 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:47:15 INFO  : 'jtag frequency' command is executed.
01:47:15 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:47:15 INFO  : Context for 'APU' is selected.
01:47:15 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:47:15 INFO  : 'configparams force-mem-access 1' command is executed.
01:47:15 INFO  : Context for 'APU' is selected.
01:47:15 INFO  : 'stop' command is executed.
01:47:16 INFO  : 'ps7_init' command is executed.
01:47:16 INFO  : 'ps7_post_config' command is executed.
01:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:16 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:47:16 INFO  : 'configparams force-mem-access 0' command is executed.
01:47:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:16 INFO  : 'con' command is executed.
01:47:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:47:16 INFO  : Disconnected from the channel tcfchan#20.
01:49:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:49:18 INFO  : 'fpga -state' command is executed.
01:49:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:18 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:49:18 INFO  : 'jtag frequency' command is executed.
01:49:18 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:49:18 INFO  : Context for 'APU' is selected.
01:49:18 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:49:18 INFO  : 'configparams force-mem-access 1' command is executed.
01:49:18 INFO  : Context for 'APU' is selected.
01:49:18 INFO  : 'stop' command is executed.
01:49:18 INFO  : 'ps7_init' command is executed.
01:49:18 INFO  : 'ps7_post_config' command is executed.
01:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:19 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:49:19 INFO  : 'configparams force-mem-access 0' command is executed.
01:49:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:19 INFO  : 'con' command is executed.
01:49:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:49:19 INFO  : Disconnected from the channel tcfchan#21.
01:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:49:27 INFO  : 'fpga -state' command is executed.
01:49:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:27 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:49:27 INFO  : 'jtag frequency' command is executed.
01:49:27 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:49:27 INFO  : Context for 'APU' is selected.
01:49:27 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:49:27 INFO  : 'configparams force-mem-access 1' command is executed.
01:49:27 INFO  : Context for 'APU' is selected.
01:49:27 INFO  : 'stop' command is executed.
01:49:28 INFO  : 'ps7_init' command is executed.
01:49:28 INFO  : 'ps7_post_config' command is executed.
01:49:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:49:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:28 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:49:28 INFO  : 'configparams force-mem-access 0' command is executed.
01:49:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:49:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:28 INFO  : 'con' command is executed.
01:49:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:49:28 INFO  : Disconnected from the channel tcfchan#22.
02:02:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:02:20 INFO  : 'fpga -state' command is executed.
02:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:02:20 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:02:20 INFO  : 'jtag frequency' command is executed.
02:02:20 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:02:20 INFO  : Context for 'APU' is selected.
02:02:20 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:02:20 INFO  : 'configparams force-mem-access 1' command is executed.
02:02:20 INFO  : Context for 'APU' is selected.
02:02:20 INFO  : 'stop' command is executed.
02:02:20 INFO  : 'ps7_init' command is executed.
02:02:20 INFO  : 'ps7_post_config' command is executed.
02:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:02:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:21 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:02:21 INFO  : 'configparams force-mem-access 0' command is executed.
02:02:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:02:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:21 INFO  : 'con' command is executed.
02:02:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:02:21 INFO  : Disconnected from the channel tcfchan#23.
20:55:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656183245525,  Project:1656114210680
20:55:55 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:56:00 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
20:56:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:56:07 INFO  : 
20:56:08 INFO  : Updating hardware inferred compiler options for lidar_app.
20:56:08 INFO  : Clearing existing target manager status.
23:37:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:38:01 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
23:40:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:40:29 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:08:15 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:10:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:10:07 INFO  : 'fpga -state' command is executed.
01:10:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:10:08 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:10:08 INFO  : 'jtag frequency' command is executed.
01:10:08 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:10:08 INFO  : Context for 'APU' is selected.
01:10:08 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:10:08 INFO  : 'configparams force-mem-access 1' command is executed.
01:10:08 INFO  : Context for 'APU' is selected.
01:10:08 INFO  : 'stop' command is executed.
01:10:08 INFO  : 'ps7_init' command is executed.
01:10:08 INFO  : 'ps7_post_config' command is executed.
01:10:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:10:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:08 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:10:08 INFO  : 'configparams force-mem-access 0' command is executed.
01:10:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:10:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:08 INFO  : 'con' command is executed.
01:10:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:10:08 INFO  : Disconnected from the channel tcfchan#24.
02:30:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656203385396,  Project:1656183245525
02:30:33 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:30:34 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
02:30:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:30:42 INFO  : 
02:30:43 INFO  : Updating hardware inferred compiler options for lidar_app.
02:30:43 INFO  : Clearing existing target manager status.
02:32:23 INFO  : Registering command handlers for SDK TCF services
02:32:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
02:32:28 INFO  : XSCT server has started successfully.
02:32:28 INFO  : Successfully done setting XSCT server connection channel  
02:32:31 INFO  : Successfully done setting SDK workspace  
02:32:31 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
02:32:31 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_0.
02:34:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:34:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:34:08 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
02:34:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:34:29 INFO  : 'fpga -state' command is executed.
02:34:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:34:29 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:34:29 INFO  : 'jtag frequency' command is executed.
02:34:29 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:34:29 INFO  : Context for 'APU' is selected.
02:34:30 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:34:30 INFO  : 'configparams force-mem-access 1' command is executed.
02:34:30 INFO  : Context for 'APU' is selected.
02:34:30 INFO  : 'stop' command is executed.
02:34:30 INFO  : 'ps7_init' command is executed.
02:34:30 INFO  : 'ps7_post_config' command is executed.
02:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:30 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:34:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:34:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:34:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:30 INFO  : 'con' command is executed.
02:34:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:34:30 INFO  : Disconnected from the channel tcfchan#1.
02:36:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:36:49 INFO  : 'fpga -state' command is executed.
02:36:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:49 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:36:49 INFO  : 'jtag frequency' command is executed.
02:36:49 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:36:49 INFO  : Context for 'APU' is selected.
02:36:51 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:36:51 INFO  : 'configparams force-mem-access 1' command is executed.
02:36:51 INFO  : Context for 'APU' is selected.
02:36:51 INFO  : 'stop' command is executed.
02:36:52 INFO  : 'ps7_init' command is executed.
02:36:52 INFO  : 'ps7_post_config' command is executed.
02:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:52 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:36:52 INFO  : 'configparams force-mem-access 0' command is executed.
02:36:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:52 INFO  : 'con' command is executed.
02:36:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:36:52 INFO  : Disconnected from the channel tcfchan#2.
02:41:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:41:05 INFO  : 'fpga -state' command is executed.
02:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:41:05 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:41:05 INFO  : 'jtag frequency' command is executed.
02:41:05 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:41:05 INFO  : Context for 'APU' is selected.
02:41:07 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:41:07 INFO  : 'configparams force-mem-access 1' command is executed.
02:41:07 INFO  : Context for 'APU' is selected.
02:41:07 INFO  : 'stop' command is executed.
02:41:08 INFO  : 'ps7_init' command is executed.
02:41:08 INFO  : 'ps7_post_config' command is executed.
02:41:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:41:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:08 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:41:08 INFO  : 'configparams force-mem-access 0' command is executed.
02:41:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:41:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:08 INFO  : 'con' command is executed.
02:41:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:41:08 INFO  : Disconnected from the channel tcfchan#3.
02:47:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:47:23 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
02:47:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:47:33 INFO  : 'fpga -state' command is executed.
02:47:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:47:33 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:47:33 INFO  : 'jtag frequency' command is executed.
02:47:33 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:47:33 INFO  : Context for 'APU' is selected.
02:47:33 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:47:33 INFO  : 'configparams force-mem-access 1' command is executed.
02:47:33 INFO  : Context for 'APU' is selected.
02:47:33 INFO  : 'stop' command is executed.
02:47:34 INFO  : 'ps7_init' command is executed.
02:47:34 INFO  : 'ps7_post_config' command is executed.
02:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:47:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:47:34 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:47:34 INFO  : 'configparams force-mem-access 0' command is executed.
02:47:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:47:34 INFO  : 'con' command is executed.
02:47:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:47:34 INFO  : Disconnected from the channel tcfchan#4.
03:05:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656205509063,  Project:1656203385396
03:05:35 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:05:38 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
03:05:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:05:44 INFO  : 
03:05:45 INFO  : Updating hardware inferred compiler options for lidar_app.
03:05:45 INFO  : Clearing existing target manager status.
03:07:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:07:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:07:27 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
03:08:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:08:21 INFO  : 'fpga -state' command is executed.
03:08:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:08:21 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
03:08:21 INFO  : 'jtag frequency' command is executed.
03:08:21 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:08:21 INFO  : Context for 'APU' is selected.
03:08:21 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
03:08:21 INFO  : 'configparams force-mem-access 1' command is executed.
03:08:21 INFO  : Context for 'APU' is selected.
03:08:21 INFO  : 'stop' command is executed.
03:08:21 INFO  : 'ps7_init' command is executed.
03:08:21 INFO  : 'ps7_post_config' command is executed.
03:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:21 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:08:22 INFO  : 'configparams force-mem-access 0' command is executed.
03:08:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:08:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:22 INFO  : 'con' command is executed.
03:08:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

03:08:22 INFO  : Disconnected from the channel tcfchan#5.
03:11:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:11:03 INFO  : 'fpga -state' command is executed.
03:11:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:11:03 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
03:11:03 INFO  : 'jtag frequency' command is executed.
03:11:03 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:11:03 INFO  : Context for 'APU' is selected.
03:11:05 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
03:11:05 INFO  : 'configparams force-mem-access 1' command is executed.
03:11:05 INFO  : Context for 'APU' is selected.
03:11:05 INFO  : 'stop' command is executed.
03:11:05 INFO  : 'ps7_init' command is executed.
03:11:05 INFO  : 'ps7_post_config' command is executed.
03:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:11:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:11:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:11:06 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:11:06 INFO  : 'configparams force-mem-access 0' command is executed.
03:11:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:11:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:11:06 INFO  : 'con' command is executed.
03:11:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

03:11:06 INFO  : Disconnected from the channel tcfchan#6.
03:23:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656206588457,  Project:1656205509063
03:23:42 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:23:44 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
03:23:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:23:50 INFO  : 
03:23:51 INFO  : Updating hardware inferred compiler options for lidar_app.
03:23:51 INFO  : Clearing existing target manager status.
03:24:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:24:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:24:35 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
03:24:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:24:42 INFO  : 'fpga -state' command is executed.
03:24:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:24:43 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
03:24:43 INFO  : 'jtag frequency' command is executed.
03:24:43 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:24:43 INFO  : Context for 'APU' is selected.
03:24:43 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
03:24:43 INFO  : 'configparams force-mem-access 1' command is executed.
03:24:43 INFO  : Context for 'APU' is selected.
03:24:43 INFO  : 'stop' command is executed.
03:24:43 INFO  : 'ps7_init' command is executed.
03:24:43 INFO  : 'ps7_post_config' command is executed.
03:24:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:24:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:24:44 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:24:44 INFO  : 'configparams force-mem-access 0' command is executed.
03:24:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:24:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:24:44 INFO  : 'con' command is executed.
03:24:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

03:24:44 INFO  : Disconnected from the channel tcfchan#7.
03:32:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:32:55 INFO  : 'fpga -state' command is executed.
03:32:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:32:55 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
03:32:55 INFO  : 'jtag frequency' command is executed.
03:32:55 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:32:55 INFO  : Context for 'APU' is selected.
03:32:55 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
03:32:55 INFO  : 'configparams force-mem-access 1' command is executed.
03:32:55 INFO  : Context for 'APU' is selected.
03:32:55 INFO  : 'stop' command is executed.
03:32:56 INFO  : 'ps7_init' command is executed.
03:32:56 INFO  : 'ps7_post_config' command is executed.
03:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:56 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:32:56 INFO  : 'configparams force-mem-access 0' command is executed.
03:32:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:56 INFO  : 'con' command is executed.
03:32:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

03:32:56 INFO  : Disconnected from the channel tcfchan#8.
03:34:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:34:11 INFO  : 'fpga -state' command is executed.
03:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:34:11 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
03:34:11 INFO  : 'jtag frequency' command is executed.
03:34:11 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:34:11 INFO  : Context for 'APU' is selected.
03:34:11 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
03:34:11 INFO  : 'configparams force-mem-access 1' command is executed.
03:34:11 INFO  : Context for 'APU' is selected.
03:34:12 INFO  : 'stop' command is executed.
03:34:12 INFO  : 'ps7_init' command is executed.
03:34:12 INFO  : 'ps7_post_config' command is executed.
03:34:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:34:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:34:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:34:12 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:34:12 INFO  : 'configparams force-mem-access 0' command is executed.
03:34:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:34:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:34:12 INFO  : 'con' command is executed.
03:34:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

03:34:12 INFO  : Disconnected from the channel tcfchan#9.
03:35:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:35:32 INFO  : 'fpga -state' command is executed.
03:35:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:35:32 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
03:35:32 INFO  : 'jtag frequency' command is executed.
03:35:32 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:35:32 INFO  : Context for 'APU' is selected.
03:35:32 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
03:35:32 INFO  : 'configparams force-mem-access 1' command is executed.
03:35:32 INFO  : Context for 'APU' is selected.
03:35:32 INFO  : 'stop' command is executed.
03:35:32 INFO  : 'ps7_init' command is executed.
03:35:32 INFO  : 'ps7_post_config' command is executed.
03:35:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:35:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:35:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:35:33 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:35:33 INFO  : 'configparams force-mem-access 0' command is executed.
03:35:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:35:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:35:33 INFO  : 'con' command is executed.
03:35:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

03:35:33 INFO  : Disconnected from the channel tcfchan#10.
03:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:36:00 INFO  : 'fpga -state' command is executed.
03:36:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:36:00 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
03:36:00 INFO  : 'jtag frequency' command is executed.
03:36:00 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:36:00 INFO  : Context for 'APU' is selected.
03:36:00 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
03:36:00 INFO  : 'configparams force-mem-access 1' command is executed.
03:36:00 INFO  : Context for 'APU' is selected.
03:36:00 INFO  : 'stop' command is executed.
03:36:01 INFO  : 'ps7_init' command is executed.
03:36:01 INFO  : 'ps7_post_config' command is executed.
03:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:01 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:36:01 INFO  : 'configparams force-mem-access 0' command is executed.
03:36:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:01 INFO  : 'con' command is executed.
03:36:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

03:36:01 INFO  : Disconnected from the channel tcfchan#11.
03:38:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:38:20 INFO  : 'fpga -state' command is executed.
03:38:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:38:21 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
03:38:21 INFO  : 'jtag frequency' command is executed.
03:38:21 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:38:21 INFO  : Context for 'APU' is selected.
03:38:21 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
03:38:21 INFO  : 'configparams force-mem-access 1' command is executed.
03:38:21 INFO  : Context for 'APU' is selected.
03:38:21 INFO  : 'stop' command is executed.
03:38:21 INFO  : 'ps7_init' command is executed.
03:38:21 INFO  : 'ps7_post_config' command is executed.
03:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:21 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:38:21 INFO  : 'configparams force-mem-access 0' command is executed.
03:38:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:21 INFO  : 'con' command is executed.
03:38:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

03:38:21 INFO  : Disconnected from the channel tcfchan#12.
03:50:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:50:46 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
03:50:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
03:50:51 INFO  : 'fpga -state' command is executed.
03:50:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:50:52 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
03:50:52 INFO  : 'jtag frequency' command is executed.
03:50:52 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:50:52 INFO  : Context for 'APU' is selected.
03:50:52 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
03:50:52 INFO  : 'configparams force-mem-access 1' command is executed.
03:50:52 INFO  : Context for 'APU' is selected.
03:50:52 INFO  : 'stop' command is executed.
03:50:52 INFO  : 'ps7_init' command is executed.
03:50:52 INFO  : 'ps7_post_config' command is executed.
03:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:50:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
03:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:50:52 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:50:52 INFO  : 'configparams force-mem-access 0' command is executed.
03:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:50:53 INFO  : 'con' command is executed.
03:50:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

03:50:53 INFO  : Disconnected from the channel tcfchan#13.
03:59:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656208761980,  Project:1656206588457
03:59:50 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
03:59:53 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
03:59:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:59:59 INFO  : 
04:00:00 INFO  : Updating hardware inferred compiler options for lidar_app.
04:00:00 INFO  : Clearing existing target manager status.
04:00:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:00:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
04:00:56 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
04:01:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
04:01:11 INFO  : 'fpga -state' command is executed.
04:01:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:01:11 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
04:01:11 INFO  : 'jtag frequency' command is executed.
04:01:11 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:01:11 INFO  : Context for 'APU' is selected.
04:01:11 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
04:01:11 INFO  : 'configparams force-mem-access 1' command is executed.
04:01:11 INFO  : Context for 'APU' is selected.
04:01:12 INFO  : 'stop' command is executed.
04:01:12 INFO  : 'ps7_init' command is executed.
04:01:12 INFO  : 'ps7_post_config' command is executed.
04:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:01:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:01:12 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:01:12 INFO  : 'configparams force-mem-access 0' command is executed.
04:01:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:01:12 INFO  : 'con' command is executed.
04:01:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

04:01:12 INFO  : Disconnected from the channel tcfchan#14.
04:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:34:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
04:34:51 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
04:34:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
04:34:55 INFO  : 'fpga -state' command is executed.
04:34:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:34:55 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
04:34:55 INFO  : 'jtag frequency' command is executed.
04:34:55 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:34:56 INFO  : Context for 'APU' is selected.
04:34:56 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
04:34:56 INFO  : 'configparams force-mem-access 1' command is executed.
04:34:56 INFO  : Context for 'APU' is selected.
04:34:56 INFO  : 'stop' command is executed.
04:34:56 INFO  : 'ps7_init' command is executed.
04:34:56 INFO  : 'ps7_post_config' command is executed.
04:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:34:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:34:56 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:34:56 INFO  : 'configparams force-mem-access 0' command is executed.
04:34:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:34:56 INFO  : 'con' command is executed.
04:34:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

04:34:56 INFO  : Disconnected from the channel tcfchan#15.
04:44:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656211449465,  Project:1656208761980
04:44:26 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
04:44:27 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
04:44:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
04:44:33 INFO  : 
04:44:34 INFO  : Updating hardware inferred compiler options for lidar_app.
04:44:34 INFO  : Clearing existing target manager status.
04:45:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:45:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
04:45:44 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
04:45:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
04:45:57 INFO  : 'fpga -state' command is executed.
04:45:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:45:58 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
04:45:58 INFO  : 'jtag frequency' command is executed.
04:45:58 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:45:58 INFO  : Context for 'APU' is selected.
04:45:58 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
04:45:58 INFO  : 'configparams force-mem-access 1' command is executed.
04:45:58 INFO  : Context for 'APU' is selected.
04:45:58 INFO  : 'stop' command is executed.
04:45:58 INFO  : 'ps7_init' command is executed.
04:45:58 INFO  : 'ps7_post_config' command is executed.
04:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:45:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:45:58 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:45:58 INFO  : 'configparams force-mem-access 0' command is executed.
04:45:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:45:58 INFO  : 'con' command is executed.
04:45:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

04:45:58 INFO  : Disconnected from the channel tcfchan#16.
04:47:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
04:47:16 INFO  : 'fpga -state' command is executed.
04:47:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:47:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
04:47:35 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
04:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
04:47:58 INFO  : 'fpga -state' command is executed.
04:47:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:47:58 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
04:47:58 INFO  : 'jtag frequency' command is executed.
04:47:58 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:47:58 INFO  : Context for 'APU' is selected.
04:47:58 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
04:47:58 INFO  : 'configparams force-mem-access 1' command is executed.
04:47:58 INFO  : Context for 'APU' is selected.
04:47:58 INFO  : 'stop' command is executed.
04:47:59 INFO  : 'ps7_init' command is executed.
04:47:59 INFO  : 'ps7_post_config' command is executed.
04:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:47:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
04:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:47:59 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:47:59 INFO  : 'configparams force-mem-access 0' command is executed.
04:47:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:47:59 INFO  : 'con' command is executed.
04:47:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

04:47:59 INFO  : Disconnected from the channel tcfchan#17.
05:12:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656213112454,  Project:1656211449465
05:12:33 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
05:12:36 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
05:12:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
05:12:43 INFO  : 
05:12:44 INFO  : Updating hardware inferred compiler options for lidar_app.
05:12:44 INFO  : Clearing existing target manager status.
05:13:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
05:13:46 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
05:13:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
05:13:52 INFO  : 'fpga -state' command is executed.
05:13:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:13:53 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
05:13:53 INFO  : 'jtag frequency' command is executed.
05:13:53 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:13:53 INFO  : Context for 'APU' is selected.
05:13:53 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
05:13:53 INFO  : 'configparams force-mem-access 1' command is executed.
05:13:53 INFO  : Context for 'APU' is selected.
05:13:53 INFO  : 'stop' command is executed.
05:13:53 INFO  : 'ps7_init' command is executed.
05:13:53 INFO  : 'ps7_post_config' command is executed.
05:13:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:13:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:13:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:13:54 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:13:54 INFO  : 'configparams force-mem-access 0' command is executed.
05:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

05:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:13:54 INFO  : 'con' command is executed.
05:13:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

05:13:54 INFO  : Disconnected from the channel tcfchan#18.
05:55:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656215691469,  Project:1656213112454
05:55:24 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
05:55:28 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
05:55:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
05:55:35 INFO  : 
05:55:36 INFO  : Updating hardware inferred compiler options for lidar_app.
05:55:36 INFO  : Clearing existing target manager status.
05:57:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:57:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
05:57:14 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
05:57:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
05:57:31 INFO  : 'fpga -state' command is executed.
05:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:57:32 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
05:57:32 INFO  : 'jtag frequency' command is executed.
05:57:32 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:57:32 INFO  : Context for 'APU' is selected.
05:57:32 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
05:57:32 INFO  : 'configparams force-mem-access 1' command is executed.
05:57:32 INFO  : Context for 'APU' is selected.
05:57:32 INFO  : 'stop' command is executed.
05:57:32 INFO  : 'ps7_init' command is executed.
05:57:32 INFO  : 'ps7_post_config' command is executed.
05:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:57:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:57:32 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:57:32 INFO  : 'configparams force-mem-access 0' command is executed.
05:57:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

05:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:57:33 INFO  : 'con' command is executed.
05:57:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

05:57:33 INFO  : Disconnected from the channel tcfchan#19.
06:24:35 INFO  : Registering command handlers for SDK TCF services
06:24:36 INFO  : Launching XSCT server: xsct.bat -interactive D:\SDUP_Project\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
06:24:39 INFO  : XSCT server has started successfully.
06:24:39 INFO  : Successfully done setting XSCT server connection channel  
06:24:42 INFO  : Successfully done setting SDK workspace  
06:24:42 INFO  : Processing command line option -hwspec D:/SDUP_Project/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
07:13:53 INFO  : Registering command handlers for SDK TCF services
07:13:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
07:13:58 INFO  : XSCT server has started successfully.
07:13:59 INFO  : Successfully done setting XSCT server connection channel  
07:13:59 INFO  : Successfully done setting SDK workspace  
07:13:59 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
10:32:15 INFO  : Registering command handlers for SDK TCF services
10:32:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
10:32:19 INFO  : XSCT server has started successfully.
10:32:20 INFO  : Successfully done setting XSCT server connection channel  
10:32:20 INFO  : Successfully done setting SDK workspace  
10:32:20 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
10:32:20 INFO  : Checking for hwspec changes in the project design_plane_calc_wrapper_hw_platform_1.
10:32:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656232274327,  Project:1656220098884
10:32:26 INFO  : The hardware specification for project 'design_plane_calc_wrapper_hw_platform_1' is different from C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
10:32:26 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_1\system.hdf.
10:32:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:32:30 INFO  : Clearing existing target manager status.
10:32:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:32:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:33:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
10:33:31 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
10:34:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
10:34:01 INFO  : 'fpga -state' command is executed.
10:34:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:01 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
10:34:01 INFO  : 'jtag frequency' command is executed.
10:34:01 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:34:01 INFO  : Context for 'APU' is selected.
10:34:01 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
10:34:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:01 INFO  : Context for 'APU' is selected.
10:34:02 INFO  : 'stop' command is executed.
10:34:02 INFO  : 'ps7_init' command is executed.
10:34:02 INFO  : 'ps7_post_config' command is executed.
10:34:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:34:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:02 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:03 INFO  : 'con' command is executed.
10:34:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

10:34:03 INFO  : Disconnected from the channel tcfchan#1.
10:38:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
10:38:37 INFO  : 'fpga -state' command is executed.
10:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:38:37 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
10:38:37 INFO  : 'jtag frequency' command is executed.
10:38:37 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:38:37 INFO  : Context for 'APU' is selected.
10:38:39 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
10:38:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:38:39 INFO  : Context for 'APU' is selected.
10:38:39 INFO  : 'stop' command is executed.
10:38:40 INFO  : 'ps7_init' command is executed.
10:38:40 INFO  : 'ps7_post_config' command is executed.
10:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:40 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:38:40 INFO  : 'configparams force-mem-access 0' command is executed.
10:38:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:38:40 INFO  : 'con' command is executed.
10:38:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

10:38:40 INFO  : Disconnected from the channel tcfchan#2.
10:39:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
10:39:48 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
10:40:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
10:40:05 INFO  : 'fpga -state' command is executed.
10:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:05 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
10:40:05 INFO  : 'jtag frequency' command is executed.
10:40:05 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:40:05 INFO  : Context for 'APU' is selected.
10:40:05 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
10:40:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:05 INFO  : Context for 'APU' is selected.
10:40:05 INFO  : 'stop' command is executed.
10:40:06 INFO  : 'ps7_init' command is executed.
10:40:06 INFO  : 'ps7_post_config' command is executed.
10:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:06 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:06 INFO  : 'con' command is executed.
10:40:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

10:40:06 INFO  : Disconnected from the channel tcfchan#3.
10:45:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
10:45:21 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
10:45:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
10:45:37 INFO  : 'fpga -state' command is executed.
10:45:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:37 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
10:45:37 INFO  : 'jtag frequency' command is executed.
10:45:37 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:45:37 INFO  : Context for 'APU' is selected.
10:45:37 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
10:45:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:37 INFO  : Context for 'APU' is selected.
10:45:38 INFO  : 'stop' command is executed.
10:45:38 INFO  : 'ps7_init' command is executed.
10:45:38 INFO  : 'ps7_post_config' command is executed.
10:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:38 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:39 INFO  : 'con' command is executed.
10:45:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

10:45:39 INFO  : Disconnected from the channel tcfchan#4.
18:33:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
18:33:33 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
18:35:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
18:35:24 INFO  : 'fpga -state' command is executed.
18:35:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:24 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
18:35:24 INFO  : 'jtag frequency' command is executed.
18:35:24 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:24 INFO  : Context for 'APU' is selected.
18:35:24 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
18:35:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:24 INFO  : Context for 'APU' is selected.
18:35:24 INFO  : 'stop' command is executed.
18:35:25 INFO  : 'ps7_init' command is executed.
18:35:25 INFO  : 'ps7_post_config' command is executed.
18:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:26 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:26 INFO  : 'con' command is executed.
18:35:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

18:35:26 INFO  : Disconnected from the channel tcfchan#5.
18:37:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
18:37:49 INFO  : 'fpga -state' command is executed.
18:37:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:49 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
18:37:49 INFO  : 'jtag frequency' command is executed.
18:37:49 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:37:49 INFO  : Context for 'APU' is selected.
18:37:49 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
18:37:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:49 INFO  : Context for 'APU' is selected.
18:37:49 INFO  : 'stop' command is executed.
18:37:50 INFO  : 'ps7_init' command is executed.
18:37:50 INFO  : 'ps7_post_config' command is executed.
18:37:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:37:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:51 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:51 INFO  : 'con' command is executed.
18:37:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

18:37:51 INFO  : Disconnected from the channel tcfchan#6.
19:14:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656263634910,  Project:1656232274327
19:14:58 INFO  : Project design_plane_calc_wrapper_hw_platform_1's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:14:59 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_1\system.hdf.
19:15:05 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:15:06 INFO  : Clearing existing target manager status.
19:15:06 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:15:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:16:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:16:06 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
19:16:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:16:13 INFO  : 'fpga -state' command is executed.
19:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:13 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
19:16:13 INFO  : 'jtag frequency' command is executed.
19:16:13 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:16:13 INFO  : Context for 'APU' is selected.
19:16:13 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
19:16:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:13 INFO  : Context for 'APU' is selected.
19:16:13 INFO  : 'stop' command is executed.
19:16:14 INFO  : 'ps7_init' command is executed.
19:16:14 INFO  : 'ps7_post_config' command is executed.
19:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:15 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:15 INFO  : 'con' command is executed.
19:16:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

19:16:15 INFO  : Disconnected from the channel tcfchan#7.
19:18:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:18:04 INFO  : 'fpga -state' command is executed.
19:18:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:04 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
19:18:04 INFO  : 'jtag frequency' command is executed.
19:18:04 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:04 INFO  : Context for 'APU' is selected.
19:18:04 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
19:18:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:04 INFO  : Context for 'APU' is selected.
19:18:04 INFO  : 'stop' command is executed.
19:18:05 INFO  : 'ps7_init' command is executed.
19:18:05 INFO  : 'ps7_post_config' command is executed.
19:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:06 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:06 INFO  : 'con' command is executed.
19:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

19:18:06 INFO  : Disconnected from the channel tcfchan#8.
19:18:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:18:09 INFO  : 'fpga -state' command is executed.
19:18:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:10 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
19:18:10 INFO  : 'jtag frequency' command is executed.
19:18:10 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:10 INFO  : Context for 'APU' is selected.
19:18:10 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
19:18:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:10 INFO  : Context for 'APU' is selected.
19:18:10 INFO  : 'stop' command is executed.
19:18:11 INFO  : 'ps7_init' command is executed.
19:18:11 INFO  : 'ps7_post_config' command is executed.
19:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:18:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:12 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:12 INFO  : 'con' command is executed.
19:18:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

19:18:12 INFO  : Disconnected from the channel tcfchan#9.
19:18:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:18:59 INFO  : 'fpga -state' command is executed.
19:18:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:59 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
19:18:59 INFO  : 'jtag frequency' command is executed.
19:18:59 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:59 INFO  : Context for 'APU' is selected.
19:18:59 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
19:18:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:59 INFO  : Context for 'APU' is selected.
19:18:59 INFO  : 'stop' command is executed.
19:19:00 INFO  : 'ps7_init' command is executed.
19:19:00 INFO  : 'ps7_post_config' command is executed.
19:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:01 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:01 INFO  : 'con' command is executed.
19:19:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

19:19:01 INFO  : Disconnected from the channel tcfchan#10.
19:22:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:22:06 INFO  : 'fpga -state' command is executed.
19:22:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:06 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
19:22:06 INFO  : 'jtag frequency' command is executed.
19:22:06 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:06 INFO  : Context for 'APU' is selected.
19:22:06 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
19:22:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:06 INFO  : Context for 'APU' is selected.
19:22:06 INFO  : 'stop' command is executed.
19:22:08 INFO  : 'ps7_init' command is executed.
19:22:08 INFO  : 'ps7_post_config' command is executed.
19:22:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:08 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:08 INFO  : 'con' command is executed.
19:22:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

19:22:09 INFO  : Disconnected from the channel tcfchan#11.
19:23:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:23:09 INFO  : 'fpga -state' command is executed.
19:23:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:10 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
19:23:10 INFO  : 'jtag frequency' command is executed.
19:23:10 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:10 INFO  : Context for 'APU' is selected.
19:23:10 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
19:23:10 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:10 INFO  : Context for 'APU' is selected.
19:23:10 INFO  : 'stop' command is executed.
19:23:11 INFO  : 'ps7_init' command is executed.
19:23:11 INFO  : 'ps7_post_config' command is executed.
19:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:12 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:12 INFO  : 'con' command is executed.
19:23:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

19:23:12 INFO  : Disconnected from the channel tcfchan#12.
19:24:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:24:38 INFO  : 'fpga -state' command is executed.
19:24:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:38 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
19:24:38 INFO  : 'jtag frequency' command is executed.
19:24:38 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:39 INFO  : Context for 'APU' is selected.
19:24:39 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
19:24:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:39 INFO  : Context for 'APU' is selected.
19:24:39 INFO  : 'stop' command is executed.
19:24:39 INFO  : 'ps7_init' command is executed.
19:24:39 INFO  : 'ps7_post_config' command is executed.
19:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:40 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:40 INFO  : 'con' command is executed.
19:24:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

19:24:40 INFO  : Disconnected from the channel tcfchan#13.
19:25:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:25:38 INFO  : 'fpga -state' command is executed.
19:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:38 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
19:25:38 INFO  : 'jtag frequency' command is executed.
19:25:38 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:38 INFO  : Context for 'APU' is selected.
19:25:38 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
19:25:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:38 INFO  : Context for 'APU' is selected.
19:25:38 INFO  : 'stop' command is executed.
19:25:39 INFO  : 'ps7_init' command is executed.
19:25:39 INFO  : 'ps7_post_config' command is executed.
19:25:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:25:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:40 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:40 INFO  : 'con' command is executed.
19:25:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

19:25:40 INFO  : Disconnected from the channel tcfchan#14.
19:28:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:28:11 INFO  : 'fpga -state' command is executed.
19:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:11 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
19:28:11 INFO  : 'jtag frequency' command is executed.
19:28:11 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:28:11 INFO  : Context for 'APU' is selected.
19:28:11 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
19:28:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:11 INFO  : Context for 'APU' is selected.
19:28:11 INFO  : 'stop' command is executed.
19:28:12 INFO  : 'ps7_init' command is executed.
19:28:12 INFO  : 'ps7_post_config' command is executed.
19:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:13 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:13 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:13 INFO  : 'con' command is executed.
19:28:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

19:28:13 INFO  : Disconnected from the channel tcfchan#15.
19:47:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656265616002,  Project:1656263634910
19:47:25 INFO  : Project design_plane_calc_wrapper_hw_platform_1's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:47:32 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_1\system.hdf.
19:47:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:47:36 INFO  : Clearing existing target manager status.
19:47:36 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:47:36 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:48:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:48:41 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
19:48:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:48:52 INFO  : 'fpga -state' command is executed.
19:48:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:53 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
19:48:53 INFO  : 'jtag frequency' command is executed.
19:48:53 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:48:53 INFO  : Context for 'APU' is selected.
19:48:53 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
19:48:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:53 INFO  : Context for 'APU' is selected.
19:48:53 INFO  : 'stop' command is executed.
19:48:53 INFO  : 'ps7_init' command is executed.
19:48:53 INFO  : 'ps7_post_config' command is executed.
19:48:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:48:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:54 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:54 INFO  : 'con' command is executed.
19:48:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

19:48:54 INFO  : Disconnected from the channel tcfchan#16.
19:58:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656266162098,  Project:1656265616002
19:58:13 INFO  : Project design_plane_calc_wrapper_hw_platform_1's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:59:24 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_1\system.hdf.
19:59:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:59:28 INFO  : Clearing existing target manager status.
19:59:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:59:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:59:49 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
19:59:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
19:59:53 INFO  : 'fpga -state' command is executed.
19:59:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:53 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
19:59:53 INFO  : 'jtag frequency' command is executed.
19:59:53 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:53 INFO  : Context for 'APU' is selected.
19:59:53 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
19:59:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:53 INFO  : Context for 'APU' is selected.
19:59:53 INFO  : 'stop' command is executed.
19:59:54 INFO  : 'ps7_init' command is executed.
19:59:54 INFO  : 'ps7_post_config' command is executed.
19:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:54 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:54 INFO  : 'con' command is executed.
19:59:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

19:59:54 INFO  : Disconnected from the channel tcfchan#17.
20:06:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
20:06:28 INFO  : 'fpga -state' command is executed.
20:06:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:29 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
20:06:29 INFO  : 'jtag frequency' command is executed.
20:06:29 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:06:29 INFO  : Context for 'APU' is selected.
20:06:29 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
20:06:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:29 INFO  : Context for 'APU' is selected.
20:06:29 INFO  : 'stop' command is executed.
20:06:30 INFO  : 'ps7_init' command is executed.
20:06:30 INFO  : 'ps7_post_config' command is executed.
20:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:30 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:30 INFO  : 'con' command is executed.
20:06:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

20:06:30 INFO  : Disconnected from the channel tcfchan#18.
20:06:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
20:06:47 INFO  : 'fpga -state' command is executed.
20:06:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:47 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
20:06:47 INFO  : 'jtag frequency' command is executed.
20:06:47 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:06:47 INFO  : Context for 'APU' is selected.
20:06:47 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
20:06:47 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:48 INFO  : Context for 'APU' is selected.
20:06:48 INFO  : 'stop' command is executed.
20:06:48 INFO  : 'ps7_init' command is executed.
20:06:48 INFO  : 'ps7_post_config' command is executed.
20:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:48 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:48 INFO  : 'con' command is executed.
20:06:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

20:06:48 INFO  : Disconnected from the channel tcfchan#19.
20:09:48 INFO  : Registering command handlers for SDK TCF services
20:09:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
20:09:52 INFO  : XSCT server has started successfully.
20:09:52 INFO  : Successfully done setting XSCT server connection channel  
20:09:52 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
20:09:52 INFO  : Successfully done setting SDK workspace  
20:10:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
20:10:35 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_2/design_plane_calc_wrapper.bit"
20:11:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
20:11:45 INFO  : 'fpga -state' command is executed.
20:11:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:45 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
20:11:45 INFO  : 'jtag frequency' command is executed.
20:11:45 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_2/ps7_init.tcl' is done.
20:11:45 INFO  : Context for 'APU' is selected.
20:11:45 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_2/system.hdf'.
20:11:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:45 INFO  : Context for 'APU' is selected.
20:11:45 INFO  : 'stop' command is executed.
20:11:46 INFO  : 'ps7_init' command is executed.
20:11:46 INFO  : 'ps7_post_config' command is executed.
20:11:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:11:46 INFO  : Disconnected from the channel tcfchan#1.
20:11:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
20:11:51 INFO  : 'fpga -state' command is executed.
20:11:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:51 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
20:11:51 INFO  : 'jtag frequency' command is executed.
20:11:51 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_2/ps7_init.tcl' is done.
20:11:51 INFO  : Context for 'APU' is selected.
20:11:53 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_2/system.hdf'.
20:11:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:53 INFO  : Context for 'APU' is selected.
20:11:53 INFO  : 'stop' command is executed.
20:11:54 INFO  : 'ps7_init' command is executed.
20:11:54 INFO  : 'ps7_post_config' command is executed.
20:11:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

20:11:54 INFO  : Disconnected from the channel tcfchan#2.
20:13:03 ERROR : Failed to closehw "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_2/system.hdf"
Reason: Cannot close hw design 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_2/system.hdf'.
Design is not opened in the current session.

20:21:49 INFO  : Registering command handlers for SDK TCF services
20:21:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\repo\SDUP_Project_2022\FPGA_Code\FPGA_Project.sdk\temp_xsdb_launch_script.tcl
20:21:53 INFO  : XSCT server has started successfully.
20:21:53 INFO  : Successfully done setting XSCT server connection channel  
20:21:53 INFO  : Successfully done setting SDK workspace  
20:21:53 INFO  : Processing command line option -hwspec C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf.
20:22:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
20:22:09 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
20:22:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
20:22:50 INFO  : 'fpga -state' command is executed.
20:22:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:50 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
20:22:50 INFO  : 'jtag frequency' command is executed.
20:22:50 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:50 INFO  : Context for 'APU' is selected.
20:22:50 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
20:22:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:50 INFO  : Context for 'APU' is selected.
20:22:50 INFO  : 'stop' command is executed.
20:22:50 INFO  : 'ps7_init' command is executed.
20:22:50 INFO  : 'ps7_post_config' command is executed.
20:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:51 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:51 INFO  : 'con' command is executed.
20:22:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

20:22:51 INFO  : Disconnected from the channel tcfchan#1.
20:23:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
20:23:43 INFO  : 'fpga -state' command is executed.
20:23:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:43 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
20:23:43 INFO  : 'jtag frequency' command is executed.
20:23:43 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:43 INFO  : Context for 'APU' is selected.
20:23:45 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
20:23:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:45 INFO  : Context for 'APU' is selected.
20:23:45 INFO  : 'stop' command is executed.
20:23:46 INFO  : 'ps7_init' command is executed.
20:23:46 INFO  : 'ps7_post_config' command is executed.
20:23:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:23:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:46 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:46 INFO  : 'con' command is executed.
20:23:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

20:23:46 INFO  : Disconnected from the channel tcfchan#2.
20:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
20:25:16 INFO  : 'fpga -state' command is executed.
20:25:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:16 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
20:25:16 INFO  : 'jtag frequency' command is executed.
20:25:16 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:25:16 INFO  : Context for 'APU' is selected.
20:25:16 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
20:25:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:16 INFO  : Context for 'APU' is selected.
20:25:16 INFO  : 'stop' command is executed.
20:25:17 INFO  : 'ps7_init' command is executed.
20:25:17 INFO  : 'ps7_post_config' command is executed.
20:25:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:25:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:17 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:17 INFO  : 'con' command is executed.
20:25:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

20:25:17 INFO  : Disconnected from the channel tcfchan#3.
20:27:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
20:27:07 INFO  : 'fpga -state' command is executed.
20:27:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:07 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
20:27:07 INFO  : 'jtag frequency' command is executed.
20:27:07 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:27:07 INFO  : Context for 'APU' is selected.
20:27:09 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
20:27:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:10 INFO  : Context for 'APU' is selected.
20:27:10 INFO  : 'stop' command is executed.
20:27:10 INFO  : 'ps7_init' command is executed.
20:27:10 INFO  : 'ps7_post_config' command is executed.
20:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:10 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:11 INFO  : 'con' command is executed.
20:27:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

20:27:11 INFO  : Disconnected from the channel tcfchan#4.
20:29:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
20:29:45 INFO  : 'fpga -state' command is executed.
20:29:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:45 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
20:29:45 INFO  : 'jtag frequency' command is executed.
20:29:45 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:45 INFO  : Context for 'APU' is selected.
20:29:47 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
20:29:47 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:47 INFO  : Context for 'APU' is selected.
20:29:47 INFO  : 'stop' command is executed.
20:29:47 INFO  : 'ps7_init' command is executed.
20:29:47 INFO  : 'ps7_post_config' command is executed.
20:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:29:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:48 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:48 INFO  : 'con' command is executed.
20:29:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

20:29:48 INFO  : Disconnected from the channel tcfchan#5.
20:30:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
20:30:59 INFO  : 'fpga -state' command is executed.
20:30:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:00 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
20:31:00 INFO  : 'jtag frequency' command is executed.
20:31:00 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:31:00 INFO  : Context for 'APU' is selected.
20:31:02 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
20:31:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:02 INFO  : Context for 'APU' is selected.
20:31:02 INFO  : 'stop' command is executed.
20:31:03 INFO  : 'ps7_init' command is executed.
20:31:03 INFO  : 'ps7_post_config' command is executed.
20:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:03 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:03 INFO  : 'con' command is executed.
20:31:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

20:31:03 INFO  : Disconnected from the channel tcfchan#6.
20:31:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
20:31:39 INFO  : 'fpga -state' command is executed.
20:31:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:39 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
20:31:39 INFO  : 'jtag frequency' command is executed.
20:31:39 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:31:39 INFO  : Context for 'APU' is selected.
20:31:41 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
20:31:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:41 INFO  : Context for 'APU' is selected.
20:31:41 INFO  : 'stop' command is executed.
20:31:42 INFO  : 'ps7_init' command is executed.
20:31:42 INFO  : 'ps7_post_config' command is executed.
20:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:42 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:42 INFO  : 'con' command is executed.
20:31:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

20:31:42 INFO  : Disconnected from the channel tcfchan#7.
20:57:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
20:57:35 INFO  : 'fpga -state' command is executed.
20:57:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:35 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
20:57:35 INFO  : 'jtag frequency' command is executed.
20:57:35 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:35 INFO  : Context for 'APU' is selected.
20:57:38 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
20:57:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:38 INFO  : Context for 'APU' is selected.
20:57:38 INFO  : 'stop' command is executed.
20:57:38 INFO  : 'ps7_init' command is executed.
20:57:38 INFO  : 'ps7_post_config' command is executed.
20:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:38 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:39 INFO  : 'con' command is executed.
20:57:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

20:57:39 INFO  : Disconnected from the channel tcfchan#8.
20:58:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
20:58:25 INFO  : 'fpga -state' command is executed.
20:58:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:26 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
20:58:26 INFO  : 'jtag frequency' command is executed.
20:58:26 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:58:26 INFO  : Context for 'APU' is selected.
20:58:28 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
20:58:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:28 INFO  : Context for 'APU' is selected.
20:58:28 INFO  : 'stop' command is executed.
20:58:29 INFO  : 'ps7_init' command is executed.
20:58:29 INFO  : 'ps7_post_config' command is executed.
20:58:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:58:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:29 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:29 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:29 INFO  : 'con' command is executed.
20:58:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

20:58:29 INFO  : Disconnected from the channel tcfchan#9.
21:25:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656271439521,  Project:1656267534853
21:25:16 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:25:19 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
21:25:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:25:26 INFO  : 
21:25:27 INFO  : Updating hardware inferred compiler options for lidar_app.
21:25:27 INFO  : Clearing existing target manager status.
21:25:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:25:50 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
21:27:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:27:29 INFO  : 'fpga -state' command is executed.
21:27:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:30 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
21:27:30 INFO  : 'jtag frequency' command is executed.
21:27:30 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:27:30 INFO  : Context for 'APU' is selected.
21:27:30 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
21:27:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:30 INFO  : Context for 'APU' is selected.
21:27:30 INFO  : 'stop' command is executed.
21:27:30 INFO  : 'ps7_init' command is executed.
21:27:30 INFO  : 'ps7_post_config' command is executed.
21:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:31 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:31 INFO  : 'con' command is executed.
21:27:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

21:27:31 INFO  : Disconnected from the channel tcfchan#10.
21:28:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:28:03 INFO  : 'fpga -state' command is executed.
21:28:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:03 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
21:28:03 INFO  : 'jtag frequency' command is executed.
21:28:03 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:03 INFO  : Context for 'APU' is selected.
21:28:06 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
21:28:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:06 INFO  : Context for 'APU' is selected.
21:28:06 INFO  : 'stop' command is executed.
21:28:06 INFO  : 'ps7_init' command is executed.
21:28:06 INFO  : 'ps7_post_config' command is executed.
21:28:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:28:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:06 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:07 INFO  : 'con' command is executed.
21:28:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

21:28:07 INFO  : Disconnected from the channel tcfchan#11.
21:29:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:29:02 INFO  : 'fpga -state' command is executed.
21:29:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:03 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
21:29:03 INFO  : 'jtag frequency' command is executed.
21:29:03 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:03 INFO  : Context for 'APU' is selected.
21:29:03 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
21:29:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:03 INFO  : Context for 'APU' is selected.
21:29:03 INFO  : 'stop' command is executed.
21:29:03 INFO  : 'ps7_init' command is executed.
21:29:03 INFO  : 'ps7_post_config' command is executed.
21:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:04 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:04 INFO  : 'con' command is executed.
21:29:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

21:29:04 INFO  : Disconnected from the channel tcfchan#12.
21:29:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
21:29:38 INFO  : 'fpga -state' command is executed.
21:29:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:38 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
21:29:38 INFO  : 'jtag frequency' command is executed.
21:29:38 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:38 INFO  : Context for 'APU' is selected.
21:29:38 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
21:29:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:38 INFO  : Context for 'APU' is selected.
21:29:38 INFO  : 'stop' command is executed.
21:29:38 INFO  : 'ps7_init' command is executed.
21:29:38 INFO  : 'ps7_post_config' command is executed.
21:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:39 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:39 INFO  : 'con' command is executed.
21:29:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

21:29:39 INFO  : Disconnected from the channel tcfchan#13.
23:10:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656272538454,  Project:1656271439521
23:10:02 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:10:05 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
23:10:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:10:13 INFO  : 
23:10:13 INFO  : Updating hardware inferred compiler options for lidar_app.
23:10:13 INFO  : Clearing existing target manager status.
23:11:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:11:18 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
23:11:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:11:23 INFO  : 'fpga -state' command is executed.
23:11:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:23 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:11:23 INFO  : 'jtag frequency' command is executed.
23:11:23 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:11:23 INFO  : Context for 'APU' is selected.
23:11:23 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:11:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:23 INFO  : Context for 'APU' is selected.
23:11:23 INFO  : 'stop' command is executed.
23:11:23 INFO  : 'ps7_init' command is executed.
23:11:23 INFO  : 'ps7_post_config' command is executed.
23:11:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:11:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:24 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:24 INFO  : 'con' command is executed.
23:11:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:11:24 INFO  : Disconnected from the channel tcfchan#14.
23:11:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:11:50 INFO  : 'fpga -state' command is executed.
23:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:51 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:11:51 INFO  : 'jtag frequency' command is executed.
23:11:51 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:11:51 INFO  : Context for 'APU' is selected.
23:11:51 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:11:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:51 INFO  : Context for 'APU' is selected.
23:11:51 INFO  : 'stop' command is executed.
23:11:51 INFO  : 'ps7_init' command is executed.
23:11:51 INFO  : 'ps7_post_config' command is executed.
23:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:52 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:52 INFO  : 'con' command is executed.
23:11:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:11:52 INFO  : Disconnected from the channel tcfchan#15.
23:16:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:16:37 INFO  : 'fpga -state' command is executed.
23:16:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:38 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:16:38 INFO  : 'jtag frequency' command is executed.
23:16:38 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:16:38 INFO  : Context for 'APU' is selected.
23:16:38 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:16:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:38 INFO  : Context for 'APU' is selected.
23:16:38 INFO  : 'stop' command is executed.
23:16:38 INFO  : 'ps7_init' command is executed.
23:16:38 INFO  : 'ps7_post_config' command is executed.
23:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:39 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:39 INFO  : 'con' command is executed.
23:16:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:16:39 INFO  : Disconnected from the channel tcfchan#16.
23:18:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:18:16 INFO  : 'fpga -state' command is executed.
23:18:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:17 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:18:17 INFO  : 'jtag frequency' command is executed.
23:18:17 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:18:17 INFO  : Context for 'APU' is selected.
23:18:17 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:18:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:17 INFO  : Context for 'APU' is selected.
23:18:17 INFO  : 'stop' command is executed.
23:18:17 INFO  : 'ps7_init' command is executed.
23:18:17 INFO  : 'ps7_post_config' command is executed.
23:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:18:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:18 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:18 INFO  : 'con' command is executed.
23:18:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:18:18 INFO  : Disconnected from the channel tcfchan#17.
23:19:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:19:46 INFO  : 'fpga -state' command is executed.
23:19:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:46 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:19:46 INFO  : 'jtag frequency' command is executed.
23:19:46 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:19:46 INFO  : Context for 'APU' is selected.
23:19:46 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:19:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:46 INFO  : Context for 'APU' is selected.
23:19:46 INFO  : 'stop' command is executed.
23:19:47 INFO  : 'ps7_init' command is executed.
23:19:47 INFO  : 'ps7_post_config' command is executed.
23:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:47 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:47 INFO  : 'con' command is executed.
23:19:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:19:47 INFO  : Disconnected from the channel tcfchan#18.
23:34:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656279222786,  Project:1656272538454
23:34:51 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:35:29 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
23:35:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:35:35 INFO  : 
23:35:36 INFO  : Updating hardware inferred compiler options for lidar_app.
23:35:36 INFO  : Clearing existing target manager status.
23:36:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:36:21 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
23:37:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:37:12 INFO  : 'fpga -state' command is executed.
23:37:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:12 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:37:12 INFO  : 'jtag frequency' command is executed.
23:37:12 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:37:12 INFO  : Context for 'APU' is selected.
23:37:12 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:37:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:12 INFO  : Context for 'APU' is selected.
23:37:12 INFO  : 'stop' command is executed.
23:37:12 INFO  : 'ps7_init' command is executed.
23:37:12 INFO  : 'ps7_post_config' command is executed.
23:37:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:13 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:13 INFO  : 'con' command is executed.
23:37:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:37:13 INFO  : Disconnected from the channel tcfchan#19.
23:38:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:38:13 INFO  : 'fpga -state' command is executed.
23:38:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:13 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:38:13 INFO  : 'jtag frequency' command is executed.
23:38:13 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:38:13 INFO  : Context for 'APU' is selected.
23:38:13 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:38:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:13 INFO  : Context for 'APU' is selected.
23:38:13 INFO  : 'stop' command is executed.
23:38:13 INFO  : 'ps7_init' command is executed.
23:38:13 INFO  : 'ps7_post_config' command is executed.
23:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:14 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:14 INFO  : 'con' command is executed.
23:38:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:38:14 INFO  : Disconnected from the channel tcfchan#20.
23:38:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:38:34 INFO  : 'fpga -state' command is executed.
23:38:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:34 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:38:34 INFO  : 'jtag frequency' command is executed.
23:38:34 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:38:34 INFO  : Context for 'APU' is selected.
23:38:34 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:38:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:34 INFO  : Context for 'APU' is selected.
23:38:34 INFO  : 'stop' command is executed.
23:38:35 INFO  : 'ps7_init' command is executed.
23:38:35 INFO  : 'ps7_post_config' command is executed.
23:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:35 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:35 INFO  : 'con' command is executed.
23:38:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:38:35 INFO  : Disconnected from the channel tcfchan#21.
23:39:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:39:26 INFO  : 'fpga -state' command is executed.
23:39:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:39:42 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
23:39:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:39:50 INFO  : 'fpga -state' command is executed.
23:39:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:50 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:39:50 INFO  : 'jtag frequency' command is executed.
23:39:50 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:50 INFO  : Context for 'APU' is selected.
23:39:50 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:39:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:50 INFO  : Context for 'APU' is selected.
23:39:50 INFO  : 'stop' command is executed.
23:39:51 INFO  : 'ps7_init' command is executed.
23:39:51 INFO  : 'ps7_post_config' command is executed.
23:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:51 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:51 INFO  : 'con' command is executed.
23:39:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:39:51 INFO  : Disconnected from the channel tcfchan#22.
23:41:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:41:35 INFO  : 'fpga -state' command is executed.
23:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:36 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:41:36 INFO  : 'jtag frequency' command is executed.
23:41:36 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:41:36 INFO  : Context for 'APU' is selected.
23:41:36 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:41:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:36 INFO  : Context for 'APU' is selected.
23:41:36 INFO  : 'stop' command is executed.
23:41:36 INFO  : 'ps7_init' command is executed.
23:41:36 INFO  : 'ps7_post_config' command is executed.
23:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:37 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:37 INFO  : 'con' command is executed.
23:41:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:41:37 INFO  : Disconnected from the channel tcfchan#23.
23:43:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:43:11 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
23:46:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:46:23 INFO  : 'fpga -state' command is executed.
23:46:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:23 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:46:23 INFO  : 'jtag frequency' command is executed.
23:46:23 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:46:23 INFO  : Context for 'APU' is selected.
23:46:23 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:46:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:46:24 INFO  : Context for 'APU' is selected.
23:46:24 INFO  : 'stop' command is executed.
23:46:24 INFO  : 'ps7_init' command is executed.
23:46:24 INFO  : 'ps7_post_config' command is executed.
23:46:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:46:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:24 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:46:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:46:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:46:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:24 INFO  : 'con' command is executed.
23:46:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:46:24 INFO  : Disconnected from the channel tcfchan#24.
23:50:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:50:10 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
23:50:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:50:42 INFO  : 'fpga -state' command is executed.
23:50:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:42 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:50:42 INFO  : 'jtag frequency' command is executed.
23:50:42 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:42 INFO  : Context for 'APU' is selected.
23:50:42 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:50:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:42 INFO  : Context for 'APU' is selected.
23:50:42 INFO  : 'stop' command is executed.
23:50:42 INFO  : 'ps7_init' command is executed.
23:50:42 INFO  : 'ps7_post_config' command is executed.
23:50:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:50:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:43 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:43 INFO  : 'con' command is executed.
23:50:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:50:43 INFO  : Disconnected from the channel tcfchan#25.
23:51:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:51:46 INFO  : 'fpga -state' command is executed.
23:51:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:47 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:51:47 INFO  : 'jtag frequency' command is executed.
23:51:47 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:51:47 INFO  : Context for 'APU' is selected.
23:51:47 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:51:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:47 INFO  : Context for 'APU' is selected.
23:51:47 INFO  : 'stop' command is executed.
23:51:47 INFO  : 'ps7_init' command is executed.
23:51:47 INFO  : 'ps7_post_config' command is executed.
23:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:51:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:48 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:48 INFO  : 'con' command is executed.
23:51:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:51:48 INFO  : Disconnected from the channel tcfchan#26.
23:52:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:52:03 INFO  : 'fpga -state' command is executed.
23:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:52:12 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
23:52:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:52:21 INFO  : 'fpga -state' command is executed.
23:52:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:21 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:52:21 INFO  : 'jtag frequency' command is executed.
23:52:21 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:52:21 INFO  : Context for 'APU' is selected.
23:52:21 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:52:21 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:21 INFO  : Context for 'APU' is selected.
23:52:21 INFO  : 'stop' command is executed.
23:52:22 INFO  : 'ps7_init' command is executed.
23:52:22 INFO  : 'ps7_post_config' command is executed.
23:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:22 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:22 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:22 INFO  : 'con' command is executed.
23:52:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:52:22 INFO  : Disconnected from the channel tcfchan#27.
23:54:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:54:20 INFO  : 'fpga -state' command is executed.
23:54:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:21 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:54:21 INFO  : 'jtag frequency' command is executed.
23:54:21 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:54:21 INFO  : Context for 'APU' is selected.
23:54:21 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:54:21 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:21 INFO  : Context for 'APU' is selected.
23:54:21 INFO  : 'stop' command is executed.
23:54:21 INFO  : 'ps7_init' command is executed.
23:54:21 INFO  : 'ps7_post_config' command is executed.
23:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:54:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:22 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:22 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:22 INFO  : 'con' command is executed.
23:54:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:54:22 INFO  : Disconnected from the channel tcfchan#28.
23:54:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:54:48 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
23:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:55:01 INFO  : 'fpga -state' command is executed.
23:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:01 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:55:01 INFO  : 'jtag frequency' command is executed.
23:55:01 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:01 INFO  : Context for 'APU' is selected.
23:55:01 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:55:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:01 INFO  : Context for 'APU' is selected.
23:55:01 INFO  : 'stop' command is executed.
23:55:02 INFO  : 'ps7_init' command is executed.
23:55:02 INFO  : 'ps7_post_config' command is executed.
23:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:02 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:02 INFO  : 'con' command is executed.
23:55:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:55:02 INFO  : Disconnected from the channel tcfchan#29.
23:58:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:58:50 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
23:59:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
23:59:01 INFO  : 'fpga -state' command is executed.
23:59:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:01 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
23:59:01 INFO  : 'jtag frequency' command is executed.
23:59:01 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:01 INFO  : Context for 'APU' is selected.
23:59:01 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
23:59:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:01 INFO  : Context for 'APU' is selected.
23:59:02 INFO  : 'stop' command is executed.
23:59:02 INFO  : 'ps7_init' command is executed.
23:59:02 INFO  : 'ps7_post_config' command is executed.
23:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:02 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:02 INFO  : 'con' command is executed.
23:59:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

23:59:02 INFO  : Disconnected from the channel tcfchan#30.
00:02:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:02:31 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:02:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:02:49 INFO  : 'fpga -state' command is executed.
00:02:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:49 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:02:49 INFO  : 'jtag frequency' command is executed.
00:02:49 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:02:49 INFO  : Context for 'APU' is selected.
00:02:49 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:02:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:50 INFO  : Context for 'APU' is selected.
00:02:50 INFO  : 'stop' command is executed.
00:02:50 INFO  : 'ps7_init' command is executed.
00:02:50 INFO  : 'ps7_post_config' command is executed.
00:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:50 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:51 INFO  : 'con' command is executed.
00:02:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:02:51 INFO  : Disconnected from the channel tcfchan#31.
00:05:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:05:02 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:05:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:05:09 INFO  : 'fpga -state' command is executed.
00:05:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:09 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:05:09 INFO  : 'jtag frequency' command is executed.
00:05:09 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:05:09 INFO  : Context for 'APU' is selected.
00:05:09 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:05:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:09 INFO  : Context for 'APU' is selected.
00:05:09 INFO  : 'stop' command is executed.
00:05:09 INFO  : 'ps7_init' command is executed.
00:05:09 INFO  : 'ps7_post_config' command is executed.
00:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:10 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:10 INFO  : 'con' command is executed.
00:05:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:05:10 INFO  : Disconnected from the channel tcfchan#32.
00:05:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:05:53 INFO  : 'fpga -state' command is executed.
00:05:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:53 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:05:53 INFO  : 'jtag frequency' command is executed.
00:05:53 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:05:53 INFO  : Context for 'APU' is selected.
00:05:53 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:05:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:53 INFO  : Context for 'APU' is selected.
00:05:53 INFO  : 'stop' command is executed.
00:05:53 INFO  : 'ps7_init' command is executed.
00:05:53 INFO  : 'ps7_post_config' command is executed.
00:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:54 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:54 INFO  : 'con' command is executed.
00:05:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:05:54 INFO  : Disconnected from the channel tcfchan#33.
00:06:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:06:14 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:06:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:06:39 INFO  : 'fpga -state' command is executed.
00:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:39 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:06:39 INFO  : 'jtag frequency' command is executed.
00:06:39 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:39 INFO  : Context for 'APU' is selected.
00:06:39 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:06:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:39 INFO  : Context for 'APU' is selected.
00:06:39 INFO  : 'stop' command is executed.
00:06:39 INFO  : 'ps7_init' command is executed.
00:06:39 INFO  : 'ps7_post_config' command is executed.
00:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:40 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:40 INFO  : 'con' command is executed.
00:06:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:06:40 INFO  : Disconnected from the channel tcfchan#34.
00:10:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:10:20 INFO  : 'fpga -state' command is executed.
00:10:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:20 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:10:20 INFO  : 'jtag frequency' command is executed.
00:10:20 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:20 INFO  : Context for 'APU' is selected.
00:10:20 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:10:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:20 INFO  : Context for 'APU' is selected.
00:10:20 INFO  : 'stop' command is executed.
00:10:20 INFO  : 'ps7_init' command is executed.
00:10:20 INFO  : 'ps7_post_config' command is executed.
00:10:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:10:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:21 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:21 INFO  : 'con' command is executed.
00:10:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:10:21 INFO  : Disconnected from the channel tcfchan#35.
00:10:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:10:49 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:11:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:11:10 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:11:15 INFO  : 'fpga -state' command is executed.
00:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:15 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:11:15 INFO  : 'jtag frequency' command is executed.
00:11:15 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:11:15 INFO  : Context for 'APU' is selected.
00:11:15 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:11:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:15 INFO  : Context for 'APU' is selected.
00:11:15 INFO  : 'stop' command is executed.
00:11:15 INFO  : 'ps7_init' command is executed.
00:11:15 INFO  : 'ps7_post_config' command is executed.
00:11:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:16 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:16 INFO  : 'con' command is executed.
00:11:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:11:16 INFO  : Disconnected from the channel tcfchan#36.
00:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:11:44 INFO  : 'fpga -state' command is executed.
00:11:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:44 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:11:44 INFO  : 'jtag frequency' command is executed.
00:11:45 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:11:45 INFO  : Context for 'APU' is selected.
00:11:45 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:11:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:45 INFO  : Context for 'APU' is selected.
00:11:45 INFO  : 'stop' command is executed.
00:11:45 INFO  : 'ps7_init' command is executed.
00:11:45 INFO  : 'ps7_post_config' command is executed.
00:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:46 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:46 INFO  : 'con' command is executed.
00:11:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:11:46 INFO  : Disconnected from the channel tcfchan#37.
00:12:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:12:06 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:13:47 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:13:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:13:57 INFO  : 'fpga -state' command is executed.
00:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:57 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:13:57 INFO  : 'jtag frequency' command is executed.
00:13:57 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:13:57 INFO  : Context for 'APU' is selected.
00:13:57 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:13:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:57 INFO  : Context for 'APU' is selected.
00:13:57 INFO  : 'stop' command is executed.
00:13:58 INFO  : 'ps7_init' command is executed.
00:13:58 INFO  : 'ps7_post_config' command is executed.
00:13:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:13:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:58 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:58 INFO  : 'con' command is executed.
00:13:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:13:58 INFO  : Disconnected from the channel tcfchan#38.
00:16:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:16:27 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:16:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:16:32 INFO  : 'fpga -state' command is executed.
00:16:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:32 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:16:32 INFO  : 'jtag frequency' command is executed.
00:16:32 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:16:32 INFO  : Context for 'APU' is selected.
00:16:32 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:16:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:32 INFO  : Context for 'APU' is selected.
00:16:32 INFO  : 'stop' command is executed.
00:16:33 INFO  : 'ps7_init' command is executed.
00:16:33 INFO  : 'ps7_post_config' command is executed.
00:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:33 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:33 INFO  : 'con' command is executed.
00:16:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:16:33 INFO  : Disconnected from the channel tcfchan#39.
00:33:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:33:37 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:33:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:33:52 INFO  : 'fpga -state' command is executed.
00:33:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:52 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:33:52 INFO  : 'jtag frequency' command is executed.
00:33:52 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:52 INFO  : Context for 'APU' is selected.
00:33:52 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:52 INFO  : Context for 'APU' is selected.
00:33:52 INFO  : 'stop' command is executed.
00:33:52 INFO  : 'ps7_init' command is executed.
00:33:52 INFO  : 'ps7_post_config' command is executed.
00:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:53 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:53 INFO  : 'con' command is executed.
00:33:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:33:53 INFO  : Disconnected from the channel tcfchan#40.
00:36:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:36:55 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:37:03 INFO  : 'fpga -state' command is executed.
00:37:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:04 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:37:04 INFO  : 'jtag frequency' command is executed.
00:37:04 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:37:04 INFO  : Context for 'APU' is selected.
00:37:04 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:37:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:04 INFO  : Context for 'APU' is selected.
00:37:04 INFO  : 'stop' command is executed.
00:37:04 INFO  : 'ps7_init' command is executed.
00:37:04 INFO  : 'ps7_post_config' command is executed.
00:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:05 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:05 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:05 INFO  : 'con' command is executed.
00:37:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:37:05 INFO  : Disconnected from the channel tcfchan#41.
00:38:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:38:52 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:39:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:39:05 INFO  : 'fpga -state' command is executed.
00:39:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:05 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:39:05 INFO  : 'jtag frequency' command is executed.
00:39:05 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:39:05 INFO  : Context for 'APU' is selected.
00:39:05 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:39:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:05 INFO  : Context for 'APU' is selected.
00:39:05 INFO  : 'stop' command is executed.
00:39:05 INFO  : 'ps7_init' command is executed.
00:39:05 INFO  : 'ps7_post_config' command is executed.
00:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:06 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:06 INFO  : 'con' command is executed.
00:39:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:39:06 INFO  : Disconnected from the channel tcfchan#42.
00:40:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:40:28 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:40:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:40:37 INFO  : 'fpga -state' command is executed.
00:40:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:37 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:40:37 INFO  : 'jtag frequency' command is executed.
00:40:37 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:40:37 INFO  : Context for 'APU' is selected.
00:40:37 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:40:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:37 INFO  : Context for 'APU' is selected.
00:40:37 INFO  : 'stop' command is executed.
00:40:37 INFO  : 'ps7_init' command is executed.
00:40:37 INFO  : 'ps7_post_config' command is executed.
00:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:38 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:40:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:40:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:38 INFO  : 'con' command is executed.
00:40:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:40:38 INFO  : Disconnected from the channel tcfchan#43.
00:40:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:41:01 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:41:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:41:08 INFO  : 'fpga -state' command is executed.
00:41:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:08 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:41:08 INFO  : 'jtag frequency' command is executed.
00:41:08 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:08 INFO  : Context for 'APU' is selected.
00:41:08 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:41:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:08 INFO  : Context for 'APU' is selected.
00:41:08 INFO  : 'stop' command is executed.
00:41:08 INFO  : 'ps7_init' command is executed.
00:41:08 INFO  : 'ps7_post_config' command is executed.
00:41:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:41:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:09 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:09 INFO  : 'con' command is executed.
00:41:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:41:09 INFO  : Disconnected from the channel tcfchan#44.
00:41:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:41:57 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:42:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:42:03 INFO  : 'fpga -state' command is executed.
00:42:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:03 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:42:03 INFO  : 'jtag frequency' command is executed.
00:42:03 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:42:03 INFO  : Context for 'APU' is selected.
00:42:03 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:42:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:03 INFO  : Context for 'APU' is selected.
00:42:03 INFO  : 'stop' command is executed.
00:42:05 INFO  : 'ps7_init' command is executed.
00:42:05 INFO  : 'ps7_post_config' command is executed.
00:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:07 ERROR : Memory write error at 0x100000. AP transaction timeout
00:42:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
----------------End of Script----------------

00:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:42:19 INFO  : 'fpga -state' command is executed.
00:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:19 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:42:19 INFO  : 'jtag frequency' command is executed.
00:42:19 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:42:19 INFO  : Context for 'APU' is selected.
00:42:19 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:42:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:19 INFO  : Context for 'APU' is selected.
00:42:19 INFO  : 'stop' command is executed.
00:42:19 ERROR : AP transaction error, DAP status f0000021
00:42:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
----------------End of Script----------------

00:42:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:42:33 ERROR : fpga configuration failed. DONE PIN is not HIGH
00:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:42:51 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:43:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:43:33 INFO  : 'fpga -state' command is executed.
00:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:34 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:43:34 INFO  : 'jtag frequency' command is executed.
00:43:34 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:43:34 INFO  : Context for 'APU' is selected.
00:43:34 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:43:34 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:34 INFO  : Context for 'APU' is selected.
00:43:34 INFO  : 'stop' command is executed.
00:43:34 INFO  : 'ps7_init' command is executed.
00:43:34 INFO  : 'ps7_post_config' command is executed.
00:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:35 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:35 INFO  : 'con' command is executed.
00:43:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:43:35 INFO  : Disconnected from the channel tcfchan#45.
00:44:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:44:39 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:44:51 INFO  : 'fpga -state' command is executed.
00:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:51 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:44:51 INFO  : 'jtag frequency' command is executed.
00:44:51 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:51 INFO  : Context for 'APU' is selected.
00:44:51 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:44:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:51 INFO  : Context for 'APU' is selected.
00:44:51 INFO  : 'stop' command is executed.
00:44:52 INFO  : 'ps7_init' command is executed.
00:44:52 INFO  : 'ps7_post_config' command is executed.
00:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:52 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:52 INFO  : 'con' command is executed.
00:44:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:44:52 INFO  : Disconnected from the channel tcfchan#46.
00:45:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:45:23 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:45:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:45:37 INFO  : 'fpga -state' command is executed.
00:45:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:38 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:45:38 INFO  : 'jtag frequency' command is executed.
00:45:38 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:45:38 INFO  : Context for 'APU' is selected.
00:45:38 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:45:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:38 INFO  : Context for 'APU' is selected.
00:45:38 INFO  : 'stop' command is executed.
00:45:38 INFO  : 'ps7_init' command is executed.
00:45:38 INFO  : 'ps7_post_config' command is executed.
00:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:39 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:39 INFO  : 'con' command is executed.
00:45:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:45:39 INFO  : Disconnected from the channel tcfchan#47.
00:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:49:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:49:30 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
00:49:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
00:49:37 INFO  : 'fpga -state' command is executed.
00:49:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:49:37 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
00:49:37 INFO  : 'jtag frequency' command is executed.
00:49:37 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:49:37 INFO  : Context for 'APU' is selected.
00:49:37 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
00:49:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:49:37 INFO  : Context for 'APU' is selected.
00:49:37 INFO  : 'stop' command is executed.
00:49:38 INFO  : 'ps7_init' command is executed.
00:49:38 INFO  : 'ps7_post_config' command is executed.
00:49:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:49:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:38 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:49:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:49:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:49:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:38 INFO  : 'con' command is executed.
00:49:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

00:49:38 INFO  : Disconnected from the channel tcfchan#48.
01:03:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:03:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:03:57 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:04:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:04:05 INFO  : 'fpga -state' command is executed.
01:04:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:05 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:04:05 INFO  : 'jtag frequency' command is executed.
01:04:05 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:04:05 INFO  : Context for 'APU' is selected.
01:04:05 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:04:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:04:05 INFO  : Context for 'APU' is selected.
01:04:05 INFO  : 'stop' command is executed.
01:04:06 INFO  : 'ps7_init' command is executed.
01:04:06 INFO  : 'ps7_post_config' command is executed.
01:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:06 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:04:06 INFO  : 'configparams force-mem-access 0' command is executed.
01:04:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:04:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:06 INFO  : 'con' command is executed.
01:04:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:04:06 INFO  : Disconnected from the channel tcfchan#49.
01:05:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:05:32 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:05:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:05:51 INFO  : 'fpga -state' command is executed.
01:05:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:51 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:05:51 INFO  : 'jtag frequency' command is executed.
01:05:51 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:05:51 INFO  : Context for 'APU' is selected.
01:05:51 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:05:51 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:51 INFO  : Context for 'APU' is selected.
01:05:51 INFO  : 'stop' command is executed.
01:05:51 INFO  : 'ps7_init' command is executed.
01:05:51 INFO  : 'ps7_post_config' command is executed.
01:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:52 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:52 INFO  : 'con' command is executed.
01:05:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:05:52 INFO  : Disconnected from the channel tcfchan#50.
01:08:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:08:16 INFO  : 'fpga -state' command is executed.
01:08:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:16 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:08:16 INFO  : 'jtag frequency' command is executed.
01:08:16 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:08:16 INFO  : Context for 'APU' is selected.
01:08:16 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:08:16 INFO  : 'configparams force-mem-access 1' command is executed.
01:08:16 INFO  : Context for 'APU' is selected.
01:08:16 INFO  : 'stop' command is executed.
01:08:17 INFO  : 'ps7_init' command is executed.
01:08:17 INFO  : 'ps7_post_config' command is executed.
01:08:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:08:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:17 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:08:17 INFO  : 'configparams force-mem-access 0' command is executed.
01:08:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:08:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:17 INFO  : 'con' command is executed.
01:08:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:08:17 INFO  : Disconnected from the channel tcfchan#51.
01:08:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:08:35 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:08:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:08:41 INFO  : 'fpga -state' command is executed.
01:08:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:41 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:08:41 INFO  : 'jtag frequency' command is executed.
01:08:41 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:08:41 INFO  : Context for 'APU' is selected.
01:08:41 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:08:41 INFO  : 'configparams force-mem-access 1' command is executed.
01:08:41 INFO  : Context for 'APU' is selected.
01:08:41 INFO  : 'stop' command is executed.
01:08:41 INFO  : 'ps7_init' command is executed.
01:08:41 INFO  : 'ps7_post_config' command is executed.
01:08:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:08:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:42 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:08:42 INFO  : 'configparams force-mem-access 0' command is executed.
01:08:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:42 INFO  : 'con' command is executed.
01:08:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:08:42 INFO  : Disconnected from the channel tcfchan#52.
01:11:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:11:01 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:11:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:11:07 INFO  : 'fpga -state' command is executed.
01:11:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:07 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:11:07 INFO  : 'jtag frequency' command is executed.
01:11:07 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:11:07 INFO  : Context for 'APU' is selected.
01:11:07 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:11:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:11:08 INFO  : Context for 'APU' is selected.
01:11:08 INFO  : 'stop' command is executed.
01:11:08 INFO  : 'ps7_init' command is executed.
01:11:08 INFO  : 'ps7_post_config' command is executed.
01:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:11:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:09 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:11:09 INFO  : 'configparams force-mem-access 0' command is executed.
01:11:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:09 INFO  : 'con' command is executed.
01:11:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:11:09 INFO  : Disconnected from the channel tcfchan#53.
01:12:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:12:44 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:12:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:12:50 INFO  : 'fpga -state' command is executed.
01:12:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:50 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:12:50 INFO  : 'jtag frequency' command is executed.
01:12:50 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:12:50 INFO  : Context for 'APU' is selected.
01:12:50 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:12:50 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:50 INFO  : Context for 'APU' is selected.
01:12:50 INFO  : 'stop' command is executed.
01:12:50 INFO  : 'ps7_init' command is executed.
01:12:50 INFO  : 'ps7_post_config' command is executed.
01:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:51 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:51 INFO  : 'con' command is executed.
01:12:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:12:51 INFO  : Disconnected from the channel tcfchan#54.
01:13:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:13:47 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:13:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:13:53 INFO  : 'fpga -state' command is executed.
01:13:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:53 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:13:53 INFO  : 'jtag frequency' command is executed.
01:13:53 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:13:53 INFO  : Context for 'APU' is selected.
01:13:53 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:13:53 INFO  : 'configparams force-mem-access 1' command is executed.
01:13:53 INFO  : Context for 'APU' is selected.
01:13:53 INFO  : 'stop' command is executed.
01:13:54 INFO  : 'ps7_init' command is executed.
01:13:54 INFO  : 'ps7_post_config' command is executed.
01:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:54 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:13:54 INFO  : 'configparams force-mem-access 0' command is executed.
01:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:54 INFO  : 'con' command is executed.
01:13:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:13:54 INFO  : Disconnected from the channel tcfchan#55.
01:14:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:14:30 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:14:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:14:34 INFO  : 'fpga -state' command is executed.
01:14:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:34 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:14:34 INFO  : 'jtag frequency' command is executed.
01:14:34 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:14:34 INFO  : Context for 'APU' is selected.
01:14:34 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:14:34 INFO  : 'configparams force-mem-access 1' command is executed.
01:14:34 INFO  : Context for 'APU' is selected.
01:14:34 INFO  : 'stop' command is executed.
01:14:34 INFO  : 'ps7_init' command is executed.
01:14:34 INFO  : 'ps7_post_config' command is executed.
01:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:35 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:14:35 INFO  : 'configparams force-mem-access 0' command is executed.
01:14:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:14:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:35 INFO  : 'con' command is executed.
01:14:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:14:35 INFO  : Disconnected from the channel tcfchan#56.
01:15:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:15:15 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:15:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:15:20 INFO  : 'fpga -state' command is executed.
01:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:20 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:15:20 INFO  : 'jtag frequency' command is executed.
01:15:20 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:15:20 INFO  : Context for 'APU' is selected.
01:15:20 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:15:20 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:20 INFO  : Context for 'APU' is selected.
01:15:20 INFO  : 'stop' command is executed.
01:15:20 INFO  : 'ps7_init' command is executed.
01:15:20 INFO  : 'ps7_post_config' command is executed.
01:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:21 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:15:21 INFO  : 'configparams force-mem-access 0' command is executed.
01:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:21 INFO  : 'con' command is executed.
01:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:15:21 INFO  : Disconnected from the channel tcfchan#57.
01:15:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:15:41 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:15:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:15:45 INFO  : 'fpga -state' command is executed.
01:15:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:45 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:15:45 INFO  : 'jtag frequency' command is executed.
01:15:45 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:15:45 INFO  : Context for 'APU' is selected.
01:15:45 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:15:45 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:45 INFO  : Context for 'APU' is selected.
01:15:45 INFO  : 'stop' command is executed.
01:15:46 INFO  : 'ps7_init' command is executed.
01:15:46 INFO  : 'ps7_post_config' command is executed.
01:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:46 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:15:46 INFO  : 'configparams force-mem-access 0' command is executed.
01:15:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:15:49 INFO  : Disconnected from the channel tcfchan#58.
01:16:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:16:24 INFO  : 'fpga -state' command is executed.
01:16:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:24 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:16:24 INFO  : 'jtag frequency' command is executed.
01:16:24 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:16:24 INFO  : Context for 'APU' is selected.
01:16:24 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:16:24 INFO  : 'configparams force-mem-access 1' command is executed.
01:16:24 INFO  : Context for 'APU' is selected.
01:16:24 INFO  : 'stop' command is executed.
01:16:25 INFO  : 'ps7_init' command is executed.
01:16:25 INFO  : 'ps7_post_config' command is executed.
01:16:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:16:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:25 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:25 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:25 INFO  : 'con' command is executed.
01:16:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:16:25 INFO  : Disconnected from the channel tcfchan#59.
01:16:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:16:47 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:17:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:17:07 INFO  : 'fpga -state' command is executed.
01:17:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:17:07 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:17:07 INFO  : 'jtag frequency' command is executed.
01:17:07 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:17:07 INFO  : Context for 'APU' is selected.
01:17:07 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:17:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:17:07 INFO  : Context for 'APU' is selected.
01:17:07 INFO  : 'stop' command is executed.
01:17:08 INFO  : 'ps7_init' command is executed.
01:17:08 INFO  : 'ps7_post_config' command is executed.
01:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:08 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:17:08 INFO  : 'configparams force-mem-access 0' command is executed.
01:17:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:08 INFO  : 'con' command is executed.
01:17:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:17:08 INFO  : Disconnected from the channel tcfchan#60.
01:17:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:17:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:17:30 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:17:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:17:35 INFO  : 'fpga -state' command is executed.
01:17:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:17:35 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:17:35 INFO  : 'jtag frequency' command is executed.
01:17:35 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:17:35 INFO  : Context for 'APU' is selected.
01:17:35 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:17:35 INFO  : 'configparams force-mem-access 1' command is executed.
01:17:35 INFO  : Context for 'APU' is selected.
01:17:36 INFO  : 'stop' command is executed.
01:17:36 INFO  : 'ps7_init' command is executed.
01:17:36 INFO  : 'ps7_post_config' command is executed.
01:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:36 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:17:36 INFO  : 'configparams force-mem-access 0' command is executed.
01:17:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:17:36 INFO  : 'con' command is executed.
01:17:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:17:36 INFO  : Disconnected from the channel tcfchan#61.
01:18:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:18:08 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:18:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:18:14 INFO  : 'fpga -state' command is executed.
01:18:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:14 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:18:14 INFO  : 'jtag frequency' command is executed.
01:18:14 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:18:14 INFO  : Context for 'APU' is selected.
01:18:14 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:18:14 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:14 INFO  : Context for 'APU' is selected.
01:18:14 INFO  : 'stop' command is executed.
01:18:15 INFO  : 'ps7_init' command is executed.
01:18:15 INFO  : 'ps7_post_config' command is executed.
01:18:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:18:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:15 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:15 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:15 INFO  : 'con' command is executed.
01:18:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:18:15 INFO  : Disconnected from the channel tcfchan#62.
01:19:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:19:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:19:06 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:19:10 INFO  : 'fpga -state' command is executed.
01:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:19:10 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:19:10 INFO  : 'jtag frequency' command is executed.
01:19:10 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:19:10 INFO  : Context for 'APU' is selected.
01:19:10 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:19:10 INFO  : 'configparams force-mem-access 1' command is executed.
01:19:10 INFO  : Context for 'APU' is selected.
01:19:11 INFO  : 'stop' command is executed.
01:19:12 INFO  : 'ps7_init' command is executed.
01:19:12 INFO  : 'ps7_post_config' command is executed.
01:19:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:19:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:15 ERROR : Memory write error at 0x100000. AP transaction timeout
01:19:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
----------------End of Script----------------

01:19:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:19:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:19:24 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:19:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:19:30 INFO  : 'fpga -state' command is executed.
01:19:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:19:30 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:19:30 INFO  : 'jtag frequency' command is executed.
01:19:30 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:19:30 INFO  : Context for 'APU' is selected.
01:19:31 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:19:31 INFO  : 'configparams force-mem-access 1' command is executed.
01:19:31 INFO  : Context for 'APU' is selected.
01:19:31 INFO  : 'stop' command is executed.
01:19:31 INFO  : 'ps7_init' command is executed.
01:19:31 INFO  : 'ps7_post_config' command is executed.
01:19:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:19:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:32 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:19:32 INFO  : 'configparams force-mem-access 0' command is executed.
01:19:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:19:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:32 INFO  : 'con' command is executed.
01:19:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:19:32 INFO  : Disconnected from the channel tcfchan#63.
01:33:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:33:51 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:34:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:34:07 INFO  : 'fpga -state' command is executed.
01:34:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:34:08 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:34:08 INFO  : 'jtag frequency' command is executed.
01:34:08 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:34:08 INFO  : Context for 'APU' is selected.
01:34:08 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:34:08 INFO  : 'configparams force-mem-access 1' command is executed.
01:34:08 INFO  : Context for 'APU' is selected.
01:34:08 INFO  : 'stop' command is executed.
01:34:08 INFO  : 'ps7_init' command is executed.
01:34:08 INFO  : 'ps7_post_config' command is executed.
01:34:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:34:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:09 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:34:09 INFO  : 'configparams force-mem-access 0' command is executed.
01:34:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:34:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:09 INFO  : 'con' command is executed.
01:34:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:34:09 INFO  : Disconnected from the channel tcfchan#64.
01:37:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:37:48 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
01:37:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
01:37:57 INFO  : 'fpga -state' command is executed.
01:37:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:57 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
01:37:57 INFO  : 'jtag frequency' command is executed.
01:37:57 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:37:57 INFO  : Context for 'APU' is selected.
01:37:57 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
01:37:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:37:57 INFO  : Context for 'APU' is selected.
01:37:57 INFO  : 'stop' command is executed.
01:37:57 INFO  : 'ps7_init' command is executed.
01:37:57 INFO  : 'ps7_post_config' command is executed.
01:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:58 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:37:58 INFO  : 'configparams force-mem-access 0' command is executed.
01:37:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:37:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:58 INFO  : 'con' command is executed.
01:37:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

01:37:58 INFO  : Disconnected from the channel tcfchan#65.
01:59:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656287979397,  Project:1656279222786
01:59:54 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:00:02 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
02:00:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:00:09 INFO  : 
02:00:10 INFO  : Updating hardware inferred compiler options for lidar_app.
02:00:10 INFO  : Clearing existing target manager status.
02:00:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:00:25 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
02:00:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:00:58 INFO  : 'fpga -state' command is executed.
02:00:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:00:58 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:00:58 INFO  : 'jtag frequency' command is executed.
02:00:58 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:00:58 INFO  : Context for 'APU' is selected.
02:00:58 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:00:58 INFO  : 'configparams force-mem-access 1' command is executed.
02:00:58 INFO  : Context for 'APU' is selected.
02:00:58 INFO  : 'stop' command is executed.
02:00:59 INFO  : 'ps7_init' command is executed.
02:00:59 INFO  : 'ps7_post_config' command is executed.
02:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:00:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:00:59 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:00:59 INFO  : 'configparams force-mem-access 0' command is executed.
02:00:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:00:59 INFO  : 'con' command is executed.
02:00:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:00:59 INFO  : Disconnected from the channel tcfchan#66.
02:01:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:01:50 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
02:03:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:03:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:03:22 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
02:03:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:03:40 INFO  : 'fpga -state' command is executed.
02:03:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:03:40 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:03:40 INFO  : 'jtag frequency' command is executed.
02:03:40 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:03:40 INFO  : Context for 'APU' is selected.
02:03:40 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:03:40 INFO  : 'configparams force-mem-access 1' command is executed.
02:03:40 INFO  : Context for 'APU' is selected.
02:03:41 INFO  : 'stop' command is executed.
02:03:42 INFO  : 'ps7_init' command is executed.
02:03:42 INFO  : 'ps7_post_config' command is executed.
02:03:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:03:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:45 ERROR : Memory write error at 0x100000. AP transaction timeout
02:03:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
----------------End of Script----------------

02:03:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:03:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:03:59 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
02:04:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:04:33 INFO  : 'fpga -state' command is executed.
02:04:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:33 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:04:33 INFO  : 'jtag frequency' command is executed.
02:04:33 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:04:33 INFO  : Context for 'APU' is selected.
02:04:33 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:04:33 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:33 INFO  : Context for 'APU' is selected.
02:04:34 INFO  : 'stop' command is executed.
02:04:34 INFO  : 'ps7_init' command is executed.
02:04:34 INFO  : 'ps7_post_config' command is executed.
02:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:34 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:34 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:34 INFO  : 'con' command is executed.
02:04:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:04:35 INFO  : Disconnected from the channel tcfchan#67.
02:25:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1656289495633,  Project:1656287979397
02:25:08 INFO  : Project design_plane_calc_wrapper_hw_platform_0's source hardware specification located at C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:25:14 INFO  : Copied contents of C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper.hdf into \design_plane_calc_wrapper_hw_platform_0\system.hdf.
02:25:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:25:21 INFO  : 
02:25:22 INFO  : Updating hardware inferred compiler options for lidar_app.
02:25:22 INFO  : Clearing existing target manager status.
02:26:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:26:14 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
02:26:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:26:22 INFO  : 'fpga -state' command is executed.
02:26:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:22 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:26:22 INFO  : 'jtag frequency' command is executed.
02:26:22 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:26:22 INFO  : Context for 'APU' is selected.
02:26:22 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:26:22 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:22 INFO  : Context for 'APU' is selected.
02:26:22 INFO  : 'stop' command is executed.
02:26:22 INFO  : 'ps7_init' command is executed.
02:26:22 INFO  : 'ps7_post_config' command is executed.
02:26:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:26:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:23 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:23 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:23 INFO  : 'con' command is executed.
02:26:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:26:23 INFO  : Disconnected from the channel tcfchan#68.
02:27:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:27:07 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
02:27:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:27:28 INFO  : 'fpga -state' command is executed.
02:27:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:28 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:27:28 INFO  : 'jtag frequency' command is executed.
02:27:28 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:27:28 INFO  : Context for 'APU' is selected.
02:27:28 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:27:28 INFO  : 'configparams force-mem-access 1' command is executed.
02:27:28 INFO  : Context for 'APU' is selected.
02:27:28 INFO  : 'stop' command is executed.
02:27:29 INFO  : 'ps7_init' command is executed.
02:27:29 INFO  : 'ps7_post_config' command is executed.
02:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:29 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:27:29 INFO  : 'configparams force-mem-access 0' command is executed.
02:27:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:29 INFO  : 'con' command is executed.
02:27:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:27:29 INFO  : Disconnected from the channel tcfchan#69.
02:35:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:35:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:35:47 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
02:35:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:35:51 INFO  : 'fpga -state' command is executed.
02:35:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:35:51 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:35:51 INFO  : 'jtag frequency' command is executed.
02:35:51 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:35:51 INFO  : Context for 'APU' is selected.
02:35:52 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:35:52 INFO  : 'configparams force-mem-access 1' command is executed.
02:35:52 INFO  : Context for 'APU' is selected.
02:35:52 INFO  : 'stop' command is executed.
02:35:52 INFO  : 'ps7_init' command is executed.
02:35:52 INFO  : 'ps7_post_config' command is executed.
02:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:35:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:53 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:35:53 INFO  : 'configparams force-mem-access 0' command is executed.
02:35:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:35:53 INFO  : 'con' command is executed.
02:35:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:35:53 INFO  : Disconnected from the channel tcfchan#70.
02:36:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:36:10 INFO  : 'fpga -state' command is executed.
02:36:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:11 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:36:11 INFO  : 'jtag frequency' command is executed.
02:36:11 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:36:11 INFO  : Context for 'APU' is selected.
02:36:11 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:36:11 INFO  : 'configparams force-mem-access 1' command is executed.
02:36:11 INFO  : Context for 'APU' is selected.
02:36:11 INFO  : 'stop' command is executed.
02:36:11 INFO  : 'ps7_init' command is executed.
02:36:11 INFO  : 'ps7_post_config' command is executed.
02:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:12 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:36:12 INFO  : 'configparams force-mem-access 0' command is executed.
02:36:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:36:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:12 INFO  : 'con' command is executed.
02:36:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:36:12 INFO  : Disconnected from the channel tcfchan#71.
02:36:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:36:28 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
02:36:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:36:32 INFO  : 'fpga -state' command is executed.
02:36:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:33 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:36:33 INFO  : 'jtag frequency' command is executed.
02:36:33 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:36:33 INFO  : Context for 'APU' is selected.
02:36:33 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:36:33 INFO  : 'configparams force-mem-access 1' command is executed.
02:36:33 INFO  : Context for 'APU' is selected.
02:36:33 INFO  : 'stop' command is executed.
02:36:33 INFO  : 'ps7_init' command is executed.
02:36:33 INFO  : 'ps7_post_config' command is executed.
02:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:34 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:36:34 INFO  : 'configparams force-mem-access 0' command is executed.
02:36:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:34 INFO  : 'con' command is executed.
02:36:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:36:34 INFO  : Disconnected from the channel tcfchan#72.
02:36:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:36:42 INFO  : 'fpga -state' command is executed.
02:36:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:42 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:36:42 INFO  : 'jtag frequency' command is executed.
02:36:42 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:36:42 INFO  : Context for 'APU' is selected.
02:36:42 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:36:42 INFO  : 'configparams force-mem-access 1' command is executed.
02:36:42 INFO  : Context for 'APU' is selected.
02:36:42 INFO  : 'stop' command is executed.
02:36:42 INFO  : 'ps7_init' command is executed.
02:36:42 INFO  : 'ps7_post_config' command is executed.
02:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:43 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:36:43 INFO  : 'configparams force-mem-access 0' command is executed.
02:36:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:36:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:43 INFO  : 'con' command is executed.
02:36:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:36:43 INFO  : Disconnected from the channel tcfchan#73.
02:36:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:36:55 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
02:37:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:37:01 INFO  : 'fpga -state' command is executed.
02:37:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:37:01 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:37:01 INFO  : 'jtag frequency' command is executed.
02:37:01 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:37:01 INFO  : Context for 'APU' is selected.
02:37:01 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:37:01 INFO  : 'configparams force-mem-access 1' command is executed.
02:37:01 INFO  : Context for 'APU' is selected.
02:37:01 INFO  : 'stop' command is executed.
02:37:02 INFO  : 'ps7_init' command is executed.
02:37:02 INFO  : 'ps7_post_config' command is executed.
02:37:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:37:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:02 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:37:02 INFO  : 'configparams force-mem-access 0' command is executed.
02:37:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:37:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:02 INFO  : 'con' command is executed.
02:37:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:37:02 INFO  : Disconnected from the channel tcfchan#74.
02:39:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:39:08 INFO  : 'fpga -state' command is executed.
02:39:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:39:09 INFO  : Jtag cable 'Digilent Zybo 210279A430DDA' is selected.
02:39:09 INFO  : 'jtag frequency' command is executed.
02:39:09 INFO  : Sourcing of 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:39:09 INFO  : Context for 'APU' is selected.
02:39:09 INFO  : Hardware design information is loaded from 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf'.
02:39:09 INFO  : 'configparams force-mem-access 1' command is executed.
02:39:09 INFO  : Context for 'APU' is selected.
02:39:09 INFO  : 'stop' command is executed.
02:39:09 INFO  : 'ps7_init' command is executed.
02:39:09 INFO  : 'ps7_post_config' command is executed.
02:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:39:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:39:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:39:10 INFO  : The application 'C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:39:10 INFO  : 'configparams force-mem-access 0' command is executed.
02:39:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
loadhw -hw C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
dow C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/lidar_app/Debug/lidar_app.elf
configparams force-mem-access 0
----------------End of Script----------------

02:39:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:39:10 INFO  : 'con' command is executed.
02:39:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A430DDA"} -index 0
con
----------------End of Script----------------

02:39:10 INFO  : Disconnected from the channel tcfchan#75.
02:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:39:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A430DDA" && level==0} -index 1' command is executed.
02:39:19 INFO  : FPGA configured successfully with bitstream "C:/repo/SDUP_Project_2022/FPGA_Code/FPGA_Project.sdk/design_plane_calc_wrapper_hw_platform_0/design_plane_calc_wrapper.bit"
