{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587699921730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587699921734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 23 22:45:20 2020 " "Processing started: Thu Apr 23 22:45:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587699921734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1587699921734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1587699921734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1587699924660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1587699924660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum1bcc.v 1 1 " "Found 1 design units, including 1 entities, in source file sum1bcc.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum1bcc " "Found entity 1: sum1bcc" {  } { { "sum1bcc.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/sum1bcc.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587699969382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587699969382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4b.v 1 1 " "Found 1 design units, including 1 entities, in source file sum4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4b " "Found entity 1: sum4b" {  } { { "sum4b.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/sum4b.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587699969392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587699969392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "add ADD multiplicador.v(31) " "Verilog HDL Declaration information at multiplicador.v(31): object \"add\" differs only in case from object \"ADD\" in the same scope" {  } { { "multiplicador.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/multiplicador.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1587699969402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/multiplicador.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587699969402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587699969402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "BCDtoSSeg.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587699969422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587699969422 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "display dp.v " "Can't analyze file -- file display dp.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1587699969442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587699969442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587699969442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/testbench.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587699969452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587699969452 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Res3b.v(13) " "Verilog HDL Event Control warning at Res3b.v(13): Event Control contains a complex event expression" {  } { { "Res3b.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v" 13 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Design Software" 0 -1 1587699969462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "res3b.v 1 1 " "Found 1 design units, including 1 entities, in source file res3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Res3b " "Found entity 1: Res3b" {  } { { "Res3b.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587699969462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587699969462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum1b.v 1 1 " "Found 1 design units, including 1 entities, in source file sum1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sum1b " "Found entity 1: Sum1b" {  } { { "Sum1b.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/Sum1b.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587699969472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587699969472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout sum4b.v(14) " "Verilog HDL Implicit Net warning at sum4b.v(14): created implicit net for \"Cout\"" {  } { { "sum4b.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/sum4b.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587699969472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1587699969622 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sal_div alu.v(17) " "Verilog HDL warning at alu.v(17): object sal_div used but never assigned" {  } { { "alu.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1587699969622 "|ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "init_div alu.v(26) " "Verilog HDL or VHDL warning at alu.v(26): object \"init_div\" assigned a value but never read" {  } { { "alu.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1587699969622 "|ALU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sal_div 0 alu.v(17) " "Net \"sal_div\" at alu.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "alu.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1587699969622 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4b sum4b:sum " "Elaborating entity \"sum4b\" for hierarchy \"sum4b:sum\"" {  } { { "alu.v" "sum" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587699969692 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout sum4b.v(14) " "Verilog HDL or VHDL warning at sum4b.v(14): object \"Cout\" assigned a value but never read" {  } { { "sum4b.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/sum4b.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1587699969692 "|ALU|sum4b:sum"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "co sum4b.v(8) " "Output port \"co\" at sum4b.v(8) has no driver" {  } { { "sum4b.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/sum4b.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1587699969692 "|ALU|sum4b:sum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador multiplicador:mul " "Elaborating entity \"multiplicador\" for hierarchy \"multiplicador:mul\"" {  } { { "alu.v" "mul" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587699969702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 multiplicador.v(39) " "Verilog HDL assignment warning at multiplicador.v(39): truncated value with size 32 to match size of target (1)" {  } { { "multiplicador.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/multiplicador.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587699969702 "|ALU|multiplicador:mul"}
{ "Warning" "WSGN_SEARCH_FILE" "display.v 1 1 " "Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587699969782 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1587699969782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led display.v(13) " "Verilog HDL Implicit Net warning at display.v(13): created implicit net for \"led\"" {  } { { "display.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/display.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587699969782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:dp " "Elaborating entity \"display\" for hierarchy \"display:dp\"" {  } { { "alu.v" "dp" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587699969782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led display.v(13) " "Verilog HDL or VHDL warning at display.v(13): object \"led\" assigned a value but never read" {  } { { "display.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/display.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1587699969792 "|ALU|display:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 display.v(18) " "Verilog HDL assignment warning at display.v(18): truncated value with size 32 to match size of target (27)" {  } { { "display.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/display.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587699969792 "|ALU|display:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 display.v(30) " "Verilog HDL assignment warning at display.v(30): truncated value with size 32 to match size of target (2)" {  } { { "display.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/display.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587699969792 "|ALU|display:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg display:dp\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"display:dp\|BCDtoSSeg:bcdtosseg\"" {  } { { "display.v" "bcdtosseg" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/display.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587699969792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Res3b Res3b:res " "Elaborating entity \"Res3b\" for hierarchy \"Res3b:res\"" {  } { { "alu.v" "res" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587699969802 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A Res3b.v(9) " "Verilog HDL or VHDL warning at Res3b.v(9): object \"A\" assigned a value but never read" {  } { { "Res3b.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1587699969802 "|ALU|Res3b:uut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B Res3b.v(10) " "Verilog HDL or VHDL warning at Res3b.v(10): object \"B\" assigned a value but never read" {  } { { "Res3b.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1587699969802 "|ALU|Res3b:uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S Res3b.v(13) " "Verilog HDL Always Construct warning at Res3b.v(13): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "Res3b.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1587699969802 "|ALU|Res3b:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] Res3b.v(23) " "Inferred latch for \"S\[0\]\" at Res3b.v(23)" {  } { { "Res3b.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587699969802 "|ALU|Res3b:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] Res3b.v(23) " "Inferred latch for \"S\[1\]\" at Res3b.v(23)" {  } { { "Res3b.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587699969802 "|ALU|Res3b:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] Res3b.v(23) " "Inferred latch for \"S\[2\]\" at Res3b.v(23)" {  } { { "Res3b.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587699969802 "|ALU|Res3b:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] Res3b.v(23) " "Inferred latch for \"S\[3\]\" at Res3b.v(23)" {  } { { "Res3b.v" "" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/Res3b.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587699969802 "|ALU|Res3b:uut"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "A res " "Port \"A\" does not exist in macrofunction \"res\"" {  } { { "alu.v" "res" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v" 70 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1587699969842 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "B res " "Port \"B\" does not exist in macrofunction \"res\"" {  } { { "alu.v" "res" { Text "C:/Users/paula nikol/Documents/proyectos quartus/alu/alu.v" 70 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Design Software" 0 -1 1587699969842 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1587699969862 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/paula nikol/Documents/proyectos quartus/alu/output_files/ALU.map.smsg " "Generated suppressed messages file C:/Users/paula nikol/Documents/proyectos quartus/alu/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1587699969922 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 19 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587699969962 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 23 22:46:09 2020 " "Processing ended: Thu Apr 23 22:46:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587699969962 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587699969962 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587699969962 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1587699969962 ""}
