

================================================================
== Vitis HLS Report for 'run_Pipeline_2'
================================================================
* Date:           Mon Sep 19 17:09:31 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.556 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.200 us|  0.200 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 4 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln587_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln587" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 6 'read' 'zext_ln587_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%gmem_load_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %gmem_load" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 7 'read' 'gmem_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln354 = zext i7 %zext_ln587_read" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 8 'zext' 'zext_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_0, i64 1, void @empty_7" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 9 'specreset' 'specreset_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_1, i64 1, void @empty_7" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 10 'specreset' 'specreset_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_2, i64 1, void @empty_7" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 11 'specreset' 'specreset_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_3, i64 1, void @empty_7" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 12 'specreset' 'specreset_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_4, i64 1, void @empty_7" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 13 'specreset' 'specreset_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_5, i64 1, void @empty_7" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 14 'specreset' 'specreset_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_6, i64 1, void @empty_7" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 15 'specreset' 'specreset_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specreset_ln354 = specreset void @_ssdm_op_SpecReset, i32 %data_7, i64 1, void @empty_7" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 16 'specreset' 'specreset_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %loop_index"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln354 = store i256 %gmem_load_read, i256 %shiftreg" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 18 'store' 'store_ln354' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.55>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%loop_index_load = load i4 %loop_index"   --->   Operation 20 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%data_7_addr = getelementptr i32 %data_7, i64 0, i64 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 21 'getelementptr' 'data_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%data_6_addr = getelementptr i32 %data_6, i64 0, i64 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 22 'getelementptr' 'data_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%data_5_addr = getelementptr i32 %data_5, i64 0, i64 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 23 'getelementptr' 'data_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%data_4_addr = getelementptr i32 %data_4, i64 0, i64 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 24 'getelementptr' 'data_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 25 'getelementptr' 'data_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 26 'getelementptr' 'data_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 27 'getelementptr' 'data_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%data_0_addr = getelementptr i32 %data_0, i64 0, i64 %zext_ln354" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 28 'getelementptr' 'data_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.30ns)   --->   "%exitcond544 = icmp_eq  i4 %loop_index_load, i4 8"   --->   Operation 30 'icmp' 'exitcond544' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%empty_38 = add i4 %loop_index_load, i4 1"   --->   Operation 32 'add' 'empty_38' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond544, void %load-store-loop.split, void %memcpy-split.exitStub"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shiftreg_load = load i256 %shiftreg"   --->   Operation 34 'load' 'shiftreg_load' <Predicate = (!exitcond544)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_39 = trunc i256 %shiftreg_load"   --->   Operation 35 'trunc' 'empty_39' <Predicate = (!exitcond544)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty_40 = bitcast i32 %empty_39"   --->   Operation 36 'bitcast' 'empty_40' <Predicate = (!exitcond544)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %shiftreg_load, i32 32, i32 255"   --->   Operation 37 'partselect' 'tmp_3' <Predicate = (!exitcond544)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i224 %tmp_3"   --->   Operation 38 'zext' 'tmp_3_cast' <Predicate = (!exitcond544)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_41 = trunc i4 %loop_index_load"   --->   Operation 39 'trunc' 'empty_41' <Predicate = (!exitcond544)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i3 %empty_41, void %.case.7, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6"   --->   Operation 40 'switch' 'switch_ln0' <Predicate = (!exitcond544)> <Delay = 0.95>
ST_2 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln354 = store i32 %empty_40, i7 %data_6_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 41 'store' 'store_ln354' <Predicate = (!exitcond544 & empty_41 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!exitcond544 & empty_41 == 6)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.25ns)   --->   "%store_ln354 = store i32 %empty_40, i7 %data_5_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 43 'store' 'store_ln354' <Predicate = (!exitcond544 & empty_41 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!exitcond544 & empty_41 == 5)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln354 = store i32 %empty_40, i7 %data_4_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 45 'store' 'store_ln354' <Predicate = (!exitcond544 & empty_41 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!exitcond544 & empty_41 == 4)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln354 = store i32 %empty_40, i7 %data_3_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 47 'store' 'store_ln354' <Predicate = (!exitcond544 & empty_41 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!exitcond544 & empty_41 == 3)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln354 = store i32 %empty_40, i7 %data_2_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 49 'store' 'store_ln354' <Predicate = (!exitcond544 & empty_41 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!exitcond544 & empty_41 == 2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (3.25ns)   --->   "%store_ln354 = store i32 %empty_40, i7 %data_1_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 51 'store' 'store_ln354' <Predicate = (!exitcond544 & empty_41 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!exitcond544 & empty_41 == 1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.25ns)   --->   "%store_ln354 = store i32 %empty_40, i7 %data_0_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 53 'store' 'store_ln354' <Predicate = (!exitcond544 & empty_41 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!exitcond544 & empty_41 == 0)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln354 = store i32 %empty_40, i7 %data_7_addr" [detector_solid/abs_solid_detector.cpp:354]   --->   Operation 55 'store' 'store_ln354' <Predicate = (!exitcond544 & empty_41 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!exitcond544 & empty_41 == 7)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %empty_38, i4 %loop_index"   --->   Operation 57 'store' 'store_ln0' <Predicate = (!exitcond544)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln0 = store i256 %tmp_3_cast, i256 %shiftreg"   --->   Operation 58 'store' 'store_ln0' <Predicate = (!exitcond544)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!exitcond544)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (exitcond544)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('loop_index') [12]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'loop_index' [24]  (1.59 ns)

 <State 2>: 4.56ns
The critical path consists of the following:
	'load' operation ('loop_index_load') on local variable 'loop_index' [28]  (0 ns)
	'add' operation ('empty_38') [40]  (1.74 ns)
	'store' operation ('store_ln0') of variable 'empty_38' on local variable 'loop_index' [75]  (1.59 ns)
	blocking operation 1.23 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
