INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 1/Resources/4-ClockDivider/ClkDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 1/Resources/1-InstructionFetchUnit/InstructionFetchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 1/Resources/1-InstructionFetchUnit/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 1/Resources/1-InstructionFetchUnit/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 1/Resources/1-InstructionFetchUnit/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 1/Resources/5-Two4DigitDisplay/SevenSegment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 1/Resources/Lab 1 Project/Lab 1 Project.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 1/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Two4DigitDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfeue/Documents/Classwork/ECE 369/LAB 1/Resources/Lab 1 Project/Lab 1 Project.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
