Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto ed55cd18f1a8486181eebc74a84092fb --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot memoryUnit_tb_behav xil_defaultlib.memoryUnit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture memoryunitarch of entity xil_defaultlib.memoryUnit [memoryunit_default]
Compiling architecture behavioral of entity xil_defaultlib.memoryunit_tb
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot memoryUnit_tb_behav
