# header information:
Hsnes_cpu|9.07

# Views:
Vlayout|lay
Vnetlist.als|net.als
Vnetlist.quisc|net.quisc
Vschematic|sch
VVHDL|vhdl

# Technologies:
Tmocmos|ScaleFORmocmos()D300.0|mocmosNumberOfMetalLayers()I3

# Cell AOI_22;1{lay}
CAOI_22;1{lay}||mocmos|1700992917728|1700999647094||DRC_last_good_drc_area_date()G1700999653772|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1700999653772
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-N-Active-Con|contact@0||-11.5|-14.5||||
NMetal-1-N-Active-Con|contact@1||6.5|-14.5||||
NMetal-1-P-Active-Con|contact@5||-11.5|18|5||RRR|
NMetal-1-P-Active-Con|contact@7||6.5|18|5||RRR|
NMetal-1-Polysilicon-1-Con|contact@8||-10|2.5||||
NMetal-1-N-Active-Con|contact@12||15.5|-14.5||||
NMetal-1-N-Active-Con|contact@13||33.5|-14.5||||
NMetal-1-P-Active-Con|contact@14||15.5|18|5||RRR|
NMetal-1-P-Active-Con|contact@16||33.5|18|5||RRR|
NMetal-1-P-Active-Con|contact@18||24.5|18|5||RRR|
NMetal-1-Metal-2-Con|contact@19||6.5|-30.5||||
NMetal-1-Metal-2-Con|contact@21||24.5|35.5||||
NMetal-1-Polysilicon-1-Con|contact@22||5.5|2.5||||
NMetal-1-Polysilicon-1-Con|contact@23||16.5|2.5||||
NMetal-1-Polysilicon-1-Con|contact@24||32.5|2.5||||
NMetal-1-P-Active-Con|contact@25||-2.5|18|5||RRR|
NN-Transistor|nmos@0||-7|-14.5|2||RRR|
NN-Transistor|nmos@1||2|-14.5|2||RRR|
NN-Transistor|nmos@2||20|-14.5|2||RRR|
NN-Transistor|nmos@3||29|-14.5|2||RRR|
NMetal-2-Pin|pin@4||26|-30.5||||
NMetal-1-Pin|pin@5||6.5|27||||
NMetal-1-Pin|pin@7||-11.5|-4||||
NPolysilicon-1-Pin|pin@10||-7|3||||
NMetal-1-Pin|pin@12||33.5|9||||
NMetal-1-Pin|pin@13||15.5|9||||
NMetal-1-Pin|pin@17||33.5|-4||||
NMetal-2-Pin|pin@20||-22|35.5||||
NMetal-1-Pin|pin@23||15.5|32||||
NMetal-1-Pin|pin@24||6.5|32||||
NMetal-1-Pin|pin@25||43|-4||||
NPolysilicon-1-Pin|pin@26||2|3||||
NPolysilicon-1-Pin|pin@27||20|2.5||||
NPolysilicon-1-Pin|pin@28||29|2.5||||
NMetal-1-Pin|pin@29||-11.5|32||||
NMetal-1-Pin|pin@30||6.5|32||||
NMetal-1-Pin|pin@31||6.5|27||||
NMetal-2-Pin|pin@32||-22|35.5||||
NP-Active-Pin|pin@34||-2.5|18||||
NP-Active-Pin|pin@35||-2.5|18||||
NMetal-1-Pin|pin@36||-2.5|-4||||
NP-Transistor|pmos@0||-7|18|7||RRR|
NP-Transistor|pmos@1||2|18|7||RRR|
NP-Transistor|pmos@2||20|18|7||RRR|
NP-Transistor|pmos@3||29|18|7||RRR|
NMetal-1-N-Well-Con|well@0||6.5|32|1|1||
AN-Active|net@3||2|S1800|nmos@0|diff-top|-3.25|-14.5|nmos@1|diff-bottom|-1.75|-14.5
AN-Active|net@4|||S1800|contact@0||-11|-14.5|nmos@0|diff-bottom|-10.75|-14.5
AN-Active|net@5|||S0|contact@1||6|-14.5|nmos@1|diff-top|5.75|-14.5
AP-Active|net@14|||S0|pmos@0|diff-bottom|-10.75|18|contact@5||-11.5|18
AP-Active|net@17|||S0|contact@7||6|18|pmos@1|diff-top|5.75|18
AMetal-1|net@18|||S2700|contact@7||6.5|18|pin@5||6.5|27
AMetal-1|net@21|||S2700|contact@0||-11.5|-14.5|pin@7||-11.5|-4
APolysilicon-1|net@26|||S2700|nmos@0|poly-left|-7|-10|pin@10||-7|3
APolysilicon-1|net@27|||S2700|pin@10||-7|3|pmos@0|poly-right|-7|11
APolysilicon-1|net@28|||S0|pin@10||-7|3|contact@8||-10|3
AMetal-1|net@33|||S2700|pin@13||15.5|9|contact@14||15.5|18
AN-Active|net@40||2|S1800|nmos@2|diff-top|23.75|-14.5|nmos@3|diff-bottom|25.25|-14.5
AN-Active|net@42|||S1800|contact@12||16|-14.5|nmos@2|diff-bottom|16.5|-14.5
AN-Active|net@43|||S0|contact@13||34|-14.5|nmos@3|diff-top|32.75|-14.5
AP-Active|net@45|||S0|pmos@2|diff-bottom|16.25|18|contact@14||15.5|18
AP-Active|net@47|||S0|contact@16||34|18|pmos@3|diff-top|32.75|18
AMetal-1|net@48|||S900|contact@16||33.5|18|pin@12||33.5|9
AMetal-1|net@49|||S0|pin@12||33.5|9|pin@13||15.5|9
AMetal-1|net@51|||S900|contact@1||6.5|-14.5|contact@19||6.5|-30.5
AMetal-2|net@52|||S0|pin@4||26|-30.5|contact@19||6.5|-30.5
AMetal-1|net@54|||S1800|contact@1||6.5|-14.5|contact@12||15.5|-14.5
AMetal-1|net@56|||S900|pin@17||33.5|-4|contact@13||33.5|-14.5
AMetal-2|net@63|||S1800|pin@20||-22|35.5|contact@21||24.5|35.5
AMetal-1|net@72|||S2700|contact@14||15.5|18|pin@23||15.5|32
AMetal-1|net@73|||S2700|contact@7||6.5|18|pin@24||6.5|32
AMetal-1|net@74|||S0|pin@23||15.5|32|pin@24||6.5|32
AMetal-1|net@75|||S1800|pin@17||33.5|-4|pin@25||43|-4
AP-Active|net@77|||S1800|contact@18||24.5|19.5|pmos@3|diff-bottom|25.25|19.5
AP-Active|net@78|||S0|contact@18||24.5|19.5|pmos@2|diff-top|23.75|19.5
APolysilicon-1|net@79|||S2700|nmos@1|poly-left|2|-10|pin@26||2|3
APolysilicon-1|net@80|||S2700|pin@26||2|3|pmos@1|poly-right|2|11
APolysilicon-1|net@81|||S1800|pin@26||2|3|contact@22||6|3
APolysilicon-1|net@82|||S2700|nmos@2|poly-left|20|-10|pin@27||20|2.5
APolysilicon-1|net@83|||S2700|pin@27||20|2.5|pmos@2|poly-right|20|11
APolysilicon-1|net@84|||S0|pin@27||20|2.5|contact@23||16|2.5
APolysilicon-1|net@85|||S2700|nmos@3|poly-left|29|-10|pin@28||29|2.5
APolysilicon-1|net@86|||S2700|pin@28||29|2.5|pmos@3|poly-right|29|11
APolysilicon-1|net@87|||S1800|pin@28||29|2.5|contact@24||33|2.5
AMetal-1|net@89|||S1800|pin@29||-11.5|32|well@0||5.5|32
AMetal-1|net@90|||S1800|well@0||5.5|32|pin@30||6.5|32
AMetal-1|net@91|||S900|pin@30||6.5|32|pin@31||6.5|27
AMetal-1|net@92|||S0|pin@5||6.5|27|pin@31||6.5|27
AMetal-1|net@93|||S2700|contact@5||-11.5|18|pin@29||-11.5|32
AMetal-2|net@94|||S0|pin@20||-22|35.5|pin@32||-22|35.5
AP-Active|net@102|||S900|contact@25||-2.5|20.5|pin@34||-2.5|18
AP-Active|net@103|||S1800|pmos@0|diff-top|-3.25|18|pin@34||-2.5|18
AP-Active|net@104||2|S900|contact@25||-2.5|20.5|pin@35||-2.5|18
AP-Active|net@105|||S0|pmos@1|diff-bottom|-1.75|18|pin@35||-2.5|18
AMetal-1|net@106|||S1800|pin@7||-11.5|-4|pin@36||-2.5|-4
AMetal-1|net@107|||S1800|pin@36||-2.5|-4|pin@17||33.5|-4
AMetal-1|net@108|||S2700|pin@36||-2.5|-4|contact@25||-2.5|18
AMetal-1|net@109|||S900|contact@21||24.5|35.5|contact@18||24.5|18
EGnD|Gnd|D5G2;|pin@4||U
EIn1||D5G2;|contact@8||U
EIn2||D5G2;|contact@22||U
EIn3||D5G2;|contact@23||U
EIn4||D5G2;|contact@24||U
EOut1||D5G2;|pin@25||U
EVdd||D5G2;|pin@20||U
X

# Cell AOI_22;1{net.als}
CAOI_22;1{net.als}||artwork|1700995227714|1700999672096||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Sun Nov 26, 2023 12:54:32",#-------------------------------------------------,"","model AOI_22(Gnd, In1, In2, In3, In4, Out1, Vdd)","nmos_0: nMOStran(In1, net_3, Out1)","nmos_1: nMOStran(In2, Gnd, net_3)","nmos_2: nMOStran(In3, net_40, Gnd)","nmos_3: nMOStran(In4, Out1, net_40)",pin_4: ground(Gnd),pin_20: power(Vdd),"pmos_0: PMOStran(In1, Out1, net_14)","pmos_1: PMOStran(In2, net_14, Out1)","pmos_2: PMOStran(In3, Vdd, net_14)","pmos_3: PMOStran(In4, net_14, Vdd)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell AOI_22;2{sch}
CAOI_22;2{sch}||schematic|1700995187346|1700995187349|
Ngeneric:Facet-Center|art@0||0|0||||AV
NTransistor|nmos@0||-7|-14.5|||RR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D5.0
NTransistor|nmos@1||2|-14.5|||RR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D5.0
NTransistor|nmos@2||20|-14.5|||RR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D5.0
NTransistor|nmos@3||29|-14.5|||RR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D5.0
NWire_Pin|pin@0||-11.5|-14.5||||
NWire_Pin|pin@1||6.5|-14.5||||
NWire_Pin|pin@2||-11.5|18||||
NWire_Pin|pin@3||6.5|18||||
NWire_Pin|pin@4||-10|2.5||||
NWire_Pin|pin@5||-2.5|15.5||||
NWire_Pin|pin@6||15.5|-14.5||||
NWire_Pin|pin@7||33.5|-14.5||||
NWire_Pin|pin@8||15.5|18||||
NWire_Pin|pin@9||33.5|18||||
NWire_Pin|pin@10||24.5|20.5||||
NWire_Pin|pin@11||6.5|-30.5||||
NWire_Pin|pin@12||24.5|35.5||||
NWire_Pin|pin@13||5.5|2.5||||
NWire_Pin|pin@14||16.5|2.5||||
NWire_Pin|pin@15||32.5|2.5||||
NWire_Pin|pin@16||26|-30.5||||
NWire_Pin|pin@17||6.5|27||||
NWire_Pin|pin@18||-11.5|27||||
NWire_Pin|pin@19||-11.5|-4||||
NWire_Pin|pin@20||-2.5|-4||||
NWire_Pin|pin@21||-7|3||||
NWire_Pin|pin@22||33.5|9||||
NWire_Pin|pin@23||15.5|9||||
NWire_Pin|pin@24||33.5|-4||||
NWire_Pin|pin@25||15|35.5||||
NWire_Pin|pin@26||15.5|27||||
NWire_Pin|pin@27||6.5|27||||
NWire_Pin|pin@28||43|-4||||
NWire_Pin|pin@29||2|3||||
NWire_Pin|pin@30||20|2.5||||
NWire_Pin|pin@31||29|2.5||||
NTransistor|pmos@0||-7|18|||RR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|pmos@1||2|18|||RR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|pmos@2||20|18|||RR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|pmos@3||29|18|||RR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
Awire|net@2|||1800|pmos@0|s|-5|20|pmos@1|d|0|20
Awire|net@3|||1800|nmos@0|s|-5|-12.5|nmos@1|d|0|-12.5
Awire|net@4|||F2187|pin@0||-11.5|-14.5|nmos@0|d|-9|-12.5
Awire|net@5|||F3213|pin@1||6.5|-14.5|nmos@1|s|4|-12.5
Awire|net@14|||F387|pmos@0|d|-9|20|pin@2||-11.5|18
Awire|net@17|||F3213|pin@3||6.5|18|pmos@1|s|4|20
Awire|net@18|||2700|pin@3||6.5|18|pin@17||6.5|27
Awire|net@19|||0|pin@17||6.5|27|pin@18||-11.5|27
Awire|net@20|||900|pin@18||-11.5|27|pin@2||-11.5|18
Awire|net@21|||2700|pin@0||-11.5|-14.5|pin@19||-11.5|-4
Awire|net@24|||900|pin@5||-2.5|15.5|pin@20||-2.5|-4
Awire|net@25|||0|pin@20||-2.5|-4|pin@19||-11.5|-4
Awire|net@26|||2700|nmos@0|g|-7|-15.5|pin@21||-7|3
Awire|net@27|||2700|pin@21||-7|3|pmos@0|g|-7|17
Awire|net@28|||F95|pin@21||-7|3|pin@4||-10|2.5
Awire|net@31|||1800|pmos@0|s|-5|20|pmos@1|d|0|20
Awire|net@32|||1800|pmos@2|s|22|20|pmos@3|d|27|20
Awire|net@33|||2700|pin@23||15.5|9|pin@8||15.5|18
Awire|net@40|||1800|nmos@2|s|22|-12.5|nmos@3|d|27|-12.5
Awire|net@41|||1800|pmos@2|s|22|20|pmos@3|d|27|20
Awire|net@42|||F2187|pin@6||15.5|-14.5|nmos@2|d|18|-12.5
Awire|net@43|||F3213|pin@7||33.5|-14.5|nmos@3|s|31|-12.5
Awire|net@45|||F387|pmos@2|d|18|20|pin@8||15.5|18
Awire|net@47|||F3213|pin@9||33.5|18|pmos@3|s|31|20
Awire|net@48|||900|pin@9||33.5|18|pin@22||33.5|9
Awire|net@49|||0|pin@22||33.5|9|pin@23||15.5|9
Awire|net@51|||900|pin@1||6.5|-14.5|pin@11||6.5|-30.5
Awire|net@52|||0|pin@16||26|-30.5|pin@11||6.5|-30.5
Awire|net@54|||1800|pin@1||6.5|-14.5|pin@6||15.5|-14.5
Awire|net@55|||1800|pin@20||-2.5|-4|pin@24||33.5|-4
Awire|net@56|||900|pin@24||33.5|-4|pin@7||33.5|-14.5
Awire|net@63|||1800|pin@25||15|35.5|pin@12||24.5|35.5
Awire|net@64|||F2409|pin@5||-2.5|15.5|pmos@1|d|0|20
Awire|net@65|||0|pmos@1|d|0|20|pmos@0|s|-5|20
Awire|net@67|||0|pmos@3|d|27|20|pmos@2|s|22|20
Awire|net@72|||2700|pin@8||15.5|18|pin@26||15.5|27
Awire|net@73|||2700|pin@3||6.5|18|pin@27||6.5|27
Awire|net@74|||0|pin@26||15.5|27|pin@27||6.5|27
Awire|net@75|||1800|pin@24||33.5|-4|pin@28||43|-4
Awire|net@76|||900|pin@12||24.5|35.5|pin@10||24.5|20.5
Awire|net@77|||F1687|pin@10||24.5|20.5|pmos@3|d|27|20
Awire|net@78|||F113|pin@10||24.5|20.5|pmos@2|s|22|20
Awire|net@79|||2700|nmos@1|g|2|-15.5|pin@29||2|3
Awire|net@80|||2700|pin@29||2|3|pmos@1|g|2|17
Awire|net@81|||F1719|pin@29||2|3|pin@13||5.5|2.5
Awire|net@82|||2700|nmos@2|g|20|-15.5|pin@30||20|2.5
Awire|net@83|||2700|pin@30||20|2.5|pmos@2|g|20|17
Awire|net@84|||0|pin@30||20|2.5|pin@14||16.5|2.5
Awire|net@85|||2700|nmos@3|g|29|-15.5|pin@31||29|2.5
Awire|net@86|||2700|pin@31||29|2.5|pmos@3|g|29|17
Awire|net@87|||1800|pin@31||29|2.5|pin@15||32.5|2.5
EGnd||D5G2;|pin@16||U
EIn1||D5G2;|pin@4||U
EIn2||D5G2;|pin@13||U
EIn3||D5G2;|pin@14||U
EIn4||D5G2;|pin@15||U
EOut1||D5G2;|pin@28||U
EVdd||D5G2;|pin@25||U
X

# Cell AOI_22;1{vhdl}
CAOI_22;1{vhdl}||artwork|1700995227707|1700999672096||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell AOI_22{lay} --------------------,"entity AOI_22 is port(Gnd, In1, In2, In3, In4, Out1, Vdd: inout BIT);",  end AOI_22;,"",architecture AOI_22_BODY of AOI_22 is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component ground port(metal_2: inout BIT);,    end component;,  component power port(metal_2: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_14, net_3, net_40: BIT;","",begin,"  nmos_0: nMOStran port map(In1, net_3, Out1);","  nmos_1: nMOStran port map(In2, Gnd, net_3);","  nmos_2: nMOStran port map(In3, net_40, Gnd);","  nmos_3: nMOStran port map(In4, Out1, net_40);",  pin_4: ground port map(Gnd);,  pin_20: power port map(Vdd);,"  pmos_0: PMOStran port map(In1, Out1, net_14);","  pmos_1: PMOStran port map(In2, net_14, Out1);","  pmos_2: PMOStran port map(In3, Vdd, net_14);","  pmos_3: PMOStran port map(In4, net_14, Vdd);",end AOI_22_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell AOI_22_ALT;1{lay}
CAOI_22_ALT;1{lay}||mocmos|1700992917728|1700997012345||DRC_last_good_drc_area_date()G1700997013453|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1700997013453
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-N-Active-Con|contact@0||-2.5|-7.5||||
NMetal-1-N-Active-Con|contact@1||15.5|-7.5||||
NMetal-1-P-Active-Con|contact@5||-2.5|21|5||RRR|
NMetal-1-Polysilicon-1-Con|contact@8||0|5.5||||
NMetal-1-P-Active-Con|contact@9||6.5|18.5|||RRR|
NMetal-1-N-Active-Con|contact@13||33.5|-7.5||||
NMetal-1-P-Active-Con|contact@14||15.5|21|5||RRR|
NMetal-1-P-Active-Con|contact@16||33.5|21|5||RRR|
NMetal-1-P-Active-Con|contact@18||24.5|23.5|||RRR|
NMetal-1-Metal-2-Con|contact@19||15.5|-23.5||||
NMetal-1-Metal-2-Con|contact@21||24.5|38.5||||
NMetal-1-Polysilicon-1-Con|contact@22||13|5.5||||
NMetal-1-Polysilicon-1-Con|contact@23||22|5.5||||
NMetal-1-Polysilicon-1-Con|contact@24||31|5.5||||
NN-Transistor|nmos@0||2|-7.5|2||RRR|
NN-Transistor|nmos@1||11|-7.5|2||RRR|
NN-Transistor|nmos@2||20|-7.5|2||RRR|
NN-Transistor|nmos@3||29|-7.5|2||RRR|
NMetal-2-Pin|pin@4||28|-23.5||||
NMetal-1-Pin|pin@5||15.5|30||||
NMetal-1-Pin|pin@6||-2.5|30||||
NMetal-1-Pin|pin@7||-2.5|-1||||
NMetal-1-Pin|pin@9||6.5|-1||||
NPolysilicon-1-Pin|pin@10||2|5||||
NMetal-1-Pin|pin@12||33.5|12||||
NMetal-1-Pin|pin@13||15.5|12||||
NMetal-1-Pin|pin@17||33.5|-1||||
NMetal-2-Pin|pin@20||15|38.5||||
NMetal-1-Pin|pin@25||43|-1||||
NPolysilicon-1-Pin|pin@26||11|5.5||||
NPolysilicon-1-Pin|pin@27||20|5||||
NPolysilicon-1-Pin|pin@28||29|5||||
NMetal-1-Pin|pin@29||15.5|30||||
NP-Transistor|pmos@0||2|21|7||RRR|
NP-Transistor|pmos@1||11|21|7||RRR|
NP-Transistor|pmos@2||20|21|7||RRR|
NP-Transistor|pmos@3||29|21|7||RRR|
AP-Active|net@2||2|S1800|pmos@0|diff-top|5.75|21.5|pmos@1|diff-bottom|7.25|21.5
AN-Active|net@3||2|S1800|nmos@0|diff-top|5.75|-7.5|nmos@1|diff-bottom|7.25|-7.5
AN-Active|net@4|||S1800|contact@0||-2|-7.5|nmos@0|diff-bottom|-1.75|-7.5
AN-Active|net@5|||S0|contact@1||15|-7.5|nmos@1|diff-top|14.75|-7.5
AP-Active|net@14|||S0|pmos@0|diff-bottom|-1.75|21|contact@5||-2.5|21
AMetal-1|net@19|||S0|pin@5||15.5|30|pin@6||-2.5|30
AMetal-1|net@20|||S900|pin@6||-2.5|30|contact@5||-2.5|21
AMetal-1|net@21|||S2700|contact@0||-2.5|-7.5|pin@7||-2.5|-1
AMetal-1|net@24|||S900|contact@9||6.5|18|pin@9||6.5|-1
AMetal-1|net@25|||S0|pin@9||6.5|-1|pin@7||-2.5|-1
APolysilicon-1|net@26|||S2700|nmos@0|poly-left|2|-3|pin@10||2|5
APolysilicon-1|net@27|||S2700|pin@10||2|5|pmos@0|poly-right|2|14
APolysilicon-1|net@28|||S0|pin@10||2|5|contact@8||-0.5|5
AP-Active|net@31|||S1800|pmos@0|diff-top|5.75|21|pmos@1|diff-bottom|7.25|21
AP-Active|net@32|||S1800|pmos@2|diff-top|23.75|18.5|pmos@3|diff-bottom|25.25|18.5
AMetal-1|net@33|||S2700|pin@13||15.5|12|contact@14||15.5|21
AN-Active|net@40||2|S1800|nmos@2|diff-top|23.75|-7.5|nmos@3|diff-bottom|25.25|-7.5
AP-Active|net@41|||S1800|pmos@2|diff-top|23.75|17.5|pmos@3|diff-bottom|25.25|17.5
AN-Active|net@43|||S0|contact@13||34|-7.5|nmos@3|diff-top|32.75|-7.5
AP-Active|net@45|||S0|pmos@2|diff-bottom|16.25|21|contact@14||15.5|21
AP-Active|net@47|||S0|contact@16||34|21|pmos@3|diff-top|32.75|21
AMetal-1|net@48|||S900|contact@16||33.5|21|pin@12||33.5|12
AMetal-1|net@49|||S0|pin@12||33.5|12|pin@13||15.5|12
AMetal-1|net@51|||S900|contact@1||15.5|-7.5|contact@19||15.5|-23.5
AMetal-2|net@52|||S0|pin@4||28|-23.5|contact@19||15.5|-23.5
AMetal-1|net@55|||S1800|pin@9||6.5|-1|pin@17||33.5|-1
AMetal-1|net@56|||S900|pin@17||33.5|-1|contact@13||33.5|-7.5
AMetal-2|net@63|||S1800|pin@20||15|38.5|contact@21||24.5|38.5
AP-Active|net@64|||S1800|contact@9||6|18|pmos@1|diff-bottom|7.25|18
AP-Active|net@65|||S0|pmos@1|diff-bottom|7.25|24.5|pmos@0|diff-top|5.75|24.5
AP-Active|net@67|||S0|pmos@3|diff-bottom|25.25|21|pmos@2|diff-top|23.75|21
AMetal-1|net@75|||S1800|pin@17||33.5|-1|pin@25||43|-1
AMetal-1|net@76|||S900|contact@21||24.5|38.5|contact@18||24.5|23.5
AP-Active|net@77|||S1800|contact@18||24.5|23.5|pmos@3|diff-bottom|25.25|23.5
AP-Active|net@78|||S0|contact@18||24.5|23.5|pmos@2|diff-top|23.75|23.5
APolysilicon-1|net@79|||S2700|nmos@1|poly-left|11|-3|pin@26||11|5.5
APolysilicon-1|net@80|||S2700|pin@26||11|5.5|pmos@1|poly-right|11|14
APolysilicon-1|net@81|||S1800|pin@26||11|5.5|contact@22||13|5.5
APolysilicon-1|net@82|||S2700|nmos@2|poly-left|20|-3|pin@27||20|5
APolysilicon-1|net@83|||S2700|pin@27||20|5|pmos@2|poly-right|20|14
APolysilicon-1|net@84|||S1800|pin@27||20|5|contact@23||21.5|5
APolysilicon-1|net@85|||S2700|nmos@3|poly-left|29|-3|pin@28||29|5
APolysilicon-1|net@86|||S2700|pin@28||29|5|pmos@3|poly-right|29|14
APolysilicon-1|net@87|||S1800|pin@28||29|5|contact@24||31|5
AMetal-1|net@88|||S1800|pin@5||15.5|30|pin@29||15.5|30
AMetal-1|net@89|||S2700|contact@14||15.5|21|pin@29||15.5|30
AP-Active|net@90|||S1800|pmos@1|diff-top|14.75|21|contact@14||15.5|21
AN-Active|net@91|||S1800|contact@1||15|-7.5|nmos@2|diff-bottom|16.25|-7.5
EGnD|Gnd|D5G2;|pin@4||U
EIn1||D5G2;|contact@8||U
EIn2||D5G2;|contact@22||U
EIn3||D5G2;|contact@23||U
EIn4||D5G2;|contact@24||U
EOut1||D5G2;|pin@25||U
EVdd||D5G2;|pin@20||U
X

# Cell AOI_22_ALT;1{net.als}
CAOI_22_ALT;1{net.als}||artwork|1700995227714|1700997029598||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Sun Nov 26, 2023 12:10:29",#-------------------------------------------------,"","model AOI_22_ALT(Gnd, In1, In2, In3, In4, Out1, Vdd)","nmos_0: nMOStran(In1, net_3, Out1)","nmos_1: nMOStran(In2, Gnd, net_3)","nmos_2: nMOStran(In3, net_40, Gnd)","nmos_3: nMOStran(In4, Out1, net_40)",pin_4: ground(Gnd),pin_20: power(Vdd),"pmos_0: PMOStran(In1, Out1, net_14)","pmos_1: PMOStran(In2, net_14, Out1)","pmos_2: PMOStran(In3, Vdd, net_14)","pmos_3: PMOStran(In4, net_14, Vdd)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell AOI_22_ALT;1{sch}
CAOI_22_ALT;1{sch}||schematic|1700996357413|1700996366013|
Ngeneric:Facet-Center|art@0||0|0||||AV
NTransistor|nmos@0||2|-7.5|||RR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D5.0
NTransistor|nmos@1||11|-7.5|||RR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D5.0
NTransistor|nmos@2||20|-7.5|||RR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D5.0
NTransistor|nmos@3||29|-7.5|||RR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D5.0
NWire_Pin|pin@0||-2.5|-7.5||||
NWire_Pin|pin@1||15.5|-7.5||||
NWire_Pin|pin@2||-2.5|21||||
NWire_Pin|pin@3||0|5.5||||
NWire_Pin|pin@4||6.5|18.5||||
NWire_Pin|pin@5||33.5|-7.5||||
NWire_Pin|pin@6||15.5|21||||
NWire_Pin|pin@7||33.5|21||||
NWire_Pin|pin@8||24.5|26||||
NWire_Pin|pin@9||15.5|-23.5||||
NWire_Pin|pin@10||24.5|38.5||||
NWire_Pin|pin@11||13|5.5||||
NWire_Pin|pin@12||22|5.5||||
NWire_Pin|pin@13||31|5.5||||
NWire_Pin|pin@14||28|-23.5||||
NWire_Pin|pin@15||15.5|30||||
NWire_Pin|pin@16||-2.5|30||||
NWire_Pin|pin@17||-2.5|-1||||
NWire_Pin|pin@18||6.5|-1||||
NWire_Pin|pin@19||2|5||||
NWire_Pin|pin@20||33.5|12||||
NWire_Pin|pin@21||15.5|12||||
NWire_Pin|pin@22||33.5|-1||||
NWire_Pin|pin@23||15|38.5||||
NWire_Pin|pin@24||43|-1||||
NWire_Pin|pin@25||11|5.5||||
NWire_Pin|pin@26||20|5||||
NWire_Pin|pin@27||29|5||||
NWire_Pin|pin@28||15.5|30||||
NTransistor|pmos@0||2|21|||RR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|pmos@1||11|21|||RR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|pmos@2||20|21|||RR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|pmos@3||29|21|||RR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
Awire|net@2|||1800|pmos@0|s|4|23|pmos@1|d|9|23
Awire|net@3|||1800|nmos@0|s|4|-5.5|nmos@1|d|9|-5.5
Awire|net@4|||F2187|pin@0||-2.5|-7.5|nmos@0|d|0|-5.5
Awire|net@5|||F3213|pin@1||15.5|-7.5|nmos@1|s|13|-5.5
Awire|net@14|||F387|pmos@0|d|0|23|pin@2||-2.5|21
Awire|net@19|||0|pin@15||15.5|30|pin@16||-2.5|30
Awire|net@20|||900|pin@16||-2.5|30|pin@2||-2.5|21
Awire|net@21|||2700|pin@0||-2.5|-7.5|pin@17||-2.5|-1
Awire|net@24|||900|pin@4||6.5|18.5|pin@18||6.5|-1
Awire|net@25|||0|pin@18||6.5|-1|pin@17||-2.5|-1
Awire|net@26|||2700|nmos@0|g|2|-8.5|pin@19||2|5
Awire|net@27|||2700|pin@19||2|5|pmos@0|g|2|20
Awire|net@28|||F3460|pin@19||2|5|pin@3||0|5.5
Awire|net@31|||1800|pmos@0|s|4|23|pmos@1|d|9|23
Awire|net@32|||1800|pmos@2|s|22|23|pmos@3|d|27|23
Awire|net@33|||2700|pin@21||15.5|12|pin@6||15.5|21
Awire|net@40|||1800|nmos@2|s|22|-5.5|nmos@3|d|27|-5.5
Awire|net@41|||1800|pmos@2|s|22|23|pmos@3|d|27|23
Awire|net@43|||F3213|pin@5||33.5|-7.5|nmos@3|s|31|-5.5
Awire|net@45|||F387|pmos@2|d|18|23|pin@6||15.5|21
Awire|net@47|||F3213|pin@7||33.5|21|pmos@3|s|31|23
Awire|net@48|||900|pin@7||33.5|21|pin@20||33.5|12
Awire|net@49|||0|pin@20||33.5|12|pin@21||15.5|12
Awire|net@51|||900|pin@1||15.5|-7.5|pin@9||15.5|-23.5
Awire|net@52|||0|pin@14||28|-23.5|pin@9||15.5|-23.5
Awire|net@55|||1800|pin@18||6.5|-1|pin@22||33.5|-1
Awire|net@56|||900|pin@22||33.5|-1|pin@5||33.5|-7.5
Awire|net@63|||1800|pin@23||15|38.5|pin@10||24.5|38.5
Awire|net@64|||F2409|pin@4||6.5|18.5|pmos@1|d|9|23
Awire|net@65|||0|pmos@1|d|9|23|pmos@0|s|4|23
Awire|net@67|||0|pmos@3|d|27|23|pmos@2|s|22|23
Awire|net@75|||1800|pin@22||33.5|-1|pin@24||43|-1
Awire|net@76|||900|pin@10||24.5|38.5|pin@8||24.5|26
Awire|net@77|||F1298|pin@8||24.5|26|pmos@3|d|27|23
Awire|net@78|||F502|pin@8||24.5|26|pmos@2|s|22|23
Awire|net@79|||2700|nmos@1|g|11|-8.5|pin@25||11|5.5
Awire|net@80|||2700|pin@25||11|5.5|pmos@1|g|11|20
Awire|net@81|||1800|pin@25||11|5.5|pin@11||13|5.5
Awire|net@82|||2700|nmos@2|g|20|-8.5|pin@26||20|5
Awire|net@83|||2700|pin@26||20|5|pmos@2|g|20|20
Awire|net@84|||F1940|pin@26||20|5|pin@12||22|5.5
Awire|net@85|||2700|nmos@3|g|29|-8.5|pin@27||29|5
Awire|net@86|||2700|pin@27||29|5|pmos@3|g|29|20
Awire|net@87|||F1940|pin@27||29|5|pin@13||31|5.5
Awire|net@88|||F|pin@15||15.5|30|pin@28||15.5|30
Awire|net@89|||2700|pin@6||15.5|21|pin@28||15.5|30
Awire|net@90|||F1413|pmos@1|s|13|23|pin@6||15.5|21
Awire|net@91|||F2187|pin@1||15.5|-7.5|nmos@2|d|18|-5.5
EGnd||D5G2;|pin@14||U
EIn1||D5G2;|pin@3||U
EIn2||D5G2;|pin@11||U
EIn3||D5G2;|pin@12||U
EIn4||D5G2;|pin@13||U
EOut1||D5G2;|pin@24||U
EVdd||D5G2;|pin@23||U
X

# Cell AOI_22_ALT;1{vhdl}
CAOI_22_ALT;1{vhdl}||artwork|1700995227707|1700997029598||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell AOI_22_ALT{lay} --------------------,"entity AOI_22_ALT is port(Gnd, In1, In2, In3, In4, Out1, Vdd: inout BIT);",  end AOI_22_ALT;,"",architecture AOI_22_ALT_BODY of AOI_22_ALT is,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component ground port(metal_2: inout BIT);,    end component;,  component power port(metal_2: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_14, net_3, net_40: BIT;","",begin,"  nmos_0: nMOStran port map(In1, net_3, Out1);","  nmos_1: nMOStran port map(In2, Gnd, net_3);","  nmos_2: nMOStran port map(In3, net_40, Gnd);","  nmos_3: nMOStran port map(In4, Out1, net_40);",  pin_4: ground port map(Gnd);,  pin_20: power port map(Vdd);,"  pmos_0: PMOStran port map(In1, Out1, net_14);","  pmos_1: PMOStran port map(In2, net_14, Out1);","  pmos_2: PMOStran port map(In3, Vdd, net_14);","  pmos_3: PMOStran port map(In4, net_14, Vdd);",end AOI_22_ALT_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell AOI_211;1{net.als}
CAOI_211;1{net.als}||artwork|1683880681277|1683880681277||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Fri May 12, 2023 10:38:01",#-------------------------------------------------,"","model nor6(IN1, IN2, IN3, IN4, IN5, IN6, OUT1)",gnd_0: ground(gnd),gnd_1: ground(gnd),gnd_2: ground(gnd),gnd_3: ground(gnd),gnd_4: ground(gnd),gnd_5: ground(gnd),gnd_6: ground(gnd),gnd_7: ground(gnd),"nmos_0: nMOStran(net_5, net_19, net_15)","nmos_1: nMOStran(net_32, net_15, gnd)","nmos_2: nMOStran(net_19, OUT1, gnd)","nmos_5: nMOStran(IN1, net_5, gnd)","nmos_6: nMOStran(IN2, net_5, gnd)","nmos_7: nMOStran(IN3, net_5, gnd)","nmos_8: nMOStran(IN4, net_32, gnd)","nmos_9: nMOStran(IN5, net_32, gnd)","nmos_10: nMOStran(IN6, net_32, gnd)","pmos_0: PMOStran(net_5, net_19, vdd)","pmos_1: PMOStran(net_32, net_19, vdd)","pmos_2: PMOStran(net_19, OUT1, vdd)","pmos_4: PMOStran(IN1, net_55, vdd)","pmos_6: PMOStran(IN2, net_56, net_55)","pmos_7: PMOStran(IN3, net_5, net_56)","pmos_8: PMOStran(IN4, net_112, vdd)","pmos_9: PMOStran(IN5, net_113, net_112)","pmos_10: PMOStran(IN6, net_32, net_113)",pwr_0: power(vdd),pwr_1: power(vdd),pwr_2: power(vdd),pwr_3: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell AOI_211;1{sch}
CAOI_211;1{sch}||schematic|1683879915216|1683896731374|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||17|27||||
NOff-Page|conn@1||-21|24||||
NOff-Page|conn@2||-21|19||||
NOff-Page|conn@3||-21|10||||
NOff-Page|conn@4||-21|7||||
NGround|gnd@2||-5|14||||
NGround|gnd@3||6|16||||
NGround|gnd@4||13|16||||
NTransistor|nmos@5||-7|24|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@6||4|21|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@7||11|21|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@11||-7|19|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NWire_Pin|pin@21||-16|41||||
NWire_Pin|pin@32||-5|27||||
NWire_Pin|pin@36||-13|36||||
NWire_Pin|pin@39||-10|30||||
NWire_Pin|pin@43||2|21||||
NWire_Pin|pin@45||9|21||||
NWire_Pin|pin@49||6|27||||
NWire_Pin|pin@70||9|7||||
NWire_Pin|pin@71||2|10||||
NWire_Pin|pin@72||-16|10||||
NWire_Pin|pin@73||-13|7||||
NWire_Pin|pin@74||4|27||||
NWire_Pin|pin@76||-1|30||||
NWire_Pin|pin@77||-1|11||||
NWire_Pin|pin@80||13|27||||
NWire_Pin|pin@81||-5|33||||
NWire_Pin|pin@82||4|33||||
NWire_Pin|pin@83||-10|11||||
NWire_Pin|pin@84||-10|19||||
NWire_Pin|pin@85||-10|24||||
NTransistor|pmos@4||-7|41|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@6||-7|36|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@7||-7|30|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@11||2|30|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NPower|pwr@2||-5|45||||
Awire|net@37|||0|pmos@4|g|-8|41|pin@21||-16|41
Awire|net@54|||2700|pmos@4|d|-5|43|pwr@2||-5|45
Awire|net@55|||2700|pmos@6|d|-5|38|pmos@4|s|-5|39
Awire|net@60|||2700|gnd@4||13|18|nmos@7|d|13|19
Awire|net@62|||2700|nmos@5|s|-5|26|pin@32||-5|27
Awire|net@63|||2700|pin@32||-5|27|pmos@7|s|-5|28
Awire|net@70|||0|pmos@6|g|-8|36|pin@36||-13|36
Awire|net@74|||0|pmos@7|g|-8|30|pin@39||-10|30
Awire|net@83|||1800|pin@45||9|21|nmos@7|g|10|21
Awire|net@92|||1800|pin@43||2|21|nmos@6|g|3|21
Awire|net@93|||2700|gnd@3||6|18|nmos@6|d|6|19
Awire|net@96|||2700|nmos@6|s|6|23|pin@49||6|27
Awire|net@147|||900|pin@45||9|21|pin@70||9|7
Awire|net@151|||900|pin@43||2|21|pin@71||2|10
Awire|net@153|||2700|gnd@2||-5|16|nmos@11|d|-5|17
Awire|net@154|||2700|nmos@11|s|-5|21|nmos@5|d|-5|22
Awire|net@157|||1800|pin@72||-16|10|pin@71||2|10
Awire|net@158|||900|pin@21||-16|41|pin@72||-16|10
Awire|net@159|||1800|conn@3|y|-19|10|pin@72||-16|10
Awire|net@160|||1800|pin@72||-16|10|pin@72||-16|10
Awire|net@161|||1800|conn@4|y|-19|7|pin@73||-13|7
Awire|net@162|||1800|pin@73||-13|7|pin@70||9|7
Awire|net@163|||900|pin@36||-13|36|pin@73||-13|7
Awire|net@164|||1800|pin@32||-5|27|pin@74||4|27
Awire|net@165|||1800|pin@74||4|27|pin@49||6|27
Awire|net@166|||900|pmos@11|s|4|28|pin@74||4|27
Awire|net@169|||0|pmos@11|g|1|30|pin@76||-1|30
Awire|net@170|||900|pin@76||-1|30|pin@77||-1|11
Awire|net@175|||1800|pin@49||6|27|pin@80||13|27
Awire|net@176|||1800|pin@80||13|27|conn@0|a|15|27
Awire|net@177|||2700|nmos@7|s|13|23|pin@80||13|27
Awire|net@178|||2700|pmos@7|d|-5|32|pin@81||-5|33
Awire|net@179|||2700|pin@81||-5|33|pmos@6|s|-5|34
Awire|net@180|||1800|pin@81||-5|33|pin@82||4|33
Awire|net@181|||900|pin@82||4|33|pmos@11|d|4|32
Awire|net@182|||0|pin@77||-1|11|pin@83||-10|11
Awire|net@183|||1800|conn@2|y|-19|19|pin@84||-10|19
Awire|net@184|||1800|pin@84||-10|19|nmos@11|g|-8|19
Awire|net@185|||2700|pin@83||-10|11|pin@84||-10|19
Awire|net@187|||0|nmos@5|g|-8|24|pin@85||-10|24
Awire|net@188|||900|pin@39||-10|30|pin@85||-10|24
Awire|net@189|||0|pin@85||-10|24|conn@1|y|-19|24
EIN1||D5G2;|conn@1|a|I
EIN2||D5G2;|conn@2|a|I
EIN3||D5G2;X-4;|conn@3|y|I
EIN4||D5G2;|conn@4|a|I
EOUT1||D5G2;|conn@0|y|O
X

# Cell AOI_211;1{vhdl}
CAOI_211;1{vhdl}||artwork|1683880681269|1683880681277||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell nor6{sch} --------------------,"entity nor6 is port(IN1, IN2, IN3, IN4, IN5, IN6: in BIT; OUT1: out BIT);",  end nor6;,"",architecture nor6_BODY of nor6 is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_112, net_113, net_15, net_19, net_32, net_5, net_55, net_56, vdd",    : BIT;,"",begin,  gnd_0: ground port map(gnd);,  gnd_1: ground port map(gnd);,  gnd_2: ground port map(gnd);,  gnd_3: ground port map(gnd);,  gnd_4: ground port map(gnd);,  gnd_5: ground port map(gnd);,  gnd_6: ground port map(gnd);,  gnd_7: ground port map(gnd);,"  nmos_0: nMOStran port map(net_5, net_19, net_15);","  nmos_1: nMOStran port map(net_32, net_15, gnd);","  nmos_2: nMOStran port map(net_19, OUT1, gnd);","  nmos_5: nMOStran port map(IN1, net_5, gnd);","  nmos_6: nMOStran port map(IN2, net_5, gnd);","  nmos_7: nMOStran port map(IN3, net_5, gnd);","  nmos_8: nMOStran port map(IN4, net_32, gnd);","  nmos_9: nMOStran port map(IN5, net_32, gnd);","  nmos_10: nMOStran port map(IN6, net_32, gnd);","  pmos_0: PMOStran port map(net_5, net_19, vdd);","  pmos_1: PMOStran port map(net_32, net_19, vdd);","  pmos_2: PMOStran port map(net_19, OUT1, vdd);","  pmos_4: PMOStran port map(IN1, net_55, vdd);","  pmos_6: PMOStran port map(IN2, net_56, net_55);","  pmos_7: PMOStran port map(IN3, net_5, net_56);","  pmos_8: PMOStran port map(IN4, net_112, vdd);","  pmos_9: PMOStran port map(IN5, net_113, net_112);","  pmos_10: PMOStran port map(IN6, net_32, net_113);",  pwr_0: power port map(vdd);,  pwr_1: power port map(vdd);,  pwr_2: power port map(vdd);,  pwr_3: power port map(vdd);,end nor6_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell COMPLEXGATE_test;1{net.als}
CCOMPLEXGATE_test;1{net.als}||artwork|1683006074034|1700672185662||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Wed Nov 22, 2023 17:56:25",#-------------------------------------------------,"","model COMPLEXGATE_test(IN1, IN2, IN3, OUT1)",gnd_9: ground(gnd),gnd_10: ground(gnd),gnd_11: ground(gnd),"nmos_50: nMOStran(A, gnd, OUT1)","nmos_51: nMOStran(IN2, net_1036, OUT1)","nmos_52: nMOStran(IN3, gnd, net_1036)","nmos_53: nMOStran(IN1, gnd, A)","nmos_54: nMOStran(IN3, gnd, A)","pmos_48: PMOStran(A, vdd, net_827)","pmos_49: PMOStran(IN3, net_827, OUT1)","pmos_50: PMOStran(IN2, net_827, OUT1)","pmos_51: PMOStran(IN3, vdd, net_1046)","pmos_52: PMOStran(IN1, net_1046, A)",pwr_11: power(vdd),pwr_12: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell COMPLEXGATE_test;1{sch}
CCOMPLEXGATE_test;1{sch}||schematic|1683004499162|1700672165251|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@27||-142.5|-12||||
NOff-Page|conn@29||-140|17.5||||
NOff-Page|conn@31||-144.5|-1||||
NOff-Page|conn@33||-93|-5||||
NGround|gnd@9||-129.5|-20||||
NGround|gnd@10||-112.5|-21||||
NGround|gnd@11||-108.5|-21||||
NTransistor|nmos@50||-114.5|-9|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@51||-106.5|-9|||XR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@52||-106.5|-14.5|||XR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@53||-135.5|-12|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@54||-127.5|-12|||XR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NWire_Pin|pin@296||-138.5|-6||||
NWire_Pin|pin@305||-138.5|-12||||
NWire_Pin|pin@307||-133.5|-16||||
NWire_Pin|pin@308||-129.5|-16||||
NWire_Pin|pin@311||-133.5|-9||||
NWire_Pin|pin@320||-118.5|6||||
NWire_Pin|pin@321||-118.5|-9||||
NWire_Pin|pin@322||-108.5|3||||
NWire_Pin|pin@323||-112.5|3||||
NWire_Pin|pin@368||-121|0||||
NWire_Pin|pin@370||-101.5|-9||||
NWire_Pin|pin@371||-101.5|0||||
NWire_Pin|pin@372||-101.5|-14.5||||
NWire_Pin|pin@373||-140.5|-1||||
NWire_Pin|pin@374||-129.5|-9||||
NWire_Pin|pin@375||-123.5|-12||||
NWire_Pin|pin@401||-112.5|-5||||
NWire_Pin|pin@428||-140.5|13||||
NWire_Pin|pin@429||-121|13||||
NWire_Pin|pin@430||-123.5|0||||
NWire_Pin|pin@431||-123.5|-24||||
NWire_Pin|pin@433||-101.5|-24||||
NWire_Pin|pin@460||-108.5|-5||||
NWire_Pin|pin@461||-101.5|17.5||||
NTransistor|pmos@48||-114.5|6|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@49||-114.5|0|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@50||-106.5|0|||XYR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@51||-135.5|-1|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@52||-135.5|-6|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)S20
NPower|pwr@11||-112.5|10.5||||
NPower|pwr@12||-133.5|8||||
Awire|A|D5G1;X-2;||1800|pin@374||-129.5|-9|pin@321||-118.5|-9
Awire|net@785|||0|pin@305||-138.5|-12|conn@27|y|-140.5|-12
Awire|net@786|||900|pin@296||-138.5|-6|pin@305||-138.5|-12
Awire|net@788|||2700|gnd@9||-129.5|-18|pin@308||-129.5|-16
Awire|net@790|||1800|pin@307||-133.5|-16|pin@308||-129.5|-16
Awire|net@819|||900|pin@320||-118.5|6|pin@321||-118.5|-9
Awire|net@827|||1800|pin@323||-112.5|3|pin@322||-108.5|3
Awire|net@1020|||0|nmos@50|g|-115.5|-9|pin@321||-118.5|-9
Awire|net@1021|||0|pmos@48|g|-115.5|6|pin@320||-118.5|6
Awire|net@1022|||900|pmos@48|d|-112.5|4|pin@323||-112.5|3
Awire|net@1023|||2700|pmos@48|s|-112.5|8|pwr@11||-112.5|10.5
Awire|net@1026|||2700|pmos@50|s|-108.5|2|pin@322||-108.5|3
Awire|net@1027|||2700|pmos@49|s|-112.5|2|pin@323||-112.5|3
Awire|net@1036|||900|nmos@51|s|-108.5|-11|nmos@52|d|-108.5|-12.5
Awire|net@1040|||1800|nmos@51|g|-105.5|-9|pin@370||-101.5|-9
Awire|net@1042|||0|pin@371||-101.5|0|pmos@50|g|-105.5|0
Awire|net@1043|||2700|pin@370||-101.5|-9|pin@371||-101.5|0
Awire|net@1045|||2700|pmos@51|s|-133.5|1|pwr@12||-133.5|8
Awire|net@1046|||900|pmos@51|d|-133.5|-3|pmos@52|s|-133.5|-4
Awire|net@1047|||900|pmos@52|d|-133.5|-8|pin@311||-133.5|-9
Awire|net@1048|||0|pmos@52|g|-136.5|-6|pin@296||-138.5|-6
Awire|net@1050|||0|nmos@53|g|-136.5|-12|pin@305||-138.5|-12
Awire|net@1051|||2700|nmos@53|d|-133.5|-10|pin@311||-133.5|-9
Awire|net@1052|||900|nmos@53|s|-133.5|-14|pin@307||-133.5|-16
Awire|net@1054|||1800|pin@311||-133.5|-9|pin@374||-129.5|-9
Awire|net@1055|||2700|nmos@54|d|-129.5|-10|pin@374||-129.5|-9
Awire|net@1056|||900|nmos@54|s|-129.5|-14|pin@308||-129.5|-16
Awire|net@1131|||2700|nmos@50|d|-112.5|-7|pin@401||-112.5|-5
Awire|net@1132|||2700|pin@401||-112.5|-5|pmos@49|d|-112.5|-2
Awire|net@1234|||2700|pin@373||-140.5|-1|pin@428||-140.5|13
Awire|net@1235|||1800|pin@428||-140.5|13|pin@429||-121|13
Awire|net@1236|||900|pin@429||-121|13|pin@368||-121|0
Awire|net@1237|||0|pin@368||-121|0|pin@430||-123.5|0
Awire|net@1238|||900|pin@430||-123.5|0|pin@375||-123.5|-12
Awire|net@1239|||900|pin@375||-123.5|-12|pin@431||-123.5|-24
Awire|net@1242|||900|pin@372||-101.5|-14.5|pin@433||-101.5|-24
Awire|net@1245|||1800|pin@431||-123.5|-24|pin@433||-101.5|-24
Awire|net@1290|||1800|nmos@52|g|-105.5|-14.5|pin@372||-101.5|-14.5
Awire|net@1291|||1800|nmos@54|g|-126.5|-12|pin@375||-123.5|-12
Awire|net@1292|||0|pmos@49|g|-115.5|0|pin@368||-121|0
Awire|net@1293|||0|pmos@51|g|-136.5|-1|pin@373||-140.5|-1
Awire|net@1320|||1800|pin@401||-112.5|-5|pin@460||-108.5|-5
Awire|net@1322|||900|pmos@50|d|-108.5|-2|pin@460||-108.5|-5
Awire|net@1324|||2700|nmos@51|d|-108.5|-7|pin@460||-108.5|-5
Awire|net@1326|||1800|pin@460||-108.5|-5|conn@33|a|-95|-5
Awire|net@1327|||1800|conn@31|y|-142.5|-1|pin@373||-140.5|-1
Awire|net@1328|||1800|conn@29|y|-138|17.5|pin@461||-101.5|17.5
Awire|net@1331|||900|pin@461||-101.5|17.5|pin@371||-101.5|0
Awire|net@1332|||900|nmos@50|s|-112.5|-11|gnd@10||-112.5|-19
Awire|net@1336|||900|nmos@52|s|-108.5|-16.5|gnd@11||-108.5|-19
Awire|net@1337|||900|pin@323||-112.5|3|pin@323||-112.5|3
EIN1||D5G2;X2;Y2;|conn@27|a|I
EIN2||D5G2;X-2;Y2;|conn@29|y|I
EIN3||D5G2;X2;Y2.5;|conn@31|a|O
EOUT1||D5G2;X1.5;Y2;|conn@33|a|O
X

# Cell COMPLEXGATE_test;1{vhdl}
CCOMPLEXGATE_test;1{vhdl}||artwork|1683006074026|1700672176823||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell COMPLEXGATE_test{sch} --------------------,"entity COMPLEXGATE_test is port(IN1, IN2: in BIT; IN3, OUT1: out BIT);",  end COMPLEXGATE_test;,"",architecture COMPLEXGATE_test_BODY of COMPLEXGATE_test is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal A, gnd, net_1036, net_1046, net_827, vdd: BIT;","",begin,  gnd_9: ground port map(gnd);,  gnd_10: ground port map(gnd);,  gnd_11: ground port map(gnd);,"  nmos_50: nMOStran port map(A, gnd, OUT1);","  nmos_51: nMOStran port map(IN2, net_1036, OUT1);","  nmos_52: nMOStran port map(IN3, gnd, net_1036);","  nmos_53: nMOStran port map(IN1, gnd, A);","  nmos_54: nMOStran port map(IN3, gnd, A);","  pmos_48: PMOStran port map(A, vdd, net_827);","  pmos_49: PMOStran port map(IN3, net_827, OUT1);","  pmos_50: PMOStran port map(IN2, net_827, OUT1);","  pmos_51: PMOStran port map(IN3, vdd, net_1046);","  pmos_52: PMOStran port map(IN1, net_1046, A);",  pwr_11: power port map(vdd);,  pwr_12: power port map(vdd);,end COMPLEXGATE_test_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell OAI_112;1{net.als}
COAI_112;1{net.als}||artwork|1683880681277|1683880681277||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Fri May 12, 2023 10:38:01",#-------------------------------------------------,"","model nor6(IN1, IN2, IN3, IN4, IN5, IN6, OUT1)",gnd_0: ground(gnd),gnd_1: ground(gnd),gnd_2: ground(gnd),gnd_3: ground(gnd),gnd_4: ground(gnd),gnd_5: ground(gnd),gnd_6: ground(gnd),gnd_7: ground(gnd),"nmos_0: nMOStran(net_5, net_19, net_15)","nmos_1: nMOStran(net_32, net_15, gnd)","nmos_2: nMOStran(net_19, OUT1, gnd)","nmos_5: nMOStran(IN1, net_5, gnd)","nmos_6: nMOStran(IN2, net_5, gnd)","nmos_7: nMOStran(IN3, net_5, gnd)","nmos_8: nMOStran(IN4, net_32, gnd)","nmos_9: nMOStran(IN5, net_32, gnd)","nmos_10: nMOStran(IN6, net_32, gnd)","pmos_0: PMOStran(net_5, net_19, vdd)","pmos_1: PMOStran(net_32, net_19, vdd)","pmos_2: PMOStran(net_19, OUT1, vdd)","pmos_4: PMOStran(IN1, net_55, vdd)","pmos_6: PMOStran(IN2, net_56, net_55)","pmos_7: PMOStran(IN3, net_5, net_56)","pmos_8: PMOStran(IN4, net_112, vdd)","pmos_9: PMOStran(IN5, net_113, net_112)","pmos_10: PMOStran(IN6, net_32, net_113)",pwr_0: power(vdd),pwr_1: power(vdd),pwr_2: power(vdd),pwr_3: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell OAI_112;1{sch}
COAI_112;1{sch}||schematic|1683879915216|1685085278039|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||13|33||||
NOff-Page|conn@1||-21|19||||
NOff-Page|conn@2||-21|24||||
NOff-Page|conn@3||-21|41||||
NOff-Page|conn@4||-21|36||||
NGround|gnd@2||-5|14||||
NTransistor|nmos@5||-7|24|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@6||-7|30|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@7||2|30|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@11||-7|19|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NWire_Pin|pin@32||-5|27||||
NWire_Pin|pin@36||-13|36||||
NWire_Pin|pin@81||-5|33||||
NWire_Pin|pin@82||4|33||||
NWire_Pin|pin@86||4|27||||
NWire_Pin|pin@87||-1|30||||
NWire_Pin|pin@88||-1|10||||
NWire_Pin|pin@89||-13|30||||
NWire_Pin|pin@91||8|33||||
NWire_Pin|pin@92||8|45||||
NWire_Pin|pin@93||1|45||||
NWire_Pin|pin@94||-2|49||||
NWire_Pin|pin@95||-18|49||||
NWire_Pin|pin@96||-18|24||||
NWire_Pin|pin@97||3|38||||
NWire_Pin|pin@98||3|50||||
NWire_Pin|pin@99||-14|50||||
NWire_Pin|pin@100||-14|19||||
NWire_Pin|pin@101||1|33||||
NWire_Pin|pin@102||-16|41||||
NWire_Pin|pin@103||-16|10||||
NTransistor|pmos@4||-7|41|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@6||-7|36|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@12||-1|38|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@13||6|38|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NPower|pwr@2||-5|45||||
Awire|net@54|||2700|pmos@4|d|-5|43|pwr@2||-5|45
Awire|net@55|||2700|pmos@6|d|-5|38|pmos@4|s|-5|39
Awire|net@62|||2700|nmos@5|s|-5|26|pin@32||-5|27
Awire|net@70|||0|pmos@6|g|-8|36|pin@36||-13|36
Awire|net@153|||2700|gnd@2||-5|16|nmos@11|d|-5|17
Awire|net@154|||2700|nmos@11|s|-5|21|nmos@5|d|-5|22
Awire|net@179|||2700|pin@81||-5|33|pmos@6|s|-5|34
Awire|net@197|||900|pin@81||-5|33|nmos@6|s|-5|32
Awire|net@198|||1800|pin@32||-5|27|pin@86||4|27
Awire|net@199|||2700|pin@86||4|27|nmos@7|d|4|28
Awire|net@200|||900|nmos@6|d|-5|28|pin@32||-5|27
Awire|net@201|||2700|nmos@7|s|4|32|pin@82||4|33
Awire|net@203|||1800|conn@4|y|-19|36|pin@36||-13|36
Awire|net@208|||0|nmos@7|g|1|30|pin@87||-1|30
Awire|net@211|||900|pin@87||-1|30|pin@88||-1|10
Awire|net@212|||900|pin@36||-13|36|pin@89||-13|30
Awire|net@214|||0|nmos@6|g|-8|30|pin@89||-13|30
Awire|net@216|||1800|pin@82||4|33|pin@91||8|33
Awire|net@217|||1800|pin@91||8|33|conn@0|a|11|33
Awire|net@218|||900|pmos@13|s|8|36|pin@91||8|33
Awire|net@220|||900|pin@92||8|45|pmos@13|d|8|40
Awire|net@221|||1800|pwr@2||-5|45|pin@93||1|45
Awire|net@222|||1800|pin@93||1|45|pin@92||8|45
Awire|net@223|||2700|pmos@12|d|1|40|pin@93||1|45
Awire|net@224|||2700|pmos@12|g|-2|38|pin@94||-2|49
Awire|net@225|||0|pin@94||-2|49|pin@95||-18|49
Awire|net@226|||0|nmos@5|g|-8|24|pin@96||-18|24
Awire|net@228|||900|pin@95||-18|49|pin@96||-18|24
Awire|net@229|||0|pmos@13|g|5|38|pin@97||3|38
Awire|net@230|||2700|pin@97||3|38|pin@98||3|50
Awire|net@231|||0|pin@98||3|50|pin@99||-14|50
Awire|net@233|||1800|pin@100||-14|19|nmos@11|g|-8|19
Awire|net@234|||900|pin@99||-14|50|pin@100||-14|19
Awire|net@235|||1800|pin@81||-5|33|pin@101||1|33
Awire|net@236|||1800|pin@101||1|33|pin@82||4|33
Awire|net@237|||900|pmos@12|s|1|36|pin@101||1|33
Awire|net@238|||1800|conn@1|y|-19|19|pin@100||-14|19
Awire|net@239|||1800|conn@2|y|-19|24|pin@96||-18|24
Awire|net@241|||1800|conn@3|y|-19|41|pin@102||-16|41
Awire|net@242|||1800|pin@102||-16|41|pmos@4|g|-8|41
Awire|net@243|||900|pin@102||-16|41|pin@103||-16|10
Awire|net@244|||1800|pin@103||-16|10|pin@88||-1|10
EIN1||D5G2;|conn@1|a|I
EIN2||D5G2;|conn@2|a|I
EIN3||D5G2;X-4;|conn@3|y|I
EIN4||D5G2;|conn@4|a|I
EOUT1||D5G2;|conn@0|y|O
X

# Cell OAI_112;1{vhdl}
COAI_112;1{vhdl}||artwork|1683880681269|1683880681277||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell nor6{sch} --------------------,"entity nor6 is port(IN1, IN2, IN3, IN4, IN5, IN6: in BIT; OUT1: out BIT);",  end nor6;,"",architecture nor6_BODY of nor6 is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_112, net_113, net_15, net_19, net_32, net_5, net_55, net_56, vdd",    : BIT;,"",begin,  gnd_0: ground port map(gnd);,  gnd_1: ground port map(gnd);,  gnd_2: ground port map(gnd);,  gnd_3: ground port map(gnd);,  gnd_4: ground port map(gnd);,  gnd_5: ground port map(gnd);,  gnd_6: ground port map(gnd);,  gnd_7: ground port map(gnd);,"  nmos_0: nMOStran port map(net_5, net_19, net_15);","  nmos_1: nMOStran port map(net_32, net_15, gnd);","  nmos_2: nMOStran port map(net_19, OUT1, gnd);","  nmos_5: nMOStran port map(IN1, net_5, gnd);","  nmos_6: nMOStran port map(IN2, net_5, gnd);","  nmos_7: nMOStran port map(IN3, net_5, gnd);","  nmos_8: nMOStran port map(IN4, net_32, gnd);","  nmos_9: nMOStran port map(IN5, net_32, gnd);","  nmos_10: nMOStran port map(IN6, net_32, gnd);","  pmos_0: PMOStran port map(net_5, net_19, vdd);","  pmos_1: PMOStran port map(net_32, net_19, vdd);","  pmos_2: PMOStran port map(net_19, OUT1, vdd);","  pmos_4: PMOStran port map(IN1, net_55, vdd);","  pmos_6: PMOStran port map(IN2, net_56, net_55);","  pmos_7: PMOStran port map(IN3, net_5, net_56);","  pmos_8: PMOStran port map(IN4, net_112, vdd);","  pmos_9: PMOStran port map(IN5, net_113, net_112);","  pmos_10: PMOStran port map(IN6, net_32, net_113);",  pwr_0: power port map(vdd);,  pwr_1: power port map(vdd);,  pwr_2: power port map(vdd);,  pwr_3: power port map(vdd);,end nor6_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell TriBuff;1{net.als}
CTriBuff;1{net.als}||artwork|1683489862462|1683491608885||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Sun May 07, 2023 22:33:28",#-------------------------------------------------,"","model xorNEW(ENb, IN1, OUT1)",gnd_4: ground(gnd),gnd_6: ground(gnd),gnd_7: ground(gnd),"nmos_6: nMOStran(ENb, gnd, net_193)","nmos_7: nMOStran(net_106, net_111, OUT1)","nmos_9: nMOStran(net_193, gnd, net_111)","nmos_11: nMOStran(IN1, net_154, net_106)","nmos_12: nMOStran(net_193, gnd, net_154)","pmos_4: PMOStran(ENb, vdd, net_193)","pmos_7: PMOStran(net_106, vdd, OUT1)","pmos_8: PMOStran(IN1, vdd, net_106)","pmos_9: PMOStran(net_193, vdd, net_106)",pwr_0: power(vdd),pwr_3: power(vdd),pwr_4: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell TriBuff;1{sch}
CTriBuff;1{sch}||schematic|1683466629510|1683491519040|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||-16|4||||
NOff-Page|conn@2||-16|14||||
NOff-Page|conn@5||21|9||||
NGround|gnd@4||15|-4||||
NGround|gnd@6||-7|-7||||
NGround|gnd@7||3|4||||
NTransistor|nmos@6||-9|-2|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@7||13|6|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@9||13|1|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@11||1|14|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@12||1|9|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@1||-12|4||||
NWire_Pin|pin@27||-12|-2||||
NWire_Pin|pin@51||10|12||||
NWire_Pin|pin@64||15|9||||
NWire_Pin|pin@65||10|6||||
NWire_Pin|pin@66||-2|20||||
NWire_Pin|pin@69||-2|14||||
NWire_Pin|pin@70||3|17||||
NWire_Pin|pin@71||10|17||||
NWire_Pin|pin@77||10|24||||
NWire_Pin|pin@79||6|20||||
NWire_Pin|pin@80||6|1||||
NWire_Pin|pin@81||-2|9||||
NWire_Pin|pin@83||-2|1||||
NWire_Pin|pin@84||-7|1||||
NWire_Pin|pin@85||-16|6||||
NTransistor|pmos@4||-9|4|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@7||13|12|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@8||1|20|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@9||8|20|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NPower|pwr@0||-7|8||||
NPower|pwr@3||15|16||||
NPower|pwr@4||3|24||||
Awire|net@59|||0|nmos@6|g|-10|-2|pin@27||-12|-2
Awire|net@106|||1800|pin@51||10|12|pmos@7|g|12|12
Awire|net@111|||2700|nmos@9|d|15|3|nmos@7|s|15|4
Awire|net@112|||900|nmos@9|s|15|-1|gnd@4||15|-2
Awire|net@131|||900|pin@1||-12|4|pin@27||-12|-2
Awire|net@141|||900|nmos@6|s|-7|-4|gnd@6||-7|-5
Awire|net@146|||2700|pin@64||15|9|pmos@7|d|15|10
Awire|net@147|||900|pin@64||15|9|nmos@7|d|15|8
Awire|net@149|||900|pin@51||10|12|pin@65||10|6
Awire|net@150|||1800|pin@65||10|6|nmos@7|g|12|6
Awire|net@151|||900|pwr@3||15|16|pmos@7|s|15|14
Awire|net@152|||0|conn@5|a|19|9|pin@64||15|9
Awire|net@153|||1800|pin@66||-2|20|pmos@8|g|0|20
Awire|net@154|||2700|nmos@12|d|3|11|nmos@11|s|3|12
Awire|net@155|||900|nmos@12|s|3|7|gnd@7||3|6
Awire|net@159|||900|pin@66||-2|20|pin@69||-2|14
Awire|net@160|||1800|pin@69||-2|14|nmos@11|g|0|14
Awire|net@161|||900|pwr@4||3|24|pmos@8|s|3|22
Awire|net@164|||900|pmos@8|d|3|18|pin@70||3|17
Awire|net@165|||900|pin@70||3|17|nmos@11|d|3|16
Awire|net@166|||1800|pin@70||3|17|pin@71||10|17
Awire|net@170|||1800|pin@1||-12|4|pmos@4|g|-10|4
Awire|net@174|||900|pwr@0||-7|8|pmos@4|s|-7|6
Awire|net@176|||0|pin@69||-2|14|conn@2|y|-14|14
Awire|net@177|||1800|conn@0|y|-14|4|pin@1||-12|4
Awire|net@183|||2700|pin@51||10|12|pin@71||10|17
Awire|net@184|||900|pmos@9|d|10|18|pin@71||10|17
Awire|net@185|||1800|pwr@4||3|24|pin@77||10|24
Awire|net@186|||900|pin@77||10|24|pmos@9|s|10|22
Awire|net@193|||1800|pin@80||6|1|nmos@9|g|12|1
Awire|net@194|||900|pin@79||6|20|pin@80||6|1
Awire|net@196|||0|nmos@12|g|0|9|pin@81||-2|9
Awire|net@198|||900|pin@81||-2|9|pin@83||-2|1
Awire|net@200|||0|pin@80||6|1|pin@83||-2|1
Awire|net@201|||900|pmos@4|d|-7|2|pin@84||-7|1
Awire|net@202|||900|pin@84||-7|1|nmos@6|d|-7|0
Awire|net@203|||0|pin@83||-2|1|pin@84||-7|1
Awire|net@204|||1800|pin@79||6|20|pmos@9|g|7|20
Awire|net@205|||2250|conn@0|a|-18|4|pin@85||-16|6
EIN1|ENb|D5G2;X2;Y2;|conn@0|a|I
EIN2|IN1|D5G2;X2;Y2;|conn@2|a|I
EOUT|OUT1|D5G2;X-3;Y2;|conn@5|y|O
X

# Cell TriBuff;1{vhdl}
CTriBuff;1{vhdl}||artwork|1683489862453|1683491530252||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell xorNEW{sch} --------------------,"entity xorNEW is port(ENb, IN1: in BIT; OUT1: out BIT);",  end xorNEW;,"",architecture xorNEW_BODY of xorNEW is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_106, net_111, net_154, net_193, vdd: BIT;","",begin,  gnd_4: ground port map(gnd);,  gnd_6: ground port map(gnd);,  gnd_7: ground port map(gnd);,"  nmos_6: nMOStran port map(ENb, gnd, net_193);","  nmos_7: nMOStran port map(net_106, net_111, OUT1);","  nmos_9: nMOStran port map(net_193, gnd, net_111);","  nmos_11: nMOStran port map(IN1, net_154, net_106);","  nmos_12: nMOStran port map(net_193, gnd, net_154);","  pmos_4: PMOStran port map(ENb, vdd, net_193);","  pmos_7: PMOStran port map(net_106, vdd, OUT1);","  pmos_8: PMOStran port map(IN1, vdd, net_106);","  pmos_9: PMOStran port map(net_193, vdd, net_106);",  pwr_0: power port map(vdd);,  pwr_3: power port map(vdd);,  pwr_4: power port map(vdd);,end xorNEW_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell anothercomplexgate;1{lay}
Canothercomplexgate;1{lay}||mocmos|1700691937422|1700783177438||DRC_last_good_drc_area_date()G1700783178697|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1700783178697
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-Polysilicon-1-Con|contact@0||-16|31||||
NMetal-1-Polysilicon-1-Con|contact@1||-66|23.5||||
NMetal-1-Metal-2-Con|contact@2||-52.5|82.5||||
NMetal-1-P-Active-Con|contact@5||-25.5|55.5||15||
NMetal-1-Metal-2-Con|contact@7||-49|-49.5||||
NMetal-1-N-Active-Con|contact@9||-49|-31||5||
NMetal-1-Metal-2-Con|contact@10||-25.5|-49.5||||
NMetal-1-N-Active-Con|contact@11||-25.5|-4.5||5||
NMetal-1-P-Active-Con|contact@13||-52.5|55.5||15||
NMetal-1-P-Active-Con|contact@15||-43.5|55.5||15||
NMetal-1-Metal-2-Con|contact@16||-34.5|82.5||||
NMetal-1-P-Active-Con|contact@17||-67|55.5||15||
NMetal-1-N-Active-Con|contact@18||-67|-31||5||
NMetal-1-N-Active-Con|contact@19||-58|-31||5||
NMetal-1-Metal-2-Con|contact@20||-51.5|37||||
NMetal-1-Metal-2-Con|contact@23||-51.5|13.5||||
NMetal-1-Polysilicon-1-Con|contact@25||-53.5|22.5||||
NMetal-1-Polysilicon-1-Con|contact@26||-45|31||||
NMetal-1-Polysilicon-1-Con|contact@27||-37.5|22.5||||
NMetal-1-P-Active-Con|contact@28||-34.5|55.5||15||
NMetal-1-N-Active-Con|contact@32||-40.5|-4.5||5||
NMetal-1-Metal-2-Con|contact@33||-25.5|37||||
NMetal-1-Metal-2-Con|contact@34||-25.5|13.5||||
NMetal-1-N-Active-Con|contact@35||-49.5|-4.5||5||
NMetal-1-Metal-2-Con|contact@36||-34.5|-49.5||||
NN-Transistor|nmos@0||-30|-4.5|7||R|
NN-Transistor|nmos@1||-36|-4.5|7||R|
NN-Transistor|nmos@2||-53.5|-31|7||R|
NN-Transistor|nmos@3||-62.5|-31|7||R|
NN-Transistor|nmos@4||-45|-4.5|7||R|
NMetal-2-Pin|pin@4||-20.5|82.5||||
NMetal-1-Pin|pin@14||-49|-49.5||||
NMetal-1-Pin|pin@23||-52.5|82.5||||
NMetal-1-Pin|pin@26||-25.5|13.5||||
NMetal-1-Pin|pin@29||-6|13.5||||
NMetal-1-Pin|pin@30||-67|-18||||
NMetal-1-Pin|pin@31||-49|-18||||
NMetal-1-Pin|pin@32||-67|37||||
NPolysilicon-1-Pin|pin@35||-62.5|-24||||
NPolysilicon-1-Pin|pin@37||-62.5|23.5||||
NPolysilicon-1-Pin|pin@42||-53.5|-17.5||||
NPolysilicon-1-Pin|pin@43||-57|-17.5||||
NPolysilicon-1-Pin|pin@44||-57|42.5||||
NPolysilicon-1-Pin|pin@45||-57|42.5||||
NPolysilicon-1-Pin|pin@47||-57|22.5||||
NMetal-1-Pin|pin@53||-51.5|31||||
NMetal-1-Pin|pin@60||-34.5|37||||
NMetal-2-Pin|pin@62||-25.5|17.5||||
NPolysilicon-1-Pin|pin@66||-30|31||||
NPolysilicon-1-Pin|pin@70||-36|12||||
NPolysilicon-1-Pin|pin@74||-36|12||||
NPolysilicon-1-Pin|pin@75||-30|2.5||||
NMetal-1-Pin|pin@82||-1.5|22.5||||
NMetal-1-Pin|pin@84||-40.5|-18||||
NMetal-1-Pin|pin@85||-34.5|-18||||
NPolysilicon-1-Pin|pin@88||-48|38||||
NPolysilicon-1-Pin|pin@89||-45|38||||
NPolysilicon-1-Pin|pin@92||-37.5|12||||
NPolysilicon-1-Pin|pin@94||-37.5|39||||
NPolysilicon-1-Pin|pin@95||-39|39||||
NMetal-1-Pin|pin@97||-58|-49.5||||
NMetal-1-Pin|pin@98||-67|13.5||||
NMetal-1-Pin|pin@99||-67|-18||||
NMetal-1-Pin|pin@100||-49.5|5.5||||
NMetal-1-Pin|pin@101||-25.5|5.5||||
NMetal-1-Pin|pin@104||-43.5|72||||
NMetal-1-Pin|pin@108||-25.5|72||||
NP-Transistor|pmos@0||-48|55.5|17||R|
NP-Transistor|pmos@1||-39|55.5|17||R|
NP-Transistor|pmos@2||-62.5|55.5|17||R|
NP-Transistor|pmos@3||-57|55.5|17||R|
NP-Transistor|pmos@4||-30|55.5|17||R|
AMetal-1|net@49||1|S1800|pin@14||-49|-49.5|contact@7||-49|-49.5
AN-Active|net@79|||S1800|nmos@0|diff-bottom|-26.25|-4.5|contact@11||-25|-4.5
AP-Active|net@82|||S0|pmos@0|diff-top|-51.75|50|contact@13||-53|50
AP-Active|net@85|||S1800|pmos@0|diff-bottom|-44.25|50|contact@15||-43|50
AP-Active|net@86|||S1800|contact@15||-43.5|55.5|pmos@1|diff-top|-42.75|55.5
AMetal-1|net@88||1|S2700|contact@13||-52.5|55.5|pin@23||-52.5|82.5
AMetal-1|net@89||1|S0|contact@2||-52.5|82.5|pin@23||-52.5|82.5
AMetal-2|net@90||1|S1800|contact@2||-52.5|82.5|contact@16||-34.5|82.5
AMetal-2|net@91||1|S1800|contact@16||-34.5|82.5|pin@4||-20.5|82.5
AP-Active|net@107|||S0|pmos@2|diff-bottom|-58.75|56.5|pmos@3|diff-top|-60.75|56.5
AP-Active|net@108|||S1800|contact@17||-67|55.5|pmos@2|diff-top|-66.25|55.5
AN-Active|net@109|||S0|nmos@3|diff-top|-66.25|-31|contact@18||-67|-31
AN-Active|net@112|||S1800|nmos@3|diff-bottom|-58.75|-31|contact@19||-58|-31
AN-Active|net@113|||S1800|contact@19||-58|-31|nmos@2|diff-top|-57.25|-31
AN-Active|net@114|||S1800|nmos@2|diff-bottom|-49.75|-31|contact@9||-49.5|-31
AMetal-1|net@115||1|S2700|contact@18||-67|-31|pin@30||-67|-18
AMetal-1|net@117||1|S900|pin@31||-49|-18|contact@9||-49|-31
AMetal-1|net@118||1|S900|contact@17||-67|55.5|pin@32||-67|37
APolysilicon-1|net@125|||S0|nmos@3|poly-right|-62.5|-24|pin@35||-62.5|-24
APolysilicon-1|net@130|||S900|pmos@2|poly-left|-62.5|43.5|pin@37||-62.5|23.5
APolysilicon-1|net@131|||S900|pin@37||-62.5|23.5|pin@35||-62.5|-24
APolysilicon-1|net@132|||S0|pin@37||-62.5|23.5|contact@1||-65.5|23.5
AMetal-2|net@135|||S|contact@20||-51.5|37|contact@20||-51.5|37
AMetal-2|net@136|||S|contact@20||-51.5|37|contact@20||-51.5|37
APolysilicon-1|net@146|||S2700|nmos@2|poly-right|-53.5|-24|pin@42||-53.5|-17.5
APolysilicon-1|net@147|||S0|pin@42||-53.5|-17.5|pin@43||-57|-17.5
APolysilicon-1|net@149|||S0|pin@44||-57|42.5|pin@45||-57|42.5
APolysilicon-1|net@150|||S900|pmos@3|poly-left|-57|43.5|pin@45||-57|42.5
AP-Active|net@151|||S1800|pmos@3|diff-bottom|-53.25|55.5|contact@13||-52.5|55.5
AMetal-2|net@173||1|S900|contact@20||-51.5|37|contact@23||-51.5|13.5
APolysilicon-1|net@174|||S2700|pin@43||-57|-17.5|pin@47||-57|22.5
APolysilicon-1|net@175|||S2700|pin@47||-57|22.5|pin@44||-57|42.5
APolysilicon-1|net@176|||S1800|pin@47||-57|22.5|contact@25||-53|22.5
AMetal-1|net@190||1|S0|contact@26||-45.5|31|pin@53||-51.5|31
AMetal-1|net@191||1|S900|contact@20||-51.5|37|pin@53||-51.5|31
AP-Active|net@203|||S1800|pmos@1|diff-bottom|-35.25|55.5|contact@28||-34|55.5
AP-Active|net@204|||S0|pmos@4|diff-top|-33.75|55.5|contact@28||-34|55.5
AP-Active|net@205|||S1800|pmos@4|diff-bottom|-26.25|55.5|contact@5||-25.5|55.5
AMetal-1|net@206||1|S900|contact@28||-34.5|55.5|pin@60||-34.5|37
AMetal-1|net@207||1|S1800|pin@60||-34.5|37|contact@33||-25.5|37
APolysilicon-1|net@221|||S1800|pin@66||-30|31|contact@0||-16|31
AN-Active|net@235|||S1800|contact@32||-40.5|-4.5|nmos@1|diff-top|-39.75|-4.5
APolysilicon-1|net@238|||S0|pin@70||-36|12|pin@74||-36|12
APolysilicon-1|net@239|||S900|pin@74||-36|12|nmos@1|poly-right|-36|2.5
APolysilicon-1|net@240|||S900|pin@66||-30|31|pin@75||-30|2.5
APolysilicon-1|net@241|||S0|nmos@0|poly-right|-30|2.5|pin@75||-30|2.5
AMetal-2|net@254||1|S2700|pin@62||-25.5|17.5|contact@33||-25.5|37
AMetal-1|net@255||1|S1800|pin@26||-25.5|13.5|contact@34||-25.5|13.5
AMetal-1|net@256||1|S1800|contact@34||-25.5|13.5|pin@29||-6|13.5
AMetal-2|net@257||1|S900|pin@62||-25.5|17.5|contact@34||-25.5|13.5
AN-Active|net@259|||S1800|contact@35||-49.5|-4|nmos@4|diff-top|-48.75|-4
AN-Active|net@262|||S1800|nmos@4|diff-bottom|-41.25|-4.5|contact@32||-40.5|-4.5
AMetal-1|net@264||1|S1800|contact@27||-37.5|22.5|pin@82||-1.5|22.5
AMetal-1|net@265||1|S0|pin@82||-1.5|22.5|contact@25||-53|22.5
AMetal-1|net@267||1|S900|contact@32||-40.5|-4.5|pin@84||-40.5|-18
AMetal-1|net@268||1|S1800|pin@84||-40.5|-18|pin@85||-34.5|-18
AMetal-2|net@269||1|S1800|contact@7||-49|-49.5|contact@36||-34.5|-49.5
AMetal-2|net@270||1|S1800|contact@36||-34.5|-49.5|contact@10||-25.5|-49.5
AMetal-1|net@271||1|S900|pin@85||-34.5|-18|contact@36||-34.5|-49.5
APolysilicon-1|net@272|||S900|pmos@4|poly-left|-30|43.5|pin@66||-30|31
AN-Active|net@273|||S0|nmos@1|diff-bottom|-32.25|-4|nmos@0|diff-top|-33.75|-4
APolysilicon-1|net@279|||S2700|nmos@4|poly-right|-45|2.5|contact@26||-45|31
APolysilicon-1|net@280|||S900|pmos@0|poly-left|-48|43.5|pin@88||-48|38
APolysilicon-1|net@281|||S1800|pin@88||-48|38|pin@89||-45|38
APolysilicon-1|net@282|||S900|pin@89||-45|38|contact@26||-45|31
APolysilicon-1|net@286|||S0|pin@70||-36|12|pin@92||-37.5|12
APolysilicon-1|net@288|||S2700|pin@92||-37.5|12|contact@27||-37.5|22
APolysilicon-1|net@291|||S900|pin@94||-37.5|39|contact@27||-37.5|22
APolysilicon-1|net@293|||S0|pin@94||-37.5|39|pin@95||-39|39
APolysilicon-1|net@294|||S2700|pin@95||-39|39|pmos@1|poly-left|-39|43.5
AMetal-1|net@297||1|S0|pin@14||-49|-49.5|pin@97||-58|-49.5
AMetal-1|net@298||1|S900|contact@19||-58|-31|pin@97||-58|-49.5
AMetal-1|net@300||1|S0|contact@20||-51.5|37|pin@32||-67|37
AMetal-1|net@302||1|S900|pin@98||-67|13.5|pin@99||-67|-18
AMetal-1|net@303||1|S1800|pin@30||-67|-18|pin@99||-67|-18
AMetal-1|net@304||1|S1800|pin@30||-67|-18|pin@31||-49|-18
AMetal-1|net@305||1|S0|contact@23||-51.5|13.5|pin@98||-67|13.5
AMetal-1|net@306||1|S2700|contact@35||-49.5|-4.5|pin@100||-49.5|5.5
AMetal-1|net@307||1|S900|pin@26||-25.5|13.5|pin@101||-25.5|5.5
AMetal-1|net@308||1|S900|pin@101||-25.5|5.5|contact@11||-25.5|-4.5
AMetal-1|net@309||1|S1800|pin@100||-49.5|5.5|pin@101||-25.5|5.5
AMetal-1|net@320||1|S2700|contact@15||-43.5|55.5|pin@104||-43.5|72
AMetal-1|net@327||1|S1800|pin@104||-43.5|72|pin@108||-25.5|72
AMetal-1|net@328||1|S900|pin@108||-25.5|72|contact@5||-25.5|55.5
EA||D5G2;|contact@26||O
EGND||D5G2;|contact@10||G
EIN1||D5G2;|contact@1||I
EIN2||D5G2;|contact@0||I
EOUT1||D5G2;|pin@29||O
EQ||D5G2;|pin@82||O
EVDD||D5G2;|pin@4||P
X

# Cell anothercomplexgate;1{net.als}
Canothercomplexgate;1{net.als}||artwork|1700695150652|1700783235987||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Fri Nov 24, 2023 00:47:15",#-------------------------------------------------,"","model anothercomplexgate(IN1, IN2, A, OUT1, Q, VDD, GND)",contact_10: ground(GND),"nmos_0: nMOStran(IN2, net_273, OUT1)","nmos_1: nMOStran(Q, GND, net_273)","nmos_2: nMOStran(Q, GND, A)","nmos_3: nMOStran(IN1, A, GND)","nmos_4: nMOStran(A, OUT1, GND)",pin_4: power(VDD),"pmos_0: PMOStran(A, VDD, net_85)","pmos_1: PMOStran(Q, net_85, OUT1)","pmos_2: PMOStran(IN1, A, net_107)","pmos_3: PMOStran(Q, net_107, VDD)","pmos_4: PMOStran(IN2, OUT1, net_85)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell anothercomplexgate;1{sch}
Canothercomplexgate;1{sch}||schematic|1700780146990|1700780147001|
Ngeneric:Facet-Center|art@0||0|0||||AV
NTransistor|nmos@0||-30|-4.5|||||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@1||-36|-4.5|||||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@2||-53.5|-31|||||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@3||-62.5|-31|||||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@4||-45|-4.5|||||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NWire_Pin|pin@0||-16|31||||
NWire_Pin|pin@1||-66|23.5||||
NWire_Pin|pin@2||-52.5|82.5||||
NWire_Pin|pin@3||-25.5|55.5||||
NWire_Pin|pin@4||-49|-49.5||||
NWire_Pin|pin@5||-49|-31||||
NWire_Pin|pin@6||-25.5|-49.5||||
NWire_Pin|pin@7||-25.5|-4.5||||
NWire_Pin|pin@8||-52.5|55.5||||
NWire_Pin|pin@9||-43.5|55.5||||
NWire_Pin|pin@10||-34.5|82.5||||
NWire_Pin|pin@11||-67|55.5||||
NWire_Pin|pin@12||-67|-31||||
NWire_Pin|pin@13||-58|-31||||
NWire_Pin|pin@14||-51.5|37||||
NWire_Pin|pin@15||-51.5|13.5||||
NWire_Pin|pin@16||-53.5|22.5||||
NWire_Pin|pin@17||-45|31||||
NWire_Pin|pin@18||-37.5|22.5||||
NWire_Pin|pin@19||-34.5|55.5||||
NWire_Pin|pin@20||-40.5|-4.5||||
NWire_Pin|pin@21||-25.5|37||||
NWire_Pin|pin@22||-25.5|13.5||||
NWire_Pin|pin@23||-49.5|-4.5||||
NWire_Pin|pin@24||-34.5|-49.5||||
NWire_Pin|pin@25||-20.5|82.5||||
NWire_Pin|pin@26||-49|-49.5||||
NWire_Pin|pin@27||-52.5|82.5||||
NWire_Pin|pin@28||-25.5|13.5||||
NWire_Pin|pin@29||-6|13.5||||
NWire_Pin|pin@30||-67|-18||||
NWire_Pin|pin@31||-49|-18||||
NWire_Pin|pin@32||-67|37||||
NWire_Pin|pin@33||-62.5|-24||||
NWire_Pin|pin@34||-62.5|23.5||||
NWire_Pin|pin@35||-53.5|-17.5||||
NWire_Pin|pin@36||-57|-17.5||||
NWire_Pin|pin@37||-57|42.5||||
NWire_Pin|pin@38||-57|42.5||||
NWire_Pin|pin@39||-57|22.5||||
NWire_Pin|pin@40||-51.5|31||||
NWire_Pin|pin@41||-43.5|71.5||||
NWire_Pin|pin@42||-25.5|71.5||||
NWire_Pin|pin@43||-34.5|37||||
NWire_Pin|pin@44||-25.5|17.5||||
NWire_Pin|pin@45||-30|31||||
NWire_Pin|pin@46||-36|12||||
NWire_Pin|pin@47||-36|12||||
NWire_Pin|pin@48||-30|2.5||||
NWire_Pin|pin@49||-1.5|22.5||||
NWire_Pin|pin@50||-40.5|-18||||
NWire_Pin|pin@51||-34.5|-18||||
NWire_Pin|pin@52||-48|38||||
NWire_Pin|pin@53||-45|38||||
NWire_Pin|pin@54||-37.5|12||||
NWire_Pin|pin@55||-37.5|39||||
NWire_Pin|pin@56||-39|39||||
NWire_Pin|pin@57||-58|-49.5||||
NWire_Pin|pin@58||-67|13.5||||
NWire_Pin|pin@59||-67|-18||||
NWire_Pin|pin@60||-49.5|5.5||||
NWire_Pin|pin@61||-25.5|5.5||||
NTransistor|pmos@0||-48|55.5||||2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0
NTransistor|pmos@1||-39|55.5||||2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0
NTransistor|pmos@2||-62.5|55.5||||2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0
NTransistor|pmos@3||-57|55.5||||2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0
NTransistor|pmos@4||-30|55.5||||2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0
Awire|net@49|||F|pin@26||-49|-49.5|pin@4||-49|-49.5
Awire|net@79|||F2187|nmos@0|d|-28|-6.5|pin@7||-25.5|-4.5
Awire|net@82|||F3213|pmos@0|s|-50|53.5|pin@8||-52.5|55.5
Awire|net@85|||F2187|pmos@0|d|-46|53.5|pin@9||-43.5|55.5
Awire|net@86|||F1413|pin@9||-43.5|55.5|pmos@1|s|-41|53.5
Awire|net@88|||2700|pin@8||-52.5|55.5|pin@27||-52.5|82.5
Awire|net@89|||F|pin@2||-52.5|82.5|pin@27||-52.5|82.5
Awire|net@90|||1800|pin@2||-52.5|82.5|pin@10||-34.5|82.5
Awire|net@91|||1800|pin@10||-34.5|82.5|pin@25||-20.5|82.5
Awire|net@107|||1800|pmos@2|d|-60.5|53.5|pmos@3|s|-59|53.5
Awire|net@108|||F1413|pin@11||-67|55.5|pmos@2|s|-64.5|53.5
Awire|net@109|||F3213|nmos@3|s|-64.5|-33|pin@12||-67|-31
Awire|net@112|||F2187|nmos@3|d|-60.5|-33|pin@13||-58|-31
Awire|net@113|||F1413|pin@13||-58|-31|nmos@2|s|-55.5|-33
Awire|net@114|||F2187|nmos@2|d|-51.5|-33|pin@5||-49|-31
Awire|net@115|||2700|pin@12||-67|-31|pin@30||-67|-18
Awire|net@117|||900|pin@31||-49|-18|pin@5||-49|-31
Awire|net@118|||900|pin@11||-67|55.5|pin@32||-67|37
Awire|net@125|||2700|nmos@3|g|-62.5|-30|pin@33||-62.5|-24
Awire|net@130|||900|pmos@2|g|-62.5|56.5|pin@34||-62.5|23.5
Awire|net@131|||900|pin@34||-62.5|23.5|pin@33||-62.5|-24
Awire|net@132|||0|pin@34||-62.5|23.5|pin@1||-66|23.5
Awire|net@135|||F|pin@14||-51.5|37|pin@14||-51.5|37
Awire|net@136|||F|pin@14||-51.5|37|pin@14||-51.5|37
Awire|net@146|||2700|nmos@2|g|-53.5|-30|pin@35||-53.5|-17.5
Awire|net@147|||0|pin@35||-53.5|-17.5|pin@36||-57|-17.5
Awire|net@149|||F|pin@37||-57|42.5|pin@38||-57|42.5
Awire|net@150|||900|pmos@3|g|-57|56.5|pin@38||-57|42.5
Awire|net@151|||F2187|pmos@3|d|-55|53.5|pin@8||-52.5|55.5
Awire|net@173|||900|pin@14||-51.5|37|pin@15||-51.5|13.5
Awire|net@174|||2700|pin@36||-57|-17.5|pin@39||-57|22.5
Awire|net@175|||2700|pin@39||-57|22.5|pin@37||-57|42.5
Awire|net@176|||1800|pin@39||-57|22.5|pin@16||-53.5|22.5
Awire|net@190|||0|pin@17||-45|31|pin@40||-51.5|31
Awire|net@191|||900|pin@14||-51.5|37|pin@40||-51.5|31
Awire|net@192|||2700|pin@9||-43.5|55.5|pin@41||-43.5|71.5
Awire|net@195|||2700|pin@3||-25.5|55.5|pin@42||-25.5|71.5
Awire|net@203|||F2187|pmos@1|d|-37|53.5|pin@19||-34.5|55.5
Awire|net@204|||F3213|pmos@4|s|-32|53.5|pin@19||-34.5|55.5
Awire|net@205|||F2187|pmos@4|d|-28|53.5|pin@3||-25.5|55.5
Awire|net@206|||900|pin@19||-34.5|55.5|pin@43||-34.5|37
Awire|net@207|||1800|pin@43||-34.5|37|pin@21||-25.5|37
Awire|net@221|||1800|pin@45||-30|31|pin@0||-16|31
Awire|net@235|||F1413|pin@20||-40.5|-4.5|nmos@1|s|-38|-6.5
Awire|net@238|||F|pin@46||-36|12|pin@47||-36|12
Awire|net@239|||900|pin@47||-36|12|nmos@1|g|-36|-3.5
Awire|net@240|||900|pin@45||-30|31|pin@48||-30|2.5
Awire|net@241|||2700|nmos@0|g|-30|-3.5|pin@48||-30|2.5
Awire|net@254|||2700|pin@44||-25.5|17.5|pin@21||-25.5|37
Awire|net@255|||F|pin@28||-25.5|13.5|pin@22||-25.5|13.5
Awire|net@256|||1800|pin@22||-25.5|13.5|pin@29||-6|13.5
Awire|net@257|||900|pin@44||-25.5|17.5|pin@22||-25.5|13.5
Awire|net@258|||1800|pin@41||-43.5|71.5|pin@42||-25.5|71.5
Awire|net@259|||F1413|pin@23||-49.5|-4.5|nmos@4|s|-47|-6.5
Awire|net@262|||F2187|nmos@4|d|-43|-6.5|pin@20||-40.5|-4.5
Awire|net@264|||1800|pin@18||-37.5|22.5|pin@49||-1.5|22.5
Awire|net@265|||0|pin@49||-1.5|22.5|pin@16||-53.5|22.5
Awire|net@267|||900|pin@20||-40.5|-4.5|pin@50||-40.5|-18
Awire|net@268|||1800|pin@50||-40.5|-18|pin@51||-34.5|-18
Awire|net@269|||1800|pin@4||-49|-49.5|pin@24||-34.5|-49.5
Awire|net@270|||1800|pin@24||-34.5|-49.5|pin@6||-25.5|-49.5
Awire|net@271|||900|pin@51||-34.5|-18|pin@24||-34.5|-49.5
Awire|net@272|||900|pmos@4|g|-30|56.5|pin@45||-30|31
Awire|net@273|||1800|nmos@1|d|-34|-6.5|nmos@0|s|-32|-6.5
Awire|net@279|||2700|nmos@4|g|-45|-3.5|pin@17||-45|31
Awire|net@280|||900|pmos@0|g|-48|56.5|pin@52||-48|38
Awire|net@281|||1800|pin@52||-48|38|pin@53||-45|38
Awire|net@282|||900|pin@53||-45|38|pin@17||-45|31
Awire|net@286|||0|pin@46||-36|12|pin@54||-37.5|12
Awire|net@288|||2700|pin@54||-37.5|12|pin@18||-37.5|22.5
Awire|net@291|||900|pin@55||-37.5|39|pin@18||-37.5|22.5
Awire|net@293|||0|pin@55||-37.5|39|pin@56||-39|39
Awire|net@294|||2700|pin@56||-39|39|pmos@1|g|-39|56.5
Awire|net@297|||0|pin@26||-49|-49.5|pin@57||-58|-49.5
Awire|net@298|||900|pin@13||-58|-31|pin@57||-58|-49.5
Awire|net@300|||0|pin@14||-51.5|37|pin@32||-67|37
Awire|net@302|||900|pin@58||-67|13.5|pin@59||-67|-18
Awire|net@303|||F|pin@30||-67|-18|pin@59||-67|-18
Awire|net@304|||1800|pin@30||-67|-18|pin@31||-49|-18
Awire|net@305|||0|pin@15||-51.5|13.5|pin@58||-67|13.5
Awire|net@306|||2700|pin@23||-49.5|-4.5|pin@60||-49.5|5.5
Awire|net@307|||900|pin@28||-25.5|13.5|pin@61||-25.5|5.5
Awire|net@308|||900|pin@61||-25.5|5.5|pin@7||-25.5|-4.5
Awire|net@309|||1800|pin@60||-49.5|5.5|pin@61||-25.5|5.5
EA||D5G2;|pin@17||O
EGND||D5G2;|pin@6||G
EIN1||D5G2;|pin@1||I
EIN2||D5G2;|pin@0||I
EOUT1||D5G2;|pin@29||O
EQ||D5G2;|pin@49||O
EVDD||D5G2;|pin@25||P
X

# Cell anothercomplexgate;1{vhdl}
Canothercomplexgate;1{vhdl}||artwork|1700695150651|1700783231936||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell anothercomplexgate{lay} --------------------,"entity anothercomplexgate is port(IN1, IN2: in BIT; A, OUT1, Q: out BIT; VDD: ",    out BIT; GND: out BIT);,  end anothercomplexgate;,"",architecture anothercomplexgate_BODY of anothercomplexgate is,  component ground port(metal_1_metal_2: inout BIT);,    end component;,"  component nMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,  component power port(metal_2: inout BIT);,    end component;,"  component PMOStran port(poly_left, diff_top, diff_bottom: inout BIT);",    end component;,"","  signal net_107, net_273, net_85: BIT;","",begin,  contact_10: ground port map(GND);,"  nmos_0: nMOStran port map(IN2, net_273, OUT1);","  nmos_1: nMOStran port map(Q, GND, net_273);","  nmos_2: nMOStran port map(Q, GND, A);","  nmos_3: nMOStran port map(IN1, A, GND);","  nmos_4: nMOStran port map(A, OUT1, GND);",  pin_4: power port map(VDD);,"  pmos_0: PMOStran port map(A, VDD, net_85);","  pmos_1: PMOStran port map(Q, net_85, OUT1);","  pmos_2: PMOStran port map(IN1, A, net_107);","  pmos_3: PMOStran port map(Q, net_107, VDD);","  pmos_4: PMOStran port map(IN2, OUT1, net_85);",end anothercomplexgate_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell buffer_wEN;1{net.als}
Cbuffer_wEN;1{net.als}||artwork|1682770506103|1682798237412||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Sat Apr 29, 2023 21:57:17",#-------------------------------------------------,"","model buffer_wEN(ENb, IN1, OUT1)",gnd_0: ground(gnd),gnd_1: ground(gnd),gnd_3: ground(gnd),"nmos_0: nMOStran(ENb, gnd, net_142)","nmos_5: nMOStran(IN1, net_209, net_202)","nmos_6: nMOStran(net_142, gnd, net_209)","nmos_7: nMOStran(net_202, net_222, OUT1)","nmos_8: nMOStran(net_142, gnd, net_222)","pmos_0: PMOStran(ENb, vdd, net_142)","pmos_5: PMOStran(IN1, vdd, net_202)","pmos_7: PMOStran(net_142, vdd, net_202)","pmos_10: PMOStran(net_202, vdd, OUT1)",pwr_0: power(vdd),pwr_1: power(vdd),pwr_3: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell buffer_wEN;1{sch}
Cbuffer_wEN;1{sch}||schematic|1682766675846|1682798226109|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||-13|18||||
NOff-Page|conn@3||-5|-6||||
NOff-Page|conn@4||22|10||||
NGround|gnd@0||6|-2||||
NGround|gnd@1||-5|2||||
NGround|gnd@3||18|-4||||
NTransistor|nmos@0||-7|8|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@5||4|8|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@6||4|3|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@7||16|6|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@8||16|1|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@20||9|21||||
NWire_Pin|pin@38||-9|8||||
NWire_Pin|pin@43||-9|18||||
NWire_Pin|pin@50||-1|18||||
NWire_Pin|pin@51||-5|13||||
NWire_Pin|pin@52||-1|13||||
NWire_Pin|pin@53||6|21||||
NWire_Pin|pin@63||2|-6||||
NWire_Pin|pin@65||9|14||||
NWire_Pin|pin@66||6|14||||
NWire_Pin|pin@67||2|8||||
NWire_Pin|pin@68||-1|3||||
NWire_Pin|pin@75||-1|-5||||
NWire_Pin|pin@76||9|-5||||
NWire_Pin|pin@77||9|1||||
NWire_Pin|pin@78||9|6||||
NWire_Pin|pin@80||13|18||||
NWire_Pin|pin@81||13|-6||||
NWire_Pin|pin@82||18|10||||
NTransistor|pmos@0||-7|18|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@5||11|18|||XYR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@7||4|18|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@10||16|14|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NPower|pwr@0||-5|23||||
NPower|pwr@1||6|23||||
NPower|pwr@3||18|19||||
Awire|net@63|||900|nmos@0|s|-5|6|gnd@1||-5|4
Awire|net@93|||0|nmos@0|g|-8|8|pin@38||-9|8
Awire|net@113|||900|pin@43||-9|18|pin@38||-9|8
Awire|net@142|||900|pmos@0|d|-5|16|pin@51||-5|13
Awire|net@143|||900|pin@51||-5|13|nmos@0|d|-5|10
Awire|net@145|||2700|pin@52||-1|13|pin@50||-1|18
Awire|net@146|||1800|pin@51||-5|13|pin@52||-1|13
Awire|net@148|||0|pmos@7|g|3|18|pin@50||-1|18
Awire|net@149|||0|pin@20||9|21|pin@53||6|21
Awire|net@151|||2700|pmos@7|s|6|20|pin@53||6|21
Awire|net@154|||2700|pmos@5|s|9|20|pin@20||9|21
Awire|net@174|||900|pwr@1||6|23|pin@53||6|21
Awire|net@193|||2700|pmos@0|s|-5|20|pwr@0||-5|23
Awire|net@202|||900|pmos@5|d|9|16|pin@65||9|14
Awire|net@203|||2700|nmos@5|d|6|10|pin@66||6|14
Awire|net@204|||2700|pin@66||6|14|pmos@7|d|6|16
Awire|net@205|||0|pin@65||9|14|pin@66||6|14
Awire|net@207|||0|nmos@5|g|3|8|pin@67||2|8
Awire|net@209|||2700|nmos@6|d|6|5|nmos@5|s|6|6
Awire|net@210|||900|nmos@6|s|6|1|gnd@0||6|0
Awire|net@211|||0|nmos@6|g|3|3|pin@68||-1|3
Awire|net@212|||2700|pin@68||-1|3|pin@52||-1|13
Awire|net@214|||2700|pmos@10|s|18|16|pwr@3||18|19
Awire|net@222|||2700|nmos@8|d|18|3|nmos@7|s|18|4
Awire|net@223|||900|nmos@8|s|18|-1|gnd@3||18|-2
Awire|net@226|||900|pin@68||-1|3|pin@75||-1|-5
Awire|net@227|||1800|pin@75||-1|-5|pin@76||9|-5
Awire|net@228|||0|nmos@8|g|15|1|pin@77||9|1
Awire|net@230|||2700|pin@76||9|-5|pin@77||9|1
Awire|net@231|||0|nmos@7|g|15|6|pin@78||9|6
Awire|net@232|||2700|pin@78||9|6|pin@65||9|14
Awire|net@236|||0|pmos@10|g|15|14|pin@65||9|14
Awire|net@239|||900|pin@67||2|8|pin@63||2|-6
Awire|net@240|||1800|pmos@5|g|12|18|pin@80||13|18
Awire|net@241|||900|pin@80||13|18|pin@81||13|-6
Awire|net@242|||0|pin@81||13|-6|pin@63||2|-6
Awire|net@243|||1800|conn@0|y|-11|18|pin@43||-9|18
Awire|net@244|||1800|pin@43||-9|18|pmos@0|g|-8|18
Awire|net@246|||2700|nmos@7|d|18|8|pin@82||18|10
Awire|net@247|||2700|pin@82||18|10|pmos@10|d|18|12
Awire|net@248|||0|conn@4|a|20|10|pin@82||18|10
Awire|net@249|||0|pin@63||2|-6|conn@3|y|-3|-6
EENb||D5G2;X2;|conn@0|a|I
EIN1||D5G2;X2;|conn@3|a|I
EOUT1||D5G2;X3;|conn@4|a|O
X

# Cell buffer_wEN;1{vhdl}
Cbuffer_wEN;1{vhdl}||artwork|1682770506096|1682798237412||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell buffer_wEN{sch} --------------------,"entity buffer_wEN is port(ENb, IN1: in BIT; OUT1: out BIT);",  end buffer_wEN;,"",architecture buffer_wEN_BODY of buffer_wEN is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_142, net_202, net_209, net_222, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,  gnd_1: ground port map(gnd);,  gnd_3: ground port map(gnd);,"  nmos_0: nMOStran port map(ENb, gnd, net_142);","  nmos_5: nMOStran port map(IN1, net_209, net_202);","  nmos_6: nMOStran port map(net_142, gnd, net_209);","  nmos_7: nMOStran port map(net_202, net_222, OUT1);","  nmos_8: nMOStran port map(net_142, gnd, net_222);","  pmos_0: PMOStran port map(ENb, vdd, net_142);","  pmos_5: PMOStran port map(IN1, vdd, net_202);","  pmos_7: PMOStran port map(net_142, vdd, net_202);","  pmos_10: PMOStran port map(net_202, vdd, OUT1);",  pwr_0: power port map(vdd);,  pwr_1: power port map(vdd);,  pwr_3: power port map(vdd);,end buffer_wEN_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell bus_direction_buffer;1{net.als}
Cbus_direction_buffer;1{net.als}||artwork|1682770506103|1682778279356||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Sat Apr 29, 2023 16:24:39",#-------------------------------------------------,"","model bus_direction_buffer(IN1, IN2, OUT1, OUT2)",gnd_0: ground(gnd),gnd_1: ground(gnd),gnd_2: ground(gnd),"nmos_0: nMOStran(IN1, gnd, net_138)","nmos_2: nMOStran(IN2, gnd, net_122)","nmos_3: nMOStran(IN1, gnd, OUT2)","nmos_4: nMOStran(IN2, gnd, OUT2)","nmos_5: nMOStran(net_138, net_122, OUT1)","pmos_0: PMOStran(IN1, vdd, net_138)","pmos_5: PMOStran(IN2, vdd, OUT1)","pmos_7: PMOStran(net_138, vdd, OUT1)","pmos_8: PMOStran(IN1, net_167, OUT2)","pmos_9: PMOStran(IN2, vdd, net_167)",pwr_0: power(vdd),pwr_1: power(vdd),pwr_2: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell bus_direction_buffer;1{sch}
Cbus_direction_buffer;1{sch}||schematic|1682766675846|1682777468975|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||-26|0||||
NOff-Page|conn@1||-26|-3||||
NOff-Page|conn@2||20|13||||
NOff-Page|conn@3||20|-17||||
NGround|gnd@0||4|-2||||
NGround|gnd@1||-7|2||||
NGround|gnd@2||0|-27||||
NTransistor|nmos@0||-9|8|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@2||6|3|||XR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|nmos@3||-4|-20|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@4||4|-20|||XR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|nmos@5||2|8|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@8||-12|18||||
NWire_Pin|pin@20||10|24||||
NWire_Pin|pin@23||13|3||||
NWire_Pin|pin@32||2|-17||||
NWire_Pin|pin@33||-2|-17||||
NWire_Pin|pin@36||13|-20||||
NWire_Pin|pin@37||-12|-20||||
NWire_Pin|pin@38||-12|8||||
NWire_Pin|pin@43||-12|0||||
NWire_Pin|pin@49||-3|8||||
NWire_Pin|pin@50||-3|18||||
NWire_Pin|pin@51||-7|13||||
NWire_Pin|pin@52||-3|13||||
NWire_Pin|pin@53||4|24||||
NWire_Pin|pin@54||-2|-17||||
NWire_Pin|pin@55||-12|-14||||
NWire_Pin|pin@56||13|-9||||
NWire_Pin|pin@58||-2|-25||||
NWire_Pin|pin@59||2|-25||||
NWire_Pin|pin@62||0|-3||||
NWire_Pin|pin@63||0|-6||||
NWire_Pin|pin@64||13|-6||||
NWire_Pin|pin@65||10|13||||
NWire_Pin|pin@66||4|13||||
NTransistor|pmos@0||-9|18|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@5||12|18|||XYR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@7||2|18|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@8||-4|-14|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@9||0|-9|||XYR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NPower|pwr@0||-7|25||||
NPower|pwr@1||4|27||||
NPower|pwr@2||-7|-7||||
Awire|net@16|||0|pmos@0|g|-10|18|pin@8||-12|18
Awire|net@47|||1800|nmos@2|g|7|3|pin@23||13|3
Awire|net@49|||900|pmos@5|g|13|18|pin@23||13|3
Awire|net@52|||2700|gnd@0||4|0|nmos@2|s|4|1
Awire|net@63|||900|nmos@0|s|-7|6|gnd@1||-7|4
Awire|net@83|||2700|nmos@4|d|2|-18|pin@32||2|-17
Awire|net@84|||2700|nmos@3|d|-2|-18|pin@33||-2|-17
Awire|net@86|||0|pin@32||2|-17|pin@33||-2|-17
Awire|net@89|||1800|nmos@4|g|5|-20|pin@36||13|-20
Awire|net@91|||0|nmos@3|g|-5|-20|pin@37||-12|-20
Awire|net@93|||0|nmos@0|g|-10|8|pin@38||-12|8
Awire|net@95|||2700|pin@38||-12|8|pin@8||-12|18
Awire|net@113|||2700|pin@43||-12|0|pin@38||-12|8
Awire|net@114|||1800|conn@0|y|-24|0|pin@43||-12|0
Awire|net@116|||1800|pin@32||2|-17|conn@3|a|18|-17
Awire|net@122|||2700|nmos@2|d|4|5|nmos@5|s|4|6
Awire|net@138|||0|nmos@5|g|1|8|pin@49||-3|8
Awire|net@142|||900|pmos@0|d|-7|16|pin@51||-7|13
Awire|net@143|||900|pin@51||-7|13|nmos@0|d|-7|10
Awire|net@144|||2700|pin@49||-3|8|pin@52||-3|13
Awire|net@145|||2700|pin@52||-3|13|pin@50||-3|18
Awire|net@146|||1800|pin@51||-7|13|pin@52||-3|13
Awire|net@148|||0|pmos@7|g|1|18|pin@50||-3|18
Awire|net@149|||0|pin@20||10|24|pin@53||4|24
Awire|net@151|||2700|pmos@7|s|4|20|pin@53||4|24
Awire|net@154|||2700|pmos@5|s|10|20|pin@20||10|24
Awire|net@155|||900|pmos@5|g|13|18|pin@23||13|3
Awire|net@159|||900|pmos@8|d|-2|-16|pin@54||-2|-17
Awire|net@160|||0|pin@32||2|-17|pin@54||-2|-17
Awire|net@161|||2700|pin@37||-12|-20|pin@55||-12|-14
Awire|net@162|||2700|pin@55||-12|-14|pin@43||-12|0
Awire|net@163|||0|pmos@8|g|-5|-14|pin@55||-12|-14
Awire|net@165|||900|pin@56||13|-9|pin@36||13|-20
Awire|net@166|||1800|pmos@9|g|1|-9|pin@56||13|-9
Awire|net@167|||2700|pmos@8|s|-2|-12|pmos@9|d|-2|-11
Awire|net@174|||900|pwr@1||4|27|pin@53||4|24
Awire|net@175|||1800|pwr@2||-7|-7|pmos@9|s|-2|-7
Awire|net@177|||0|gnd@2||0|-25|pin@58||-2|-25
Awire|net@179|||1800|gnd@2||0|-25|pin@59||2|-25
Awire|net@180|||900|nmos@4|s|2|-22|pin@59||2|-25
Awire|net@193|||2700|pmos@0|s|-7|20|pwr@0||-7|25
Awire|net@194|||900|nmos@3|s|-2|-22|pin@58||-2|-25
Awire|net@196|||1800|conn@1|y|-24|-3|pin@62||0|-3
Awire|net@197|||900|pin@62||0|-3|pin@63||0|-6
Awire|net@198|||900|pin@23||13|3|pin@64||13|-6
Awire|net@199|||900|pin@64||13|-6|pin@56||13|-9
Awire|net@200|||1800|pin@63||0|-6|pin@64||13|-6
Awire|net@202|||900|pmos@5|d|10|16|pin@65||10|13
Awire|net@203|||2700|nmos@5|d|4|10|pin@66||4|13
Awire|net@204|||2700|pin@66||4|13|pmos@7|d|4|16
Awire|net@205|||0|pin@65||10|13|pin@66||4|13
Awire|net@206|||1800|pin@65||10|13|conn@2|a|18|13
EIN1||D5G2;X2;|conn@0|a|I
EIN2||D5G2;X2;|conn@1|a|I
EOUT1||D5G2;X2;|conn@2|a|O
EOUT2||D5G2;X2;|conn@3|a|O
X

# Cell bus_direction_buffer;1{vhdl}
Cbus_direction_buffer;1{vhdl}||artwork|1682770506096|1682777493002||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell but_test{sch} --------------------,"entity but_test is port(IN1, IN2: in BIT; OUT1, OUT2: out BIT);",  end but_test;,"",architecture but_test_BODY of but_test is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_122, net_138, net_167, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,  gnd_1: ground port map(gnd);,  gnd_2: ground port map(gnd);,"  nmos_0: nMOStran port map(IN1, gnd, net_138);","  nmos_2: nMOStran port map(IN2, gnd, net_122);","  nmos_3: nMOStran port map(IN1, gnd, OUT2);","  nmos_4: nMOStran port map(IN2, gnd, OUT2);","  nmos_5: nMOStran port map(net_138, net_122, OUT1);","  pmos_0: PMOStran port map(IN1, vdd, net_138);","  pmos_5: PMOStran port map(IN2, vdd, OUT1);","  pmos_7: PMOStran port map(net_138, vdd, OUT1);","  pmos_8: PMOStran port map(IN1, net_167, OUT2);","  pmos_9: PMOStran port map(IN2, vdd, net_167);",  pwr_0: power port map(vdd);,  pwr_1: power port map(vdd);,  pwr_2: power port map(vdd);,end but_test_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dff;1{lay}
Cdff;1{lay}||mocmos|1683028996334|1683028996340|
Ngeneric:Facet-Center|art@0||0|0||||AV
NN-Transistor|nmos@0||-41|-9|-1||RR|
NN-Transistor|nmos@5||-81|1|-1||RRR|
NN-Transistor|nmos@6||-59|1|-1||XRRR|
NN-Transistor|nmos@7||-51|35|-1||XRR|
NN-Transistor|nmos@8||17|-9|-1||RR|
NN-Transistor|nmos@9||-23|1|-1||XRRR|
NN-Transistor|nmos@10||-1|1|-1||XRRR|
NN-Transistor|nmos@11||7|35|-1||XRR|
NP-Transistor|pmos@0||-41|13|-1||YRR|2
NP-Transistor|pmos@4||-81|-13|-1||YRRR|2
NP-Transistor|pmos@5||-59|-13|-1||XYRRR|2
NP-Transistor|pmos@6||-51|57|-1||XYRR|2
NP-Transistor|pmos@7||-37|57|-1||XYRR|2
NP-Transistor|pmos@8||17|13|-1||YRR|2
NP-Transistor|pmos@9||-23|-13|-1||XYRRR|2
NP-Transistor|pmos@10||-1|-13|-1||XYRRR|2
NP-Transistor|pmos@11||-5|45|-1||XYRR|2
Ageneric:Unrouted|net@0|||FS2828|nmos@0|diff-top|-41|-12.75|nmos@7|diff-top|-51|31.25
Ageneric:Unrouted|net@1|||FS1800|nmos@0|diff-top|-41|-12.75|nmos@8|diff-top|17|-12.75
Ageneric:Unrouted|net@2|||FS2225|nmos@0|diff-top|-41|-12.75|nmos@11|diff-top|7|31.25
Ageneric:Unrouted|net@3|||FS2828|pmos@0|diff-top|-41|16.75|pmos@6|diff-top|-51|60.75
Ageneric:Unrouted|net@4|||FS2648|pmos@0|diff-top|-41|16.75|pmos@7|diff-top|-37|60.75
Ageneric:Unrouted|net@5|||FS1800|pmos@0|diff-top|-41|16.75|pmos@8|diff-top|17|16.75
Ageneric:Unrouted|net@6|||FS2216|pmos@0|diff-top|-41|16.75|pmos@11|diff-top|-5|48.75
Ageneric:Unrouted|net@7|||FS1800|nmos@5|poly-left|-81|4|nmos@10|poly-left|-1|4
Ageneric:Unrouted|net@8|||FS1377|nmos@5|poly-left|-81|4|pmos@5|poly-left|-59|-16
Ageneric:Unrouted|net@9|||FS1610|nmos@5|poly-left|-81|4|pmos@9|poly-left|-23|-16
Ageneric:Unrouted|net@10|||FS1800|nmos@6|poly-left|-59|4|nmos@9|poly-left|-23|4
Ageneric:Unrouted|net@11|||FS423|nmos@6|poly-left|-59|4|pmos@4|poly-left|-81|-16
Ageneric:Unrouted|net@12|||FS1610|nmos@6|poly-left|-59|4|pmos@10|poly-left|-1|-16
Ageneric:Unrouted|net@13|||FS900|nmos@5|diff-bottom|-84.75|1|pmos@4|diff-bottom|-84.75|-13
Ageneric:Unrouted|net@14|||FS2852|nmos@8|poly-left|20|-9|nmos@11|diff-bottom|7|38.75
Ageneric:Unrouted|net@15|||FS2700|nmos@8|poly-left|20|-9|pmos@8|poly-left|20|13
Ageneric:Unrouted|net@16|||FS2965|nmos@8|poly-left|20|-9|pmos@11|diff-bottom|-5|41.25
Ageneric:Unrouted|net@17|||FS2216|nmos@0|poly-left|-38|-9|nmos@9|diff-top|-26.75|1
Ageneric:Unrouted|net@18|||FS2700|nmos@0|poly-left|-38|-9|pmos@0|poly-left|-38|13
Ageneric:Unrouted|net@19|||FS1604|nmos@0|poly-left|-38|-9|pmos@9|diff-top|-26.75|-13
Ageneric:Unrouted|net@20|||FS1800|nmos@5|diff-top|-77.25|1|nmos@6|diff-top|-62.75|1
Ageneric:Unrouted|net@21|||FS2356|nmos@5|diff-top|-77.25|1|nmos@7|poly-left|-54|35
Ageneric:Unrouted|net@22|||FS900|nmos@5|diff-top|-77.25|1|pmos@4|diff-top|-77.25|-13
Ageneric:Unrouted|net@23|||FS1360|nmos@5|diff-top|-77.25|1|pmos@5|diff-top|-62.75|-13
Ageneric:Unrouted|net@24|||FS2475|nmos@5|diff-top|-77.25|1|pmos@6|poly-left|-54|57
Ageneric:Unrouted|net@25|||FS2364|nmos@5|diff-top|-77.25|1|pmos@7|poly-left|-40|57
Ageneric:Unrouted|net@26|||FS3363|nmos@0|diff-bottom|-41|-5.25|nmos@6|diff-bottom|-55.25|1
Ageneric:Unrouted|net@27|||FS2700|nmos@0|diff-bottom|-41|-5.25|pmos@0|diff-bottom|-41|9.25
Ageneric:Unrouted|net@28|||FS285|nmos@0|diff-bottom|-41|-5.25|pmos@5|diff-bottom|-55.25|-13
Ageneric:Unrouted|net@29|||FS1800|nmos@9|diff-bottom|-19.25|1|nmos@10|diff-top|-4.75|1
Ageneric:Unrouted|net@30|||FS2356|nmos@9|diff-bottom|-19.25|1|nmos@11|poly-left|4|35
Ageneric:Unrouted|net@31|||FS900|nmos@9|diff-bottom|-19.25|1|pmos@9|diff-bottom|-19.25|-13
Ageneric:Unrouted|net@32|||FS1360|nmos@9|diff-bottom|-19.25|1|pmos@10|diff-top|-4.75|-13
Ageneric:Unrouted|net@33|||FS2557|nmos@9|diff-bottom|-19.25|1|pmos@11|poly-left|-8|45
Ageneric:Unrouted|net@34|||FS3363|nmos@8|diff-bottom|17|-5.25|nmos@10|diff-bottom|2.75|1
Ageneric:Unrouted|net@35|||FS2700|nmos@8|diff-bottom|17|-5.25|pmos@8|diff-bottom|17|9.25
Ageneric:Unrouted|net@36|||FS285|nmos@8|diff-bottom|17|-5.25|pmos@10|diff-bottom|2.75|-13
Ageneric:Unrouted|net@37|||FS2700|nmos@7|diff-bottom|-51|38.75|pmos@6|diff-bottom|-51|53.25
Ageneric:Unrouted|net@38|||FS2260|nmos@7|diff-bottom|-51|38.75|pmos@7|diff-bottom|-37|53.25
ECLKN||D5G2;|nmos@5|poly-left|O
ECLKP||D5G2;|nmos@6|poly-left|O
ED||D5G2;X1;|nmos@5|diff-bottom|I
EQ||D5G2;|nmos@8|poly-left|O
X

# Cell dff;1{net.als}
Cdff;1{net.als}||artwork|1683006074034|1683041107340||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue May 02, 2023 17:25:07",#-------------------------------------------------,"","model dff(d, q, clkn, clkp)",gnd_1: ground(gnd),gnd_3: ground(gnd),gnd_4: ground(gnd),gnd_5: ground(gnd),"nmos_0: nMOStran(net_29, net_486, gnd)","nmos_7: nMOStran(net_90, net_29, gnd)","nmos_8: nMOStran(q, net_576, gnd)","nmos_11: nMOStran(net_120, q, gnd)","nmos_16: nMOStran(clkn, net_90, d)","nmos_21: nMOStran(clkn, net_120, net_576)","nmos_22: nMOStran(clkp, net_120, net_29)","nmos_23: nMOStran(clkp, net_90, net_486)","pmos_0: PMOStran(net_29, net_486, vdd)","pmos_6: PMOStran(net_90, net_29, vdd)","pmos_7: PMOStran(net_90, net_29, vdd)","pmos_8: PMOStran(q, net_576, vdd)","pmos_11: PMOStran(net_120, q, vdd)","pmos_17: PMOStran(clkp, net_90, d)","pmos_22: PMOStran(clkp, net_120, net_576)","pmos_23: PMOStran(clkn, net_90, net_486)","pmos_24: PMOStran(clkn, net_120, net_29)",pwr_0: power(vdd),pwr_3: power(vdd),pwr_4: power(vdd),pwr_5: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dff;1{sch}
Cdff;1{sch}||schematic|1683004499162|1683040859012|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@10||-69|8||||
NOff-Page|conn@15||-17|-9||||
NOff-Page|conn@17||-69|-5||||
NOff-Page|conn@18||-69|-18||||
NGround|gnd@1||-49|-15|||X|
NGround|gnd@3||-49|12||||
NGround|gnd@4||-26|-15|||X|
NGround|gnd@5||-27|13||||
NTransistor|nmos@0||-47|-9|||XYR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@7||-51|18|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@8||-24|-9|||XYR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@11||-29|19|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@16||-61|-1|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@21||-30|-1|||||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@22||-38|-9|||RR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@23||-53|-9|||Y||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NWire_Pin|pin@1||-44|-9|||X|
NWire_Pin|pin@2||-44|-1|||X|
NWire_Pin|pin@40||-55|18||||
NWire_Pin|pin@47||-42|31||||
NWire_Pin|pin@52||-21|-1|||X|
NWire_Pin|pin@69||-32|19||||
NWire_Pin|pin@80||-44|-5||||
NWire_Pin|pin@104||-27|23||||
NWire_Pin|pin@107||-21|23||||
NWire_Pin|pin@137||-30|-18||||
NWire_Pin|pin@139||-30|8||||
NWire_Pin|pin@170||-21|-9||||
NWire_Pin|pin@176||-61|-18||||
NWire_Pin|pin@177||-61|8||||
NWire_Pin|pin@205||-51|-5||||
NWire_Pin|pin@206||-49|-5||||
NWire_Pin|pin@207||-55|-5||||
NWire_Pin|pin@208||-59|-5||||
NWire_Pin|pin@227||-34|-5||||
NWire_Pin|pin@228||-34|27||||
NWire_Pin|pin@229||-57|-5||||
NWire_Pin|pin@230||-57|26||||
NWire_Pin|pin@232||-26|-5||||
NWire_Pin|pin@233||-28|-5||||
NWire_Pin|pin@235||-40|-5||||
NWire_Pin|pin@236||-36|-5||||
NWire_Pin|pin@237||-32|-5||||
NWire_Pin|pin@239||-63|-5||||
NWire_Pin|pin@240||-53|8||||
NWire_Pin|pin@241||-38|8||||
NWire_Pin|pin@243||-38|-18||||
NWire_Pin|pin@245||-53|-18||||
NWire_Pin|pin@246||-55|26||||
NWire_Pin|pin@247||-32|27||||
NWire_Pin|pin@248||-42|-5||||
NWire_Pin|pin@249||-49|22||||
NWire_Pin|pin@250||-42|22||||
NTransistor|pmos@0||-47|-1|||XR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@6||-51|26|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@7||-44|26|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@8||-24|-1|||XR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@11||-29|27|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@17||-61|-9|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@22||-30|-9|||Y|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@23||-53|-1|||XYRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@24||-38|-1|||YRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NPower|pwr@0||-49|4|||X|
NPower|pwr@3||-49|31||||
NPower|pwr@4||-26|4|||X|
NPower|pwr@5||-27|32||||
Awire|net@29|||0|pin@2||-44|-1|pmos@0|g|-46|-1
Awire|net@36|||1800|nmos@0|g|-46|-9|pin@1||-44|-9
Awire|net@90|||0|nmos@7|g|-52|18|pin@40||-55|18
Awire|net@98|||0|pin@47||-42|31|pwr@3||-49|31
Awire|net@101|||0|pmos@7|g|-45|26|pmos@6|g|-52|26
Awire|net@120|||0|nmos@11|g|-30|19|pin@69||-32|19
Awire|net@139|||0|pin@52||-21|-1|pmos@8|g|-23|-1
Awire|net@161|||900|pin@2||-44|-1|pin@80||-44|-5
Awire|net@162|||900|pin@80||-44|-5|pin@1||-44|-9
Awire|net@234|||1800|pin@104||-27|23|pin@107||-21|23
Awire|net@236|||2700|pin@52||-21|-1|pin@107||-21|23
Awire|net@408|||900|pmos@17|g|-61|-10|pin@176||-61|-18
Awire|net@411|||2700|nmos@16|g|-61|0|pin@177||-61|8
Awire|net@486|||1800|pin@205||-51|-5|pin@206||-49|-5
Awire|net@495|||2700|pin@208||-59|-5|nmos@16|s|-59|-3
Awire|net@496|||900|pin@208||-59|-5|pmos@17|s|-59|-7
Awire|net@539|||900|pwr@0||-49|4|pmos@0|d|-49|1
Awire|net@540|||2700|pin@206||-49|-5|pmos@0|s|-49|-3
Awire|net@541|||900|pin@206||-49|-5|nmos@0|s|-49|-7
Awire|net@542|||2700|gnd@1||-49|-13|nmos@0|d|-49|-11
Awire|net@544|||2700|gnd@3||-49|14|nmos@7|d|-49|16
Awire|net@550|||2700|pmos@7|d|-42|28|pin@47||-42|31
Awire|net@551|||2700|pmos@6|d|-49|28|pwr@3||-49|31
Awire|net@554|||2700|gnd@5||-27|15|nmos@11|d|-27|17
Awire|net@555|||900|pwr@5||-27|32|pmos@11|d|-27|29
Awire|net@556|||900|pmos@11|s|-27|25|pin@104||-27|23
Awire|net@557|||2700|nmos@11|s|-27|21|pin@104||-27|23
Awire|net@558|||2700|gnd@4||-26|-13|nmos@8|d|-26|-11
Awire|net@561|||2700|pmos@8|d|-26|1|pwr@4||-26|4
Awire|net@566|||2700|pin@227||-34|-5|pin@228||-34|27
Awire|net@567|||0|pin@207||-55|-5|pin@229||-57|-5
Awire|net@568|||0|pin@229||-57|-5|pin@208||-59|-5
Awire|net@569|||2700|pin@229||-57|-5|pin@230||-57|26
Awire|net@576|||2700|nmos@8|s|-26|-7|pin@232||-26|-5
Awire|net@577|||2700|pin@232||-26|-5|pmos@8|s|-26|-3
Awire|net@578|||900|nmos@21|d|-28|-3|pin@233||-28|-5
Awire|net@579|||900|pin@233||-28|-5|pmos@22|d|-28|-7
Awire|net@580|||0|pin@232||-26|-5|pin@233||-28|-5
Awire|net@590|||1800|pin@236||-36|-5|pin@227||-34|-5
Awire|net@591|||900|nmos@21|s|-32|-3|pin@237||-32|-5
Awire|net@592|||900|pin@237||-32|-5|pmos@22|s|-32|-7
Awire|net@593|||1800|pin@227||-34|-5|pin@237||-32|-5
Awire|net@594|||900|pmos@22|g|-30|-10|pin@137||-30|-18
Awire|net@598|||2700|nmos@21|g|-30|0|pin@139||-30|8
Awire|net@601|||900|nmos@16|d|-63|-3|pin@239||-63|-5
Awire|net@602|||900|pin@239||-63|-5|pmos@17|d|-63|-7
Awire|net@603|||1800|conn@17|y|-67|-5|pin@239||-63|-5
Awire|net@609|||900|pmos@23|s|-55|-3|pin@207||-55|-5
Awire|net@610|||900|pmos@23|d|-51|-3|pin@205||-51|-5
Awire|net@611|||1800|pin@177||-61|8|pin@240||-53|8
Awire|net@613|||2700|pmos@23|g|-53|0|pin@240||-53|8
Awire|net@615|||2700|pin@235||-40|-5|pmos@24|d|-40|-3
Awire|net@616|||2700|pin@236||-36|-5|pmos@24|s|-36|-3
Awire|net@617|||1800|pin@240||-53|8|pin@241||-38|8
Awire|net@618|||1800|pin@241||-38|8|pin@139||-30|8
Awire|net@619|||2700|pmos@24|g|-38|0|pin@241||-38|8
Awire|net@621|||2700|nmos@22|d|-40|-7|pin@235||-40|-5
Awire|net@622|||2700|nmos@22|s|-36|-7|pin@236||-36|-5
Awire|net@623|||0|pin@137||-30|-18|pin@243||-38|-18
Awire|net@625|||900|nmos@22|g|-38|-10|pin@243||-38|-18
Awire|net@626|||900|pin@205||-51|-5|nmos@23|d|-51|-7
Awire|net@627|||900|pin@207||-55|-5|nmos@23|s|-55|-7
Awire|net@629|||0|pin@177||-61|8|conn@10|y|-67|8
Awire|net@630|||0|pin@243||-38|-18|pin@245||-53|-18
Awire|net@631|||0|pin@245||-53|-18|pin@176||-61|-18
Awire|net@632|||900|nmos@23|g|-53|-10|pin@245||-53|-18
Awire|net@633|||0|pin@176||-61|-18|conn@18|y|-67|-18
Awire|net@636|||0|pmos@6|g|-52|26|pin@246||-55|26
Awire|net@637|||0|pin@246||-55|26|pin@230||-57|26
Awire|net@638|||2700|pin@40||-55|18|pin@246||-55|26
Awire|net@641|||1800|pin@228||-34|27|pin@247||-32|27
Awire|net@642|||1800|pin@247||-32|27|pmos@11|g|-30|27
Awire|net@643|||2700|pin@69||-32|19|pin@247||-32|27
Awire|net@647|||1800|pin@80||-44|-5|pin@248||-42|-5
Awire|net@648|||1800|pin@248||-42|-5|pin@235||-40|-5
Awire|net@650|||2700|nmos@7|s|-49|20|pin@249||-49|22
Awire|net@651|||2700|pin@249||-49|22|pmos@6|s|-49|24
Awire|net@652|||2700|pin@248||-42|-5|pin@250||-42|22
Awire|net@653|||2700|pin@250||-42|22|pmos@7|s|-42|24
Awire|net@654|||1800|pin@249||-49|22|pin@250||-42|22
Awire|net@655|||900|pin@52||-21|-1|pin@170||-21|-9
Awire|net@656|||0|pin@170||-21|-9|nmos@8|g|-23|-9
Awire|net@657|||1800|pin@170||-21|-9|conn@15|a|-19|-9
Eclkn||D5G2;|conn@10|a|C
Eclkp||D5G2;|conn@18|a|C
Ed||D5G2;|conn@17|a|I
Eqout|q|D5G2;|conn@15|y|O
X

# Cell dff;1{vhdl}
Cdff;1{vhdl}||artwork|1683006074026|1683040870495||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell dff{sch} --------------------,"entity dff is port(d: in BIT; q: out BIT; clkn, clkp: inout BIT);",  end dff;,"",architecture dff_BODY of dff is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_120, net_29, net_486, net_576, net_90, vdd: BIT;","",begin,  gnd_1: ground port map(gnd);,  gnd_3: ground port map(gnd);,  gnd_4: ground port map(gnd);,  gnd_5: ground port map(gnd);,"  nmos_0: nMOStran port map(net_29, net_486, gnd);","  nmos_7: nMOStran port map(net_90, net_29, gnd);","  nmos_8: nMOStran port map(q, net_576, gnd);","  nmos_11: nMOStran port map(net_120, q, gnd);","  nmos_16: nMOStran port map(clkn, net_90, d);","  nmos_21: nMOStran port map(clkn, net_120, net_576);","  nmos_22: nMOStran port map(clkp, net_120, net_29);","  nmos_23: nMOStran port map(clkp, net_90, net_486);","  pmos_0: PMOStran port map(net_29, net_486, vdd);","  pmos_6: PMOStran port map(net_90, net_29, vdd);","  pmos_7: PMOStran port map(net_90, net_29, vdd);","  pmos_8: PMOStran port map(q, net_576, vdd);","  pmos_11: PMOStran port map(net_120, q, vdd);","  pmos_17: PMOStran port map(clkp, net_90, d);","  pmos_22: PMOStran port map(clkp, net_120, net_576);","  pmos_23: PMOStran port map(clkn, net_90, net_486);","  pmos_24: PMOStran port map(clkn, net_120, net_29);",  pwr_0: power port map(vdd);,  pwr_3: power port map(vdd);,  pwr_4: power port map(vdd);,  pwr_5: power port map(vdd);,end dff_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dff_wEN;1{lay}
Cdff_wEN;1{lay}||mocmos|1683028996334|1683028996340|
Ngeneric:Facet-Center|art@0||0|0||||AV
NN-Transistor|nmos@0||-41|-9|-1||RR|
NN-Transistor|nmos@5||-81|1|-1||RRR|
NN-Transistor|nmos@6||-59|1|-1||XRRR|
NN-Transistor|nmos@7||-51|35|-1||XRR|
NN-Transistor|nmos@8||17|-9|-1||RR|
NN-Transistor|nmos@9||-23|1|-1||XRRR|
NN-Transistor|nmos@10||-1|1|-1||XRRR|
NN-Transistor|nmos@11||7|35|-1||XRR|
NP-Transistor|pmos@0||-41|13|-1||YRR|2
NP-Transistor|pmos@4||-81|-13|-1||YRRR|2
NP-Transistor|pmos@5||-59|-13|-1||XYRRR|2
NP-Transistor|pmos@6||-51|57|-1||XYRR|2
NP-Transistor|pmos@7||-37|57|-1||XYRR|2
NP-Transistor|pmos@8||17|13|-1||YRR|2
NP-Transistor|pmos@9||-23|-13|-1||XYRRR|2
NP-Transistor|pmos@10||-1|-13|-1||XYRRR|2
NP-Transistor|pmos@11||-5|45|-1||XYRR|2
Ageneric:Unrouted|net@0|||FS2828|nmos@0|diff-top|-41|-12.75|nmos@7|diff-top|-51|31.25
Ageneric:Unrouted|net@1|||FS1800|nmos@0|diff-top|-41|-12.75|nmos@8|diff-top|17|-12.75
Ageneric:Unrouted|net@2|||FS2225|nmos@0|diff-top|-41|-12.75|nmos@11|diff-top|7|31.25
Ageneric:Unrouted|net@3|||FS2828|pmos@0|diff-top|-41|16.75|pmos@6|diff-top|-51|60.75
Ageneric:Unrouted|net@4|||FS2648|pmos@0|diff-top|-41|16.75|pmos@7|diff-top|-37|60.75
Ageneric:Unrouted|net@5|||FS1800|pmos@0|diff-top|-41|16.75|pmos@8|diff-top|17|16.75
Ageneric:Unrouted|net@6|||FS2216|pmos@0|diff-top|-41|16.75|pmos@11|diff-top|-5|48.75
Ageneric:Unrouted|net@7|||FS1800|nmos@5|poly-left|-81|4|nmos@10|poly-left|-1|4
Ageneric:Unrouted|net@8|||FS1377|nmos@5|poly-left|-81|4|pmos@5|poly-left|-59|-16
Ageneric:Unrouted|net@9|||FS1610|nmos@5|poly-left|-81|4|pmos@9|poly-left|-23|-16
Ageneric:Unrouted|net@10|||FS1800|nmos@6|poly-left|-59|4|nmos@9|poly-left|-23|4
Ageneric:Unrouted|net@11|||FS423|nmos@6|poly-left|-59|4|pmos@4|poly-left|-81|-16
Ageneric:Unrouted|net@12|||FS1610|nmos@6|poly-left|-59|4|pmos@10|poly-left|-1|-16
Ageneric:Unrouted|net@13|||FS900|nmos@5|diff-bottom|-84.75|1|pmos@4|diff-bottom|-84.75|-13
Ageneric:Unrouted|net@14|||FS2852|nmos@8|poly-left|20|-9|nmos@11|diff-bottom|7|38.75
Ageneric:Unrouted|net@15|||FS2700|nmos@8|poly-left|20|-9|pmos@8|poly-left|20|13
Ageneric:Unrouted|net@16|||FS2965|nmos@8|poly-left|20|-9|pmos@11|diff-bottom|-5|41.25
Ageneric:Unrouted|net@17|||FS2216|nmos@0|poly-left|-38|-9|nmos@9|diff-top|-26.75|1
Ageneric:Unrouted|net@18|||FS2700|nmos@0|poly-left|-38|-9|pmos@0|poly-left|-38|13
Ageneric:Unrouted|net@19|||FS1604|nmos@0|poly-left|-38|-9|pmos@9|diff-top|-26.75|-13
Ageneric:Unrouted|net@20|||FS1800|nmos@5|diff-top|-77.25|1|nmos@6|diff-top|-62.75|1
Ageneric:Unrouted|net@21|||FS2356|nmos@5|diff-top|-77.25|1|nmos@7|poly-left|-54|35
Ageneric:Unrouted|net@22|||FS900|nmos@5|diff-top|-77.25|1|pmos@4|diff-top|-77.25|-13
Ageneric:Unrouted|net@23|||FS1360|nmos@5|diff-top|-77.25|1|pmos@5|diff-top|-62.75|-13
Ageneric:Unrouted|net@24|||FS2475|nmos@5|diff-top|-77.25|1|pmos@6|poly-left|-54|57
Ageneric:Unrouted|net@25|||FS2364|nmos@5|diff-top|-77.25|1|pmos@7|poly-left|-40|57
Ageneric:Unrouted|net@26|||FS3363|nmos@0|diff-bottom|-41|-5.25|nmos@6|diff-bottom|-55.25|1
Ageneric:Unrouted|net@27|||FS2700|nmos@0|diff-bottom|-41|-5.25|pmos@0|diff-bottom|-41|9.25
Ageneric:Unrouted|net@28|||FS285|nmos@0|diff-bottom|-41|-5.25|pmos@5|diff-bottom|-55.25|-13
Ageneric:Unrouted|net@29|||FS1800|nmos@9|diff-bottom|-19.25|1|nmos@10|diff-top|-4.75|1
Ageneric:Unrouted|net@30|||FS2356|nmos@9|diff-bottom|-19.25|1|nmos@11|poly-left|4|35
Ageneric:Unrouted|net@31|||FS900|nmos@9|diff-bottom|-19.25|1|pmos@9|diff-bottom|-19.25|-13
Ageneric:Unrouted|net@32|||FS1360|nmos@9|diff-bottom|-19.25|1|pmos@10|diff-top|-4.75|-13
Ageneric:Unrouted|net@33|||FS2557|nmos@9|diff-bottom|-19.25|1|pmos@11|poly-left|-8|45
Ageneric:Unrouted|net@34|||FS3363|nmos@8|diff-bottom|17|-5.25|nmos@10|diff-bottom|2.75|1
Ageneric:Unrouted|net@35|||FS2700|nmos@8|diff-bottom|17|-5.25|pmos@8|diff-bottom|17|9.25
Ageneric:Unrouted|net@36|||FS285|nmos@8|diff-bottom|17|-5.25|pmos@10|diff-bottom|2.75|-13
Ageneric:Unrouted|net@37|||FS2700|nmos@7|diff-bottom|-51|38.75|pmos@6|diff-bottom|-51|53.25
Ageneric:Unrouted|net@38|||FS2260|nmos@7|diff-bottom|-51|38.75|pmos@7|diff-bottom|-37|53.25
ECLKN||D5G2;|nmos@5|poly-left|O
ECLKP||D5G2;|nmos@6|poly-left|O
ED||D5G2;X1;|nmos@5|diff-bottom|I
EQ||D5G2;|nmos@8|poly-left|O
X

# Cell dff_wEN;1{net.als}
Cdff_wEN;1{net.als}||artwork|1683006074034|1683665564020||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue May 09, 2023 22:52:44",#-------------------------------------------------,"","model dff_wEN(d, en, q, clkn, clkp)",gnd_1: ground(gnd),gnd_3: ground(gnd),gnd_4: ground(gnd),gnd_5: ground(gnd),"nmos_0: nMOStran(net_29, net_486, gnd)","nmos_7: nMOStran(net_90, net_659, gnd)","nmos_8: nMOStran(en, q, net_672)","nmos_11: nMOStran(net_120, net_139, gnd)","nmos_16: nMOStran(clkn, net_90, d)","nmos_21: nMOStran(clkn, net_120, q)","nmos_22: nMOStran(clkp, net_120, net_29)","nmos_23: nMOStran(clkp, net_90, net_486)","nmos_24: nMOStran(en, net_29, net_659)","nmos_25: nMOStran(net_139, net_672, gnd)","pmos_0: PMOStran(net_29, net_486, vdd)","pmos_6: PMOStran(net_90, net_29, vdd)","pmos_7: PMOStran(en, net_29, vdd)","pmos_8: PMOStran(net_139, q, vdd)","pmos_11: PMOStran(net_120, net_139, vdd)","pmos_17: PMOStran(clkp, net_90, d)","pmos_22: PMOStran(clkp, net_120, q)","pmos_23: PMOStran(clkn, net_90, net_486)","pmos_24: PMOStran(clkn, net_120, net_29)","pmos_25: PMOStran(en, q, vdd)",pwr_0: power(vdd),pwr_3: power(vdd),pwr_4: power(vdd),pwr_5: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dff_wEN;1{sch}
Cdff_wEN;1{sch}||schematic|1683004499162|1683657649299|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@10||-67|8||||
NOff-Page|conn@15||-11|-5||||
NOff-Page|conn@17||-67|-5||||
NOff-Page|conn@18||-67|-18||||
NOff-Page|conn@19||-67|20||||
NGround|gnd@1||-49|-15|||X|
NGround|gnd@3||-49|10||||
NGround|gnd@4||-21|-19|||X|
NGround|gnd@5||-27|13||||
NTransistor|nmos@0||-47|-9|||XYR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@7||-51|15|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@8||-19|-9|||XYR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@11||-29|19|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@16||-61|-1|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@21||-30|-1|||||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@22||-38|-9|||RR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@23||-53|-9|||Y||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@24||-51|20|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@25||-19|-14|||XYR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NWire_Pin|pin@1||-44|-9|||X|
NWire_Pin|pin@2||-44|-1|||X|
NWire_Pin|pin@40||-55|15||||
NWire_Pin|pin@47||-42|31||||
NWire_Pin|pin@52||-16|-1|||X|
NWire_Pin|pin@69||-32|19||||
NWire_Pin|pin@80||-44|-5||||
NWire_Pin|pin@104||-27|23||||
NWire_Pin|pin@107||-16|23||||
NWire_Pin|pin@137||-30|-18||||
NWire_Pin|pin@139||-30|8||||
NWire_Pin|pin@176||-61|-18||||
NWire_Pin|pin@177||-61|8||||
NWire_Pin|pin@205||-51|-5||||
NWire_Pin|pin@206||-49|-5||||
NWire_Pin|pin@207||-55|-5||||
NWire_Pin|pin@208||-59|-5||||
NWire_Pin|pin@227||-34|-5||||
NWire_Pin|pin@228||-34|27||||
NWire_Pin|pin@229||-57|-5||||
NWire_Pin|pin@230||-57|26||||
NWire_Pin|pin@232||-21|-5||||
NWire_Pin|pin@233||-28|-5||||
NWire_Pin|pin@235||-40|-5||||
NWire_Pin|pin@236||-36|-5||||
NWire_Pin|pin@237||-32|-5||||
NWire_Pin|pin@239||-63|-5||||
NWire_Pin|pin@240||-53|8||||
NWire_Pin|pin@241||-38|8||||
NWire_Pin|pin@243||-38|-18||||
NWire_Pin|pin@245||-53|-18||||
NWire_Pin|pin@246||-55|26||||
NWire_Pin|pin@247||-32|27||||
NWire_Pin|pin@248||-42|-5||||
NWire_Pin|pin@251||-49|23||||
NWire_Pin|pin@252||-42|23||||
NWire_Pin|pin@253||-60|20||||
NWire_Pin|pin@254||-46|26||||
NWire_Pin|pin@255||-46|35||||
NWire_Pin|pin@256||-60|35||||
NWire_Pin|pin@258||-14|35||||
NWire_Pin|pin@259||-14|-9||||
NWire_Pin|pin@260||-23|-5||||
NWire_Pin|pin@261||-23|4||||
NWire_Pin|pin@262||-27|-1||||
NWire_Pin|pin@263||-27|8||||
NWire_Pin|pin@264||-14|8||||
NWire_Pin|pin@265||-16|-14||||
NTransistor|pmos@0||-47|-1|||XR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@6||-51|26|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@7||-44|26|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@8||-19|-1|||XR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@11||-29|27|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@17||-61|-9|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@22||-30|-9|||Y|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@23||-53|-1|||XYRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@24||-38|-1|||YRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@25||-25|-1|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NPower|pwr@0||-49|4|||X|
NPower|pwr@3||-49|31||||
NPower|pwr@4||-21|4|||X|
NPower|pwr@5||-27|32||||
Awire|net@29|||0|pin@2||-44|-1|pmos@0|g|-46|-1
Awire|net@36|||1800|nmos@0|g|-46|-9|pin@1||-44|-9
Awire|net@90|||0|nmos@7|g|-52|15|pin@40||-55|15
Awire|net@98|||0|pin@47||-42|31|pwr@3||-49|31
Awire|net@120|||0|nmos@11|g|-30|19|pin@69||-32|19
Awire|net@139|||0|pin@52||-16|-1|pmos@8|g|-18|-1
Awire|net@161|||900|pin@2||-44|-1|pin@80||-44|-5
Awire|net@162|||900|pin@80||-44|-5|pin@1||-44|-9
Awire|net@234|||1800|pin@104||-27|23|pin@107||-16|23
Awire|net@236|||2700|pin@52||-16|-1|pin@107||-16|23
Awire|net@408|||900|pmos@17|g|-61|-10|pin@176||-61|-18
Awire|net@411|||2700|nmos@16|g|-61|0|pin@177||-61|8
Awire|net@486|||1800|pin@205||-51|-5|pin@206||-49|-5
Awire|net@495|||2700|pin@208||-59|-5|nmos@16|s|-59|-3
Awire|net@496|||900|pin@208||-59|-5|pmos@17|s|-59|-7
Awire|net@539|||900|pwr@0||-49|4|pmos@0|d|-49|1
Awire|net@540|||2700|pin@206||-49|-5|pmos@0|s|-49|-3
Awire|net@541|||900|pin@206||-49|-5|nmos@0|s|-49|-7
Awire|net@542|||2700|gnd@1||-49|-13|nmos@0|d|-49|-11
Awire|net@544|||2700|gnd@3||-49|12|nmos@7|d|-49|13
Awire|net@550|||2700|pmos@7|d|-42|28|pin@47||-42|31
Awire|net@551|||2700|pmos@6|d|-49|28|pwr@3||-49|31
Awire|net@554|||2700|gnd@5||-27|15|nmos@11|d|-27|17
Awire|net@555|||900|pwr@5||-27|32|pmos@11|d|-27|29
Awire|net@556|||900|pmos@11|s|-27|25|pin@104||-27|23
Awire|net@557|||2700|nmos@11|s|-27|21|pin@104||-27|23
Awire|net@561|||2700|pmos@8|d|-21|1|pwr@4||-21|4
Awire|net@566|||2700|pin@227||-34|-5|pin@228||-34|27
Awire|net@567|||0|pin@207||-55|-5|pin@229||-57|-5
Awire|net@568|||0|pin@229||-57|-5|pin@208||-59|-5
Awire|net@569|||2700|pin@229||-57|-5|pin@230||-57|26
Awire|net@576|||2700|nmos@8|s|-21|-7|pin@232||-21|-5
Awire|net@577|||2700|pin@232||-21|-5|pmos@8|s|-21|-3
Awire|net@578|||900|nmos@21|d|-28|-3|pin@233||-28|-5
Awire|net@579|||900|pin@233||-28|-5|pmos@22|d|-28|-7
Awire|net@590|||1800|pin@236||-36|-5|pin@227||-34|-5
Awire|net@591|||900|nmos@21|s|-32|-3|pin@237||-32|-5
Awire|net@592|||900|pin@237||-32|-5|pmos@22|s|-32|-7
Awire|net@593|||1800|pin@227||-34|-5|pin@237||-32|-5
Awire|net@594|||900|pmos@22|g|-30|-10|pin@137||-30|-18
Awire|net@598|||2700|nmos@21|g|-30|0|pin@139||-30|8
Awire|net@601|||900|nmos@16|d|-63|-3|pin@239||-63|-5
Awire|net@602|||900|pin@239||-63|-5|pmos@17|d|-63|-7
Awire|net@603|||1800|conn@17|y|-65|-5|pin@239||-63|-5
Awire|net@609|||900|pmos@23|s|-55|-3|pin@207||-55|-5
Awire|net@610|||900|pmos@23|d|-51|-3|pin@205||-51|-5
Awire|net@611|||1800|pin@177||-61|8|pin@240||-53|8
Awire|net@613|||2700|pmos@23|g|-53|0|pin@240||-53|8
Awire|net@615|||2700|pin@235||-40|-5|pmos@24|d|-40|-3
Awire|net@616|||2700|pin@236||-36|-5|pmos@24|s|-36|-3
Awire|net@617|||1800|pin@240||-53|8|pin@241||-38|8
Awire|net@618|||1800|pin@241||-38|8|pin@139||-30|8
Awire|net@619|||2700|pmos@24|g|-38|0|pin@241||-38|8
Awire|net@621|||2700|nmos@22|d|-40|-7|pin@235||-40|-5
Awire|net@622|||2700|nmos@22|s|-36|-7|pin@236||-36|-5
Awire|net@623|||0|pin@137||-30|-18|pin@243||-38|-18
Awire|net@625|||900|nmos@22|g|-38|-10|pin@243||-38|-18
Awire|net@626|||900|pin@205||-51|-5|nmos@23|d|-51|-7
Awire|net@627|||900|pin@207||-55|-5|nmos@23|s|-55|-7
Awire|net@629|||0|pin@177||-61|8|conn@10|y|-65|8
Awire|net@630|||0|pin@243||-38|-18|pin@245||-53|-18
Awire|net@631|||0|pin@245||-53|-18|pin@176||-61|-18
Awire|net@632|||900|nmos@23|g|-53|-10|pin@245||-53|-18
Awire|net@633|||0|pin@176||-61|-18|conn@18|y|-65|-18
Awire|net@636|||0|pmos@6|g|-52|26|pin@246||-55|26
Awire|net@637|||0|pin@246||-55|26|pin@230||-57|26
Awire|net@638|||2700|pin@40||-55|15|pin@246||-55|26
Awire|net@641|||1800|pin@228||-34|27|pin@247||-32|27
Awire|net@642|||1800|pin@247||-32|27|pmos@11|g|-30|27
Awire|net@643|||2700|pin@69||-32|19|pin@247||-32|27
Awire|net@647|||1800|pin@80||-44|-5|pin@248||-42|-5
Awire|net@648|||1800|pin@248||-42|-5|pin@235||-40|-5
Awire|net@659|||900|nmos@24|d|-49|18|nmos@7|s|-49|17
Awire|net@661|||2700|nmos@24|s|-49|22|pin@251||-49|23
Awire|net@662|||2700|pin@251||-49|23|pmos@6|s|-49|24
Awire|net@663|||2700|pin@248||-42|-5|pin@252||-42|23
Awire|net@664|||2700|pin@252||-42|23|pmos@7|s|-42|24
Awire|net@665|||1800|pin@251||-49|23|pin@252||-42|23
Awire|net@666|||0|nmos@24|g|-52|20|pin@253||-60|20
Awire|net@667|||0|pmos@7|g|-45|26|pin@254||-46|26
Awire|net@668|||2700|pin@254||-46|26|pin@255||-46|35
Awire|net@669|||0|pin@255||-46|35|pin@256||-60|35
Awire|net@670|||900|pin@256||-60|35|pin@253||-60|20
Awire|net@671|||0|pin@253||-60|20|conn@19|y|-65|20
Awire|net@672|||900|nmos@8|d|-21|-11|nmos@25|s|-21|-12
Awire|net@673|||900|nmos@25|d|-21|-16|gnd@4||-21|-17
Awire|net@676|||1800|pin@255||-46|35|pin@258||-14|35
Awire|net@678|||0|pin@259||-14|-9|nmos@8|g|-18|-9
Awire|net@682|||0|pin@232||-21|-5|pin@260||-23|-5
Awire|net@683|||0|pin@260||-23|-5|pin@233||-28|-5
Awire|net@684|||900|pmos@25|s|-23|-3|pin@260||-23|-5
Awire|net@685|||2700|pmos@25|d|-23|1|pin@261||-23|4
Awire|net@686|||1800|pin@261||-23|4|pwr@4||-21|4
Awire|net@687|||0|pmos@25|g|-26|-1|pin@262||-27|-1
Awire|net@688|||2700|pin@262||-27|-1|pin@263||-27|8
Awire|net@689|||900|pin@258||-14|35|pin@264||-14|8
Awire|net@690|||900|pin@264||-14|8|pin@259||-14|-9
Awire|net@691|||1800|pin@263||-27|8|pin@264||-14|8
Awire|net@695|||0|pin@265||-16|-14|nmos@25|g|-18|-14
Awire|net@696|||900|pin@52||-16|-1|pin@265||-16|-14
Awire|net@697|||1800|pin@232||-21|-5|conn@15|a|-13|-5
Eclkn||D5G2;X2;Y2;|conn@10|a|C
Eclkp||D5G2;X2;Y2;|conn@18|a|C
Ed||D5G2;X2;Y2;|conn@17|a|I
Een||D5G2;X2;Y2;|conn@19|a|I
Eqout|q|D5G2;X-2;Y2;|conn@15|y|O
X

# Cell dff_wEN;1{vhdl}
Cdff_wEN;1{vhdl}||artwork|1683006074026|1683657659220||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell dff_wEN{sch} --------------------,"entity dff_wEN is port(d, en: in BIT; q: out BIT; clkn, clkp: inout BIT);",  end dff_wEN;,"",architecture dff_wEN_BODY of dff_wEN is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_120, net_139, net_29, net_486, net_659, net_672, net_90, vdd: ",    BIT;,"",begin,  gnd_1: ground port map(gnd);,  gnd_3: ground port map(gnd);,  gnd_4: ground port map(gnd);,  gnd_5: ground port map(gnd);,"  nmos_0: nMOStran port map(net_29, net_486, gnd);","  nmos_7: nMOStran port map(net_90, net_659, gnd);","  nmos_8: nMOStran port map(en, q, net_672);","  nmos_11: nMOStran port map(net_120, net_139, gnd);","  nmos_16: nMOStran port map(clkn, net_90, d);","  nmos_21: nMOStran port map(clkn, net_120, q);","  nmos_22: nMOStran port map(clkp, net_120, net_29);","  nmos_23: nMOStran port map(clkp, net_90, net_486);","  nmos_24: nMOStran port map(en, net_29, net_659);","  nmos_25: nMOStran port map(net_139, net_672, gnd);","  pmos_0: PMOStran port map(net_29, net_486, vdd);","  pmos_6: PMOStran port map(net_90, net_29, vdd);","  pmos_7: PMOStran port map(en, net_29, vdd);","  pmos_8: PMOStran port map(net_139, q, vdd);","  pmos_11: PMOStran port map(net_120, net_139, vdd);","  pmos_17: PMOStran port map(clkp, net_90, d);","  pmos_22: PMOStran port map(clkp, net_120, q);","  pmos_23: PMOStran port map(clkn, net_90, net_486);","  pmos_24: PMOStran port map(clkn, net_120, net_29);","  pmos_25: PMOStran port map(en, q, vdd);",  pwr_0: power port map(vdd);,  pwr_3: power port map(vdd);,  pwr_4: power port map(vdd);,  pwr_5: power port map(vdd);,end dff_wEN_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dff_wEN_CLKInv;1{net.als}
Cdff_wEN_CLKInv;1{net.als}||artwork|1700641095092|1700660428826||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Wed Nov 22, 2023 14:40:28",#-------------------------------------------------,"","model dff_wEN_CLKInv(DIN, RSTB, QOUT, QOUTB, VDD, CLKIN)",gnd_1: ground(gnd),gnd_3: ground(gnd),gnd_5: ground(gnd),gnd_6: ground(gnd),gnd_7: ground(gnd),gnd_8: ground(gnd),gnd_9: ground(gnd),gnd_10: ground(gnd),"nmos_21: nMOStran(CLKB, QOUTB, net_566)","nmos_22: nMOStran(CLK, net_794, net_637)","nmos_23: nMOStran(CLK, net_161, net_566)","nmos_30: nMOStran(CLKB, gnd, CLK)","nmos_31: nMOStran(CLKIN, gnd, CLKB)","nmos_32: nMOStran(CLKB, net_940, net_637)","nmos_34: nMOStran(net_161, gnd, net_794)","nmos_35: nMOStran(RSTB, net_847, QOUTB)","nmos_36: nMOStran(QOUT, gnd, net_847)","nmos_37: nMOStran(net_566, gnd, QOUT)","nmos_38: nMOStran(RSTB, net_889, net_161)","nmos_39: nMOStran(net_637, gnd, net_889)","nmos_40: nMOStran(DIN, gnd, net_927)","nmos_41: nMOStran(net_927, gnd, net_940)","pmos_22: PMOStran(CLK, QOUTB, net_566)","pmos_23: PMOStran(CLKB, net_161, net_566)","pmos_24: PMOStran(CLKB, net_794, net_637)","pmos_28: PMOStran(CLKB, VDD, CLK)","pmos_29: PMOStran(CLKIN, VDD, CLKB)","pmos_30: PMOStran(CLK, net_940, net_637)","pmos_32: PMOStran(net_161, VDD, net_794)","pmos_34: PMOStran(QOUT, VDD, QOUTB)","pmos_35: PMOStran(RSTB, VDD, QOUTB)","pmos_36: PMOStran(net_566, VDD, QOUT)","pmos_37: PMOStran(net_637, VDD, net_161)","pmos_38: PMOStran(RSTB, VDD, net_161)","pmos_39: PMOStran(DIN, VDD, net_927)","pmos_40: PMOStran(net_927, VDD, net_940)",pwr_0: power(VDD),pwr_3: power(VDD),pwr_4: power(VDD),pwr_5: power(VDD),pwr_6: power(VDD),pwr_7: power(VDD),pwr_8: power(VDD),pwr_9: power(VDD),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dff_wEN_CLKInv;1{sch}
Cdff_wEN_CLKInv;1{sch}||schematic|1683004499162|1700660388025|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@18||-101|21||||
NOff-Page|conn@19||-67|20||||
NOff-Page|conn@20||-11|23||||
NOff-Page|conn@21||-11|-5||||
NOff-Page|conn@22||-108|-5||||
NGround|gnd@1||-49|-15|||X|
NGround|gnd@3||-49|10||||
NGround|gnd@5||-27|13||||
NGround|gnd@6||-81|11||||
NGround|gnd@7||-91|11||||
NGround|gnd@8||-26|-21||||
NGround|gnd@9||-99|-15||||
NGround|gnd@10||-92|-15||||
NTransistor|nmos@21||-30|-1|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@22||-53|-9|||RR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@23||-38|-9|||Y||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@30||-83|17|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@31||-93|17|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@32||-61|-1|||||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@34||-47|-9|||XR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@35||-24|-9|||XR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@36||-24|-15|||XR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@37||-29|19|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@38||-51|20|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@39||-51|15|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@40||-101|-9|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@41||-94|-9|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NWire_Pin|pin@1||-44|-9|||X|
NWire_Pin|pin@2||-44|-1|||X|
NWire_Pin|pin@40||-55|15||||
NWire_Pin|pin@47||-42|31||||
NWire_Pin|pin@69||-32|19||||
NWire_Pin|pin@80||-44|-5||||
NWire_Pin|pin@104||-27|23||||
NWire_Pin|pin@107||-16|23||||
NWire_Pin|pin@137||-30|-18||||
NWire_Pin|pin@139||-30|8||||
NWire_Pin|pin@227||-34|-5||||
NWire_Pin|pin@228||-34|27||||
NWire_Pin|pin@230||-57|26||||
NWire_Pin|pin@232||-26|-5||||
NWire_Pin|pin@246||-55|26||||
NWire_Pin|pin@247||-32|27||||
NWire_Pin|pin@248||-42|-5||||
NWire_Pin|pin@251||-49|23||||
NWire_Pin|pin@252||-42|23||||
NWire_Pin|pin@253||-60|20||||
NWire_Pin|pin@254||-46|26||||
NWire_Pin|pin@255||-46|35||||
NWire_Pin|pin@256||-60|35||||
NWire_Pin|pin@258||-14|35||||
NWire_Pin|pin@259||-14|-9||||
NWire_Pin|pin@265||-16|-15||||
NWire_Pin|pin@266||-86|17||||
NWire_Pin|pin@271||-86|25||||
NWire_Pin|pin@273||-96|17||||
NWire_Pin|pin@274||-96|25||||
NWire_Pin|pin@275||-91|21||||
NWire_Pin|pin@276||-86|21||||
NWire_Pin|pin@277||-96|21||||
NWire_Pin|pin@283||-59|-5||||
NWire_Pin|pin@285||-57|-5||||
NWire_Pin|pin@286||-55|-5||||
NWire_Pin|pin@287||-51|-5||||
NWire_Pin|pin@288||-49|-5||||
NWire_Pin|pin@289||-53|8||||
NWire_Pin|pin@290||-61|8||||
NWire_Pin|pin@291||-61|-18||||
NWire_Pin|pin@292||-53|-18||||
NWire_Pin|pin@293||-40|-5||||
NWire_Pin|pin@294||-36|-5||||
NWire_Pin|pin@295||-38|8||||
NWire_Pin|pin@296||-38|-18||||
NWire_Pin|pin@299||-28|-5||||
NWire_Pin|pin@300||-32|-5||||
NWire_Pin|pin@303||-21|4||||
NWire_Pin|pin@304||-23|7||||
NWire_Pin|pin@305||-16|7||||
NWire_Pin|pin@308||-14|-1||||
NWire_Pin|pin@309||-21|-5||||
NWire_Pin|pin@311||-104|-9||||
NWire_Pin|pin@312||-104|-1||||
NWire_Pin|pin@319||-104|-5||||
NWire_Pin|pin@320||-97|-9||||
NWire_Pin|pin@321||-97|-1||||
NWire_Pin|pin@323||-99|-5||||
NWire_Pin|pin@324||-97|-5||||
NWire_Pin|pin@325||-92|-5||||
NWire_Pin|pin@326||-63|-5||||
NWire_Pin|pin@329||-81|21||||
NWire_Pin|pin@335||-75|21||||
NWire_Pin|pin@338||-75|-18||||
NWire_Pin|pin@339||-86|8||||
NTransistor|pmos@22||-30|-9|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0
NTransistor|pmos@23||-38|-1|||XYRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@24||-53|-1|||YRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@28||-83|25|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@29||-93|25|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@30||-61|-9|||Y|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@32||-47|-1|||XYR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0
NTransistor|pmos@34||-24|-1|||XYR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0
NTransistor|pmos@35||-19|-1|||XYR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0
NTransistor|pmos@36||-29|27|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@37||-51|26|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@38||-44|26|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@39||-101|-1|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@40||-94|-1|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NPower|pwr@0||-49|4|||X|
NPower|pwr@3||-49|31||||
NPower|pwr@4||-26|4|||X|
NPower|pwr@5||-27|32||||
NPower|pwr@6||-81|30||||
NPower|pwr@7||-91|30||||
NPower|pwr@8||-99|4||||
NPower|pwr@9||-92|4||||
Awire|CLK|D5G1;||1800|pin@329||-81|21|pin@335||-75|21
Awire|CLKB|D5G1;||1800|pin@275||-91|21|pin@276||-86|21
Awire|net@98|||0|pin@47||-42|31|pwr@3||-49|31
Awire|net@161|||900|pin@2||-44|-1|pin@80||-44|-5
Awire|net@162|||900|pin@80||-44|-5|pin@1||-44|-9
Awire|net@234|||1800|pin@104||-27|23|pin@107||-16|23
Awire|net@566|||2700|pin@227||-34|-5|pin@228||-34|27
Awire|net@594|||900|pmos@22|g|-30|-10|pin@137||-30|-18
Awire|net@598|||2700|nmos@21|g|-30|0|pin@139||-30|8
Awire|net@637|||0|pin@246||-55|26|pin@230||-57|26
Awire|net@638|||2700|pin@40||-55|15|pin@246||-55|26
Awire|net@641|||1800|pin@228||-34|27|pin@247||-32|27
Awire|net@643|||2700|pin@69||-32|19|pin@247||-32|27
Awire|net@647|||1800|pin@80||-44|-5|pin@248||-42|-5
Awire|net@663|||2700|pin@248||-42|-5|pin@252||-42|23
Awire|net@665|||1800|pin@251||-49|23|pin@252||-42|23
Awire|net@668|||2700|pin@254||-46|26|pin@255||-46|35
Awire|net@669|||0|pin@255||-46|35|pin@256||-60|35
Awire|net@670|||900|pin@256||-60|35|pin@253||-60|20
Awire|net@671|||0|pin@253||-60|20|conn@19|y|-65|20
Awire|net@676|||1800|pin@255||-46|35|pin@258||-14|35
Awire|net@719|||2700|pin@266||-86|17|pin@276||-86|21
Awire|net@720|||2700|pin@276||-86|21|pin@271||-86|25
Awire|net@723|||2700|pin@277||-96|21|pin@274||-96|25
Awire|net@724|||1800|conn@18|y|-99|21|pin@277||-96|21
Awire|net@729|||1800|pin@107||-16|23|conn@20|a|-13|23
Awire|net@754|||1800|pin@283||-59|-5|pin@285||-57|-5
Awire|net@756|||900|pin@230||-57|26|pin@285||-57|-5
Awire|net@764|||900|nmos@31|s|-91|15|gnd@7||-91|13
Awire|net@765|||900|nmos@30|s|-81|15|gnd@6||-81|13
Awire|net@767|||2700|nmos@31|d|-91|19|pin@275||-91|21
Awire|net@768|||0|nmos@31|g|-94|17|pin@273||-96|17
Awire|net@769|||0|nmos@30|g|-84|17|pin@266||-86|17
Awire|net@770|||2700|pmos@29|s|-91|27|pwr@7||-91|30
Awire|net@771|||900|pmos@29|d|-91|23|pin@275||-91|21
Awire|net@772|||0|pmos@29|g|-94|25|pin@274||-96|25
Awire|net@773|||0|pmos@28|g|-84|25|pin@271||-86|25
Awire|net@774|||2700|pmos@28|s|-81|27|pwr@6||-81|30
Awire|net@780|||900|nmos@32|d|-59|-3|pin@283||-59|-5
Awire|net@781|||2700|pmos@30|d|-59|-7|pin@283||-59|-5
Awire|net@791|||900|pmos@24|d|-55|-3|pin@286||-55|-5
Awire|net@792|||900|pin@286||-55|-5|nmos@22|d|-55|-7
Awire|net@793|||1800|pin@285||-57|-5|pin@286||-55|-5
Awire|net@794|||900|pmos@24|s|-51|-3|pin@287||-51|-5
Awire|net@795|||900|pin@287||-51|-5|nmos@22|s|-51|-7
Awire|net@798|||1800|pin@287||-51|-5|pin@288||-49|-5
Awire|net@800|||2700|pmos@24|g|-53|0|pin@289||-53|8
Awire|net@801|||0|pin@289||-53|8|pin@290||-61|8
Awire|net@803|||2700|nmos@32|g|-61|0|pin@290||-61|8
Awire|net@806|||900|pmos@30|g|-61|-10|pin@291||-61|-18
Awire|net@808|||0|pin@292||-53|-18|pin@291||-61|-18
Awire|net@809|||900|nmos@22|g|-53|-10|pin@292||-53|-18
Awire|net@816|||900|pmos@32|d|-49|-3|pin@288||-49|-5
Awire|net@817|||2700|nmos@34|d|-49|-7|pin@288||-49|-5
Awire|net@818|||900|nmos@34|s|-49|-11|gnd@1||-49|-13
Awire|net@819|||2700|pmos@32|s|-49|1|pwr@0||-49|4
Awire|net@820|||1800|pmos@32|g|-46|-1|pin@2||-44|-1
Awire|net@821|||1800|nmos@34|g|-46|-9|pin@1||-44|-9
Awire|net@822|||900|pmos@23|s|-40|-3|pin@293||-40|-5
Awire|net@823|||900|pin@293||-40|-5|nmos@23|s|-40|-7
Awire|net@824|||1800|pin@248||-42|-5|pin@293||-40|-5
Awire|net@825|||900|pmos@23|d|-36|-3|pin@294||-36|-5
Awire|net@826|||900|pin@294||-36|-5|nmos@23|d|-36|-7
Awire|net@827|||1800|pin@294||-36|-5|pin@227||-34|-5
Awire|net@828|||0|pin@139||-30|8|pin@295||-38|8
Awire|net@829|||2700|pmos@23|g|-38|0|pin@295||-38|8
Awire|net@830|||0|pin@137||-30|-18|pin@296||-38|-18
Awire|net@831|||0|pin@296||-38|-18|pin@292||-53|-18
Awire|net@832|||900|nmos@23|g|-38|-10|pin@296||-38|-18
Awire|net@838|||900|nmos@21|s|-28|-3|pin@299||-28|-5
Awire|net@839|||900|pin@299||-28|-5|pmos@22|s|-28|-7
Awire|net@843|||2700|pmos@22|d|-32|-7|pin@300||-32|-5
Awire|net@844|||2700|pin@300||-32|-5|nmos@21|d|-32|-3
Awire|net@845|||1800|pin@227||-34|-5|pin@300||-32|-5
Awire|net@846|||2700|gnd@8||-26|-19|nmos@36|s|-26|-17
Awire|net@847|||2700|nmos@36|d|-26|-13|nmos@35|s|-26|-11
Awire|net@848|||2700|nmos@35|d|-26|-7|pin@232||-26|-5
Awire|net@849|||1800|nmos@36|g|-23|-15|pin@265||-16|-15
Awire|net@850|||1800|nmos@35|g|-23|-9|pin@259||-14|-9
Awire|net@851|||0|pin@232||-26|-5|pin@299||-28|-5
Awire|net@859|||1800|pwr@4||-26|4|pin@303||-21|4
Awire|net@862|||900|pin@107||-16|23|pin@305||-16|7
Awire|net@863|||900|pin@305||-16|7|pin@265||-16|-15
Awire|net@864|||1800|pin@304||-23|7|pin@305||-16|7
Awire|net@871|||2700|pin@232||-26|-5|pmos@34|d|-26|-3
Awire|net@872|||2700|pmos@34|s|-26|1|pwr@4||-26|4
Awire|net@873|||2700|pmos@34|g|-23|-1|pin@304||-23|7
Awire|net@874|||900|pin@303||-21|4|pmos@35|s|-21|1
Awire|net@876|||2700|pin@259||-14|-9|pin@308||-14|-1
Awire|net@877|||2700|pin@308||-14|-1|pin@258||-14|35
Awire|net@878|||1800|pmos@35|g|-18|-1|pin@308||-14|-1
Awire|net@879|||1800|pin@232||-26|-5|pin@309||-21|-5
Awire|net@880|||1800|pin@309||-21|-5|conn@21|a|-13|-5
Awire|net@881|||900|pmos@35|d|-21|-3|pin@309||-21|-5
Awire|net@882|||2700|pmos@36|s|-27|29|pwr@5||-27|32
Awire|net@883|||900|pmos@36|d|-27|25|pin@104||-27|23
Awire|net@884|||2700|nmos@37|d|-27|21|pin@104||-27|23
Awire|net@885|||900|nmos@37|s|-27|17|gnd@5||-27|15
Awire|net@886|||0|nmos@37|g|-30|19|pin@69||-32|19
Awire|net@887|||0|pmos@36|g|-30|27|pin@247||-32|27
Awire|net@888|||2700|gnd@3||-49|12|nmos@39|s|-49|13
Awire|net@889|||2700|nmos@39|d|-49|17|nmos@38|s|-49|18
Awire|net@890|||2700|nmos@38|d|-49|22|pin@251||-49|23
Awire|net@891|||900|pmos@37|d|-49|24|pin@251||-49|23
Awire|net@892|||0|nmos@39|g|-52|15|pin@40||-55|15
Awire|net@893|||0|pmos@37|g|-52|26|pin@246||-55|26
Awire|net@894|||0|nmos@38|g|-52|20|pin@253||-60|20
Awire|net@895|||1800|pin@254||-46|26|pmos@38|g|-45|26
Awire|net@896|||900|pmos@38|d|-42|24|pin@252||-42|23
Awire|net@897|||2700|pmos@38|s|-42|28|pin@47||-42|31
Awire|net@898|||2700|pmos@37|s|-49|28|pwr@3||-49|31
Awire|net@907|||900|nmos@40|s|-99|-11|gnd@9||-99|-13
Awire|net@909|||0|nmos@40|g|-102|-9|pin@311||-104|-9
Awire|net@910|||0|pmos@39|g|-102|-1|pin@312||-104|-1
Awire|net@911|||2700|pmos@39|s|-99|1|pwr@8||-99|4
Awire|net@921|||2700|pin@311||-104|-9|pin@319||-104|-5
Awire|net@922|||2700|pin@319||-104|-5|pin@312||-104|-1
Awire|net@923|||1800|conn@22|y|-106|-5|pin@319||-104|-5
Awire|net@926|||900|nmos@41|s|-92|-11|gnd@10||-92|-13
Awire|net@927|||0|nmos@41|g|-95|-9|pin@320||-97|-9
Awire|net@928|||0|pmos@40|g|-95|-1|pin@321||-97|-1
Awire|net@929|||2700|pmos@40|s|-92|1|pwr@9||-92|4
Awire|net@935|||2700|nmos@40|d|-99|-7|pin@323||-99|-5
Awire|net@936|||2700|pin@323||-99|-5|pmos@39|d|-99|-3
Awire|net@937|||2700|pin@320||-97|-9|pin@324||-97|-5
Awire|net@938|||2700|pin@324||-97|-5|pin@321||-97|-1
Awire|net@939|||1800|pin@323||-99|-5|pin@324||-97|-5
Awire|net@940|||2700|nmos@41|d|-92|-7|pin@325||-92|-5
Awire|net@941|||2700|pin@325||-92|-5|pmos@40|d|-92|-3
Awire|net@942|||900|nmos@32|s|-63|-3|pin@326||-63|-5
Awire|net@943|||900|pin@326||-63|-5|pmos@30|s|-63|-7
Awire|net@944|||1800|pin@325||-92|-5|pin@326||-63|-5
Awire|net@949|||2700|nmos@30|d|-81|19|pin@329||-81|21
Awire|net@950|||2700|pin@329||-81|21|pmos@28|d|-81|23
Awire|net@954|||2700|pin@273||-96|17|pin@277||-96|21
Awire|net@964|||0|pin@295||-38|8|pin@289||-53|8
Awire|net@973|||0|pin@291||-61|-18|pin@338||-75|-18
Awire|net@975|||900|pin@335||-75|21|pin@338||-75|-18
Awire|net@976|||900|pin@266||-86|17|pin@339||-86|8
Awire|net@977|||1800|pin@339||-86|8|pin@290||-61|8
Eclkp|CLKIN|D5G2;X2;Y2;|conn@18|a|C
Ed|DIN|D5G2;X2;Y2;|conn@22|a|I
Eq|QOUT|D5G2;X2;Y2;|conn@20|a|O
Eqout|QOUTB|D5G2;X-2;Y2;|conn@21|y|O
Een|RSTB|D5G2;X2;Y2;|conn@19|a|I
E5V|VDD|D5G2;|pwr@3||P
X

# Cell dff_wEN_CLKInv;1{vhdl}
Cdff_wEN_CLKInv;1{vhdl}||artwork|1700641095085|1700660412987||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell dff_wEN_CLKInv{sch} --------------------,"entity dff_wEN_CLKInv is port(DIN, RSTB: in BIT; QOUT, QOUTB: out BIT; VDD: out ",    BIT; CLKIN: inout BIT);,  end dff_wEN_CLKInv;,"",architecture dff_wEN_CLKInv_BODY of dff_wEN_CLKInv is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal CLK, CLKB, gnd, net_161, net_566, net_637, net_794, net_847, net_889, net_927","    , net_940: BIT;","",begin,  gnd_1: ground port map(gnd);,  gnd_3: ground port map(gnd);,  gnd_5: ground port map(gnd);,  gnd_6: ground port map(gnd);,  gnd_7: ground port map(gnd);,  gnd_8: ground port map(gnd);,  gnd_9: ground port map(gnd);,  gnd_10: ground port map(gnd);,"  nmos_21: nMOStran port map(CLKB, QOUTB, net_566);","  nmos_22: nMOStran port map(CLK, net_794, net_637);","  nmos_23: nMOStran port map(CLK, net_161, net_566);","  nmos_30: nMOStran port map(CLKB, gnd, CLK);","  nmos_31: nMOStran port map(CLKIN, gnd, CLKB);","  nmos_32: nMOStran port map(CLKB, net_940, net_637);","  nmos_34: nMOStran port map(net_161, gnd, net_794);","  nmos_35: nMOStran port map(RSTB, net_847, QOUTB);","  nmos_36: nMOStran port map(QOUT, gnd, net_847);","  nmos_37: nMOStran port map(net_566, gnd, QOUT);","  nmos_38: nMOStran port map(RSTB, net_889, net_161);","  nmos_39: nMOStran port map(net_637, gnd, net_889);","  nmos_40: nMOStran port map(DIN, gnd, net_927);","  nmos_41: nMOStran port map(net_927, gnd, net_940);","  pmos_22: PMOStran port map(CLK, QOUTB, net_566);","  pmos_23: PMOStran port map(CLKB, net_161, net_566);","  pmos_24: PMOStran port map(CLKB, net_794, net_637);","  pmos_28: PMOStran port map(CLKB, VDD, CLK);","  pmos_29: PMOStran port map(CLKIN, VDD, CLKB);","  pmos_30: PMOStran port map(CLK, net_940, net_637);","  pmos_32: PMOStran port map(net_161, VDD, net_794);","  pmos_34: PMOStran port map(QOUT, VDD, QOUTB);","  pmos_35: PMOStran port map(RSTB, VDD, QOUTB);","  pmos_36: PMOStran port map(net_566, VDD, QOUT);","  pmos_37: PMOStran port map(net_637, VDD, net_161);","  pmos_38: PMOStran port map(RSTB, VDD, net_161);","  pmos_39: PMOStran port map(DIN, VDD, net_927);","  pmos_40: PMOStran port map(net_927, VDD, net_940);",  pwr_0: power port map(VDD);,  pwr_3: power port map(VDD);,  pwr_4: power port map(VDD);,  pwr_5: power port map(VDD);,  pwr_6: power port map(VDD);,  pwr_7: power port map(VDD);,  pwr_8: power port map(VDD);,  pwr_9: power port map(VDD);,end dff_wEN_CLKInv_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dff_wEN_type2;1{lay}
Cdff_wEN_type2;1{lay}||mocmos|1683028996334|1683028996340|
Ngeneric:Facet-Center|art@0||0|0||||AV
NN-Transistor|nmos@0||-41|-9|-1||RR|
NN-Transistor|nmos@5||-81|1|-1||RRR|
NN-Transistor|nmos@6||-59|1|-1||XRRR|
NN-Transistor|nmos@7||-51|35|-1||XRR|
NN-Transistor|nmos@8||17|-9|-1||RR|
NN-Transistor|nmos@9||-23|1|-1||XRRR|
NN-Transistor|nmos@10||-1|1|-1||XRRR|
NN-Transistor|nmos@11||7|35|-1||XRR|
NP-Transistor|pmos@0||-41|13|-1||YRR|2
NP-Transistor|pmos@4||-81|-13|-1||YRRR|2
NP-Transistor|pmos@5||-59|-13|-1||XYRRR|2
NP-Transistor|pmos@6||-51|57|-1||XYRR|2
NP-Transistor|pmos@7||-37|57|-1||XYRR|2
NP-Transistor|pmos@8||17|13|-1||YRR|2
NP-Transistor|pmos@9||-23|-13|-1||XYRRR|2
NP-Transistor|pmos@10||-1|-13|-1||XYRRR|2
NP-Transistor|pmos@11||-5|45|-1||XYRR|2
Ageneric:Unrouted|net@0|||FS2828|nmos@0|diff-top|-41|-12.75|nmos@7|diff-top|-51|31.25
Ageneric:Unrouted|net@1|||FS1800|nmos@0|diff-top|-41|-12.75|nmos@8|diff-top|17|-12.75
Ageneric:Unrouted|net@2|||FS2225|nmos@0|diff-top|-41|-12.75|nmos@11|diff-top|7|31.25
Ageneric:Unrouted|net@3|||FS2828|pmos@0|diff-top|-41|16.75|pmos@6|diff-top|-51|60.75
Ageneric:Unrouted|net@4|||FS2648|pmos@0|diff-top|-41|16.75|pmos@7|diff-top|-37|60.75
Ageneric:Unrouted|net@5|||FS1800|pmos@0|diff-top|-41|16.75|pmos@8|diff-top|17|16.75
Ageneric:Unrouted|net@6|||FS2216|pmos@0|diff-top|-41|16.75|pmos@11|diff-top|-5|48.75
Ageneric:Unrouted|net@7|||FS1800|nmos@5|poly-left|-81|4|nmos@10|poly-left|-1|4
Ageneric:Unrouted|net@8|||FS1377|nmos@5|poly-left|-81|4|pmos@5|poly-left|-59|-16
Ageneric:Unrouted|net@9|||FS1610|nmos@5|poly-left|-81|4|pmos@9|poly-left|-23|-16
Ageneric:Unrouted|net@10|||FS1800|nmos@6|poly-left|-59|4|nmos@9|poly-left|-23|4
Ageneric:Unrouted|net@11|||FS423|nmos@6|poly-left|-59|4|pmos@4|poly-left|-81|-16
Ageneric:Unrouted|net@12|||FS1610|nmos@6|poly-left|-59|4|pmos@10|poly-left|-1|-16
Ageneric:Unrouted|net@13|||FS900|nmos@5|diff-bottom|-84.75|1|pmos@4|diff-bottom|-84.75|-13
Ageneric:Unrouted|net@14|||FS2852|nmos@8|poly-left|20|-9|nmos@11|diff-bottom|7|38.75
Ageneric:Unrouted|net@15|||FS2700|nmos@8|poly-left|20|-9|pmos@8|poly-left|20|13
Ageneric:Unrouted|net@16|||FS2965|nmos@8|poly-left|20|-9|pmos@11|diff-bottom|-5|41.25
Ageneric:Unrouted|net@17|||FS2216|nmos@0|poly-left|-38|-9|nmos@9|diff-top|-26.75|1
Ageneric:Unrouted|net@18|||FS2700|nmos@0|poly-left|-38|-9|pmos@0|poly-left|-38|13
Ageneric:Unrouted|net@19|||FS1604|nmos@0|poly-left|-38|-9|pmos@9|diff-top|-26.75|-13
Ageneric:Unrouted|net@20|||FS1800|nmos@5|diff-top|-77.25|1|nmos@6|diff-top|-62.75|1
Ageneric:Unrouted|net@21|||FS2356|nmos@5|diff-top|-77.25|1|nmos@7|poly-left|-54|35
Ageneric:Unrouted|net@22|||FS900|nmos@5|diff-top|-77.25|1|pmos@4|diff-top|-77.25|-13
Ageneric:Unrouted|net@23|||FS1360|nmos@5|diff-top|-77.25|1|pmos@5|diff-top|-62.75|-13
Ageneric:Unrouted|net@24|||FS2475|nmos@5|diff-top|-77.25|1|pmos@6|poly-left|-54|57
Ageneric:Unrouted|net@25|||FS2364|nmos@5|diff-top|-77.25|1|pmos@7|poly-left|-40|57
Ageneric:Unrouted|net@26|||FS3363|nmos@0|diff-bottom|-41|-5.25|nmos@6|diff-bottom|-55.25|1
Ageneric:Unrouted|net@27|||FS2700|nmos@0|diff-bottom|-41|-5.25|pmos@0|diff-bottom|-41|9.25
Ageneric:Unrouted|net@28|||FS285|nmos@0|diff-bottom|-41|-5.25|pmos@5|diff-bottom|-55.25|-13
Ageneric:Unrouted|net@29|||FS1800|nmos@9|diff-bottom|-19.25|1|nmos@10|diff-top|-4.75|1
Ageneric:Unrouted|net@30|||FS2356|nmos@9|diff-bottom|-19.25|1|nmos@11|poly-left|4|35
Ageneric:Unrouted|net@31|||FS900|nmos@9|diff-bottom|-19.25|1|pmos@9|diff-bottom|-19.25|-13
Ageneric:Unrouted|net@32|||FS1360|nmos@9|diff-bottom|-19.25|1|pmos@10|diff-top|-4.75|-13
Ageneric:Unrouted|net@33|||FS2557|nmos@9|diff-bottom|-19.25|1|pmos@11|poly-left|-8|45
Ageneric:Unrouted|net@34|||FS3363|nmos@8|diff-bottom|17|-5.25|nmos@10|diff-bottom|2.75|1
Ageneric:Unrouted|net@35|||FS2700|nmos@8|diff-bottom|17|-5.25|pmos@8|diff-bottom|17|9.25
Ageneric:Unrouted|net@36|||FS285|nmos@8|diff-bottom|17|-5.25|pmos@10|diff-bottom|2.75|-13
Ageneric:Unrouted|net@37|||FS2700|nmos@7|diff-bottom|-51|38.75|pmos@6|diff-bottom|-51|53.25
Ageneric:Unrouted|net@38|||FS2260|nmos@7|diff-bottom|-51|38.75|pmos@7|diff-bottom|-37|53.25
ECLKN||D5G2;|nmos@5|poly-left|O
ECLKP||D5G2;|nmos@6|poly-left|O
ED||D5G2;X1;|nmos@5|diff-bottom|I
EQ||D5G2;|nmos@8|poly-left|O
X

# Cell dff_wEN_type2;1{net.als}
Cdff_wEN_type2;1{net.als}||artwork|1683006074034|1684875758686||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue May 23, 2023 23:02:38",#-------------------------------------------------,"","model dff_wEN_type2(d, en, q, clkn, clkp)",gnd_1: ground(gnd),gnd_3: ground(gnd),gnd_4: ground(gnd),gnd_6: ground(gnd),"nmos_0: nMOStran(q, net_760, gnd)","nmos_8: nMOStran(net_687, net_823, q)","nmos_16: nMOStran(clkn, net_495, d)","nmos_23: nMOStran(clkp, net_495, net_662)","nmos_25: nMOStran(en, net_823, gnd)","nmos_26: nMOStran(net_495, net_814, gnd)","nmos_29: nMOStran(net_814, net_662, net_871)","nmos_30: nMOStran(en, net_871, gnd)","nmos_31: nMOStran(clkp, net_687, net_814)","nmos_32: nMOStran(clkn, net_687, net_760)","pmos_0: PMOStran(q, net_760, vdd)","pmos_6: PMOStran(en, net_662, vdd)","pmos_7: PMOStran(net_814, net_662, vdd)","pmos_8: PMOStran(en, q, vdd)","pmos_17: PMOStran(clkp, net_495, d)","pmos_23: PMOStran(clkn, net_495, net_662)","pmos_25: PMOStran(net_687, q, vdd)","pmos_26: PMOStran(net_495, net_814, vdd)","pmos_29: PMOStran(clkp, net_687, net_760)","pmos_30: PMOStran(clkn, net_687, net_814)",pwr_0: power(vdd),pwr_3: power(vdd),pwr_4: power(vdd),pwr_6: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dff_wEN_type2;1{sch}
Cdff_wEN_type2;1{sch}||schematic|1683004499162|1684875717266|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@10||-98|9||||
NOff-Page|conn@15||-26|-5||||
NOff-Page|conn@17||-98|-5||||
NOff-Page|conn@18||-98|-21||||
NOff-Page|conn@19||-98|5||||
NGround|gnd@1||-47|-13|||X|
NGround|gnd@3||-76|-18||||
NGround|gnd@4||-37|-18|||X|
NGround|gnd@6||-63|-13||||
NTransistor|nmos@0||-45|-8|||XYR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@8||-39|-8|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@16||-92|-1|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@23||-84|-9|||Y||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@25||-35|-13|||XYR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@26||-65|-8|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@29||-74|-8|||XYR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@30||-78|-13|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@31||-59|-9|||RR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@32||-51|-1|||XYRR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NWire_Pin|pin@1||-43|-8|||X|
NWire_Pin|pin@2||-43|-2|||X|
NWire_Pin|pin@137||-51|-21||||
NWire_Pin|pin@139||-51|9||||
NWire_Pin|pin@176||-92|-21||||
NWire_Pin|pin@177||-92|9||||
NWire_Pin|pin@207||-86|-5||||
NWire_Pin|pin@208||-90|-5||||
NWire_Pin|pin@232||-34|-5||||
NWire_Pin|pin@236||-57|-5||||
NWire_Pin|pin@237||-53|-5||||
NWire_Pin|pin@239||-94|-5||||
NWire_Pin|pin@240||-84|9||||
NWire_Pin|pin@245||-84|-21||||
NWire_Pin|pin@251||-76|-5||||
NWire_Pin|pin@260||-37|-5||||
NWire_Pin|pin@261||-37|2||||
NWire_Pin|pin@262||-41|-2||||
NWire_Pin|pin@267||-67|-8||||
NWire_Pin|pin@272||-67|-2||||
NWire_Pin|pin@274||-88|-5||||
NWire_Pin|pin@276||-88|12||||
NWire_Pin|pin@289||-49|-5||||
NWire_Pin|pin@290||-47|-5||||
NWire_Pin|pin@291||-55|-5||||
NWire_Pin|pin@292||-55|12||||
NWire_Pin|pin@294||-30|-2||||
NWire_Pin|pin@296||-43|-5||||
NWire_Pin|pin@297||-41|12||||
NWire_Pin|pin@302||-73|-5||||
NWire_Pin|pin@303||-73|2||||
NWire_Pin|pin@311||-67|12||||
NWire_Pin|pin@312||-63|-5||||
NWire_Pin|pin@313||-61|-5||||
NWire_Pin|pin@314||-30|5||||
NWire_Pin|pin@315||-41|-8||||
NWire_Pin|pin@316||-30|-13||||
NWire_Pin|pin@317||-69|-2||||
NWire_Pin|pin@320||-82|-5||||
NWire_Pin|pin@325||-80|-2||||
NWire_Pin|pin@326||-80|5||||
NWire_Pin|pin@327||-80|-13||||
NWire_Pin|pin@328||-69|-8||||
NWire_Pin|pin@329||-69|-5||||
NWire_Pin|pin@330||-59|-21||||
NWire_Pin|pin@331||-59|9||||
NTransistor|pmos@0||-45|-2|||XR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@6||-78|-2|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@7||-71|-2|||XR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@8||-32|-2|||XR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@17||-92|-9|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@23||-84|-1|||XYRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@25||-39|-2|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@26||-65|-2|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@29||-51|-9|||Y|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@30||-59|-1|||X|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NPower|pwr@0||-47|2|||X|
NPower|pwr@3||-76|2||||
NPower|pwr@4||-34|2|||X|
NPower|pwr@6||-63|2||||
Awire|net@29|||0|pin@2||-43|-2|pmos@0|g|-44|-2
Awire|net@36|||1800|nmos@0|g|-44|-8|pin@1||-43|-8
Awire|net@408|||900|pmos@17|g|-92|-10|pin@176||-92|-21
Awire|net@411|||2700|nmos@16|g|-92|0|pin@177||-92|9
Awire|net@495|||2700|pin@208||-90|-5|nmos@16|s|-90|-3
Awire|net@496|||900|pin@208||-90|-5|pmos@17|s|-90|-7
Awire|net@539|||900|pwr@0||-47|2|pmos@0|d|-47|0
Awire|net@542|||2700|gnd@1||-47|-11|nmos@0|d|-47|-10
Awire|net@551|||2700|pmos@6|d|-76|0|pwr@3||-76|2
Awire|net@561|||2700|pmos@8|d|-34|0|pwr@4||-34|2
Awire|net@577|||2700|pin@232||-34|-5|pmos@8|s|-34|-4
Awire|net@601|||900|nmos@16|d|-94|-3|pin@239||-94|-5
Awire|net@602|||900|pin@239||-94|-5|pmos@17|d|-94|-7
Awire|net@603|||1800|conn@17|y|-96|-5|pin@239||-94|-5
Awire|net@609|||900|pmos@23|s|-86|-3|pin@207||-86|-5
Awire|net@611|||1800|pin@177||-92|9|pin@240||-84|9
Awire|net@613|||2700|pmos@23|g|-84|0|pin@240||-84|9
Awire|net@627|||900|pin@207||-86|-5|nmos@23|s|-86|-7
Awire|net@629|||0|pin@177||-92|9|conn@10|y|-96|9
Awire|net@631|||0|pin@245||-84|-21|pin@176||-92|-21
Awire|net@632|||900|nmos@23|g|-84|-10|pin@245||-84|-21
Awire|net@633|||0|pin@176||-92|-21|conn@18|y|-96|-21
Awire|net@662|||2700|pin@251||-76|-5|pmos@6|s|-76|-4
Awire|net@673|||900|nmos@25|d|-37|-15|gnd@4||-37|-16
Awire|net@682|||0|pin@232||-34|-5|pin@260||-37|-5
Awire|net@684|||900|pmos@25|s|-37|-4|pin@260||-37|-5
Awire|net@685|||2700|pmos@25|d|-37|0|pin@261||-37|2
Awire|net@686|||1800|pin@261||-37|2|pwr@4||-34|2
Awire|net@687|||0|pmos@25|g|-40|-2|pin@262||-41|-2
Awire|net@698|||0|nmos@26|g|-66|-8|pin@267||-67|-8
Awire|net@702|||2700|gnd@6||-63|-11|nmos@26|d|-63|-10
Awire|net@703|||900|pwr@6||-63|2|pmos@26|d|-63|0
Awire|net@712|||0|pmos@26|g|-66|-2|pin@272||-67|-2
Awire|net@714|||0|pin@207||-86|-5|pin@274||-88|-5
Awire|net@715|||0|pin@274||-88|-5|pin@208||-90|-5
Awire|net@720|||900|pin@276||-88|12|pin@274||-88|-5
Awire|net@760|||900|pmos@0|s|-47|-4|pin@290||-47|-5
Awire|net@761|||900|pin@290||-47|-5|nmos@0|s|-47|-6
Awire|net@762|||1800|pin@289||-49|-5|pin@290||-47|-5
Awire|net@763|||1800|pin@236||-57|-5|pin@291||-55|-5
Awire|net@764|||1800|pin@291||-55|-5|pin@237||-53|-5
Awire|net@765|||2700|pin@291||-55|-5|pin@292||-55|12
Awire|net@774|||900|pin@2||-43|-2|pin@296||-43|-5
Awire|net@775|||900|pin@296||-43|-5|pin@1||-43|-8
Awire|net@776|||0|pin@260||-37|-5|pin@296||-43|-5
Awire|net@777|||1800|pin@232||-34|-5|conn@15|a|-28|-5
Awire|net@778|||1800|pin@292||-55|12|pin@297||-41|12
Awire|net@780|||2700|pin@262||-41|-2|pin@297||-41|12
Awire|net@783|||900|pin@260||-37|-5|nmos@8|d|-37|-6
Awire|net@788|||1800|pmos@8|g|-31|-2|pin@294||-30|-2
Awire|net@790|||1800|pin@251||-76|-5|pin@302||-73|-5
Awire|net@792|||900|pmos@7|s|-73|-4|pin@302||-73|-5
Awire|net@794|||0|pin@303||-73|2|pwr@3||-76|2
Awire|net@795|||2700|pmos@7|d|-73|0|pin@303||-73|2
Awire|net@809|||2700|pin@267||-67|-8|pin@272||-67|-2
Awire|net@812|||1800|pin@276||-88|12|pin@311||-67|12
Awire|net@813|||900|pin@311||-67|12|pin@272||-67|-2
Awire|net@814|||900|pmos@26|s|-63|-4|pin@312||-63|-5
Awire|net@815|||900|pin@312||-63|-5|nmos@26|s|-63|-6
Awire|net@820|||900|pin@314||-30|5|pin@294||-30|-2
Awire|net@821|||900|pin@262||-41|-2|pin@315||-41|-8
Awire|net@822|||1800|pin@315||-41|-8|nmos@8|g|-40|-8
Awire|net@823|||900|nmos@8|s|-37|-10|nmos@25|s|-37|-11
Awire|net@824|||900|pin@294||-30|-2|pin@316||-30|-13
Awire|net@826|||0|pin@316||-30|-13|nmos@25|g|-34|-13
Awire|net@830|||1800|pmos@7|g|-70|-2|pin@317||-69|-2
Awire|net@851|||900|pmos@23|d|-82|-3|pin@320||-82|-5
Awire|net@852|||900|pin@320||-82|-5|nmos@23|d|-82|-7
Awire|net@853|||0|pin@251||-76|-5|pin@320||-82|-5
Awire|net@863|||0|pmos@6|g|-79|-2|pin@325||-80|-2
Awire|net@864|||1800|conn@19|y|-96|5|pin@326||-80|5
Awire|net@866|||2700|pin@325||-80|-2|pin@326||-80|5
Awire|net@868|||2700|pin@327||-80|-13|pin@325||-80|-2
Awire|net@869|||1800|pin@327||-80|-13|nmos@30|g|-79|-13
Awire|net@870|||2700|gnd@3||-76|-16|nmos@30|d|-76|-15
Awire|net@871|||2700|nmos@30|s|-76|-11|nmos@29|d|-76|-10
Awire|net@872|||2700|nmos@29|s|-76|-6|pin@251||-76|-5
Awire|net@873|||0|pin@314||-30|5|pin@326||-80|5
Awire|net@874|||1800|nmos@29|g|-73|-8|pin@328||-69|-8
Awire|net@876|||1800|pin@312||-63|-5|pin@313||-61|-5
Awire|net@877|||2700|pin@328||-69|-8|pin@329||-69|-5
Awire|net@878|||2700|pin@329||-69|-5|pin@317||-69|-2
Awire|net@879|||0|pin@312||-63|-5|pin@329||-69|-5
Awire|net@881|||0|pin@137||-51|-21|pin@330||-59|-21
Awire|net@882|||0|pin@330||-59|-21|pin@245||-84|-21
Awire|net@883|||900|nmos@31|g|-59|-10|pin@330||-59|-21
Awire|net@884|||900|pmos@29|g|-51|-10|pin@137||-51|-21
Awire|net@885|||2700|nmos@31|d|-61|-7|pin@313||-61|-5
Awire|net@886|||2700|nmos@31|s|-57|-7|pin@236||-57|-5
Awire|net@887|||2700|pmos@29|s|-53|-7|pin@237||-53|-5
Awire|net@888|||2700|pmos@29|d|-49|-7|pin@289||-49|-5
Awire|net@890|||900|nmos@32|s|-53|-3|pin@237||-53|-5
Awire|net@891|||900|nmos@32|d|-49|-3|pin@289||-49|-5
Awire|net@892|||2700|nmos@32|g|-51|0|pin@139||-51|9
Awire|net@893|||0|pin@139||-51|9|pin@331||-59|9
Awire|net@894|||0|pin@331||-59|9|pin@240||-84|9
Awire|net@895|||2700|pmos@30|g|-59|0|pin@331||-59|9
Awire|net@896|||900|pmos@30|s|-57|-3|pin@236||-57|-5
Awire|net@897|||900|pmos@30|d|-61|-3|pin@313||-61|-5
Eclkn||D5G2;X2;Y2;|conn@10|a|C
Eclkp||D5G2;X2;Y2;|conn@18|a|C
Ed||D5G2;X2;Y2;|conn@17|a|I
Een||D5G2;X2;Y2;|conn@19|a|I
Eqout|q|D5G2;X-2;Y2;|conn@15|y|O
X

# Cell dff_wEN_type2;1{vhdl}
Cdff_wEN_type2;1{vhdl}||artwork|1683006074026|1684875723879||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell dff_wEN_type2{sch} --------------------,"entity dff_wEN_type2 is port(d, en: in BIT; q: out BIT; clkn, clkp: inout ",    BIT);,  end dff_wEN_type2;,"",architecture dff_wEN_type2_BODY of dff_wEN_type2 is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_495, net_662, net_687, net_760, net_814, net_823, net_871, vdd",    : BIT;,"",begin,  gnd_1: ground port map(gnd);,  gnd_3: ground port map(gnd);,  gnd_4: ground port map(gnd);,  gnd_6: ground port map(gnd);,"  nmos_0: nMOStran port map(q, net_760, gnd);","  nmos_8: nMOStran port map(net_687, net_823, q);","  nmos_16: nMOStran port map(clkn, net_495, d);","  nmos_23: nMOStran port map(clkp, net_495, net_662);","  nmos_25: nMOStran port map(en, net_823, gnd);","  nmos_26: nMOStran port map(net_495, net_814, gnd);","  nmos_29: nMOStran port map(net_814, net_662, net_871);","  nmos_30: nMOStran port map(en, net_871, gnd);","  nmos_31: nMOStran port map(clkp, net_687, net_814);","  nmos_32: nMOStran port map(clkn, net_687, net_760);","  pmos_0: PMOStran port map(q, net_760, vdd);","  pmos_6: PMOStran port map(en, net_662, vdd);","  pmos_7: PMOStran port map(net_814, net_662, vdd);","  pmos_8: PMOStran port map(en, q, vdd);","  pmos_17: PMOStran port map(clkp, net_495, d);","  pmos_23: PMOStran port map(clkn, net_495, net_662);","  pmos_25: PMOStran port map(net_687, q, vdd);","  pmos_26: PMOStran port map(net_495, net_814, vdd);","  pmos_29: PMOStran port map(clkp, net_687, net_760);","  pmos_30: PMOStran port map(clkn, net_687, net_814);",  pwr_0: power port map(vdd);,  pwr_3: power port map(vdd);,  pwr_4: power port map(vdd);,  pwr_6: power port map(vdd);,end dff_wEN_type2_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dff_wEN_type3;1{net.als}
Cdff_wEN_type3;1{net.als}||artwork|1684871641231|1684876401532||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue May 23, 2023 23:13:21",#-------------------------------------------------,"","model dff_wEN_type3(d, en, q, clkn, clkp)",gnd_1: ground(gnd),gnd_4: ground(gnd),gnd_7: ground(gnd),gnd_8: ground(gnd),"nmos_0: nMOStran(net_36, net_1026, gnd)","nmos_25: nMOStran(en, net_36, net_961)","nmos_28: nMOStran(clkn, net_687, d)","nmos_29: nMOStran(q, net_885, gnd)","nmos_32: nMOStran(en, net_869, net_885)","nmos_33: nMOStran(net_871, q, gnd)","nmos_34: nMOStran(net_687, net_961, gnd)","nmos_35: nMOStran(clkp, net_687, net_1026)","nmos_36: nMOStran(clkn, net_871, net_869)","nmos_37: nMOStran(clkp, net_871, net_36)","pmos_8: PMOStran(en, net_36, vdd)","pmos_25: PMOStran(net_687, net_36, vdd)","pmos_28: PMOStran(clkn, net_687, net_1026)","pmos_29: PMOStran(en, net_869, vdd)","pmos_30: PMOStran(q, net_869, vdd)","pmos_33: PMOStran(net_871, q, vdd)","pmos_34: PMOStran(net_36, net_1026, vdd)","pmos_35: PMOStran(clkp, net_687, d)","pmos_36: PMOStran(clkp, net_871, net_869)","pmos_37: PMOStran(clkn, net_871, net_36)",pwr_0: power(vdd),pwr_4: power(vdd),pwr_7: power(vdd),pwr_8: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell dff_wEN_type3;1{sch}
Cdff_wEN_type3;1{sch}||schematic|1683004499162|1684876118666|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@10||-76|9||||
NOff-Page|conn@15||-4|-18||||
NOff-Page|conn@17||-76|-5||||
NOff-Page|conn@18||-76|-21||||
NOff-Page|conn@19||-76|5||||
NGround|gnd@1||-58|-13|||X|
NGround|gnd@4||-48|-18|||X|
NGround|gnd@7||-20|-18||||
NGround|gnd@8||-9|-13|||X|
NTransistor|nmos@0||-56|-8|||XYR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@25||-46|-8|||XYR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@28||-70|-1|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@29||-18|-13|||XYR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@32||-22|-8|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@33||-7|-8|||XYR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@34||-50|-13|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@35||-62|-9|||Y||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@36||-29|-1|||||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@37||-37|-9|||XY||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NWire_Pin|pin@1||-54|-8|||X|
NWire_Pin|pin@2||-54|-2|||X|
NWire_Pin|pin@139||-62|9||||
NWire_Pin|pin@232||-45|-5||||
NWire_Pin|pin@260||-48|-5||||
NWire_Pin|pin@261||-48|2||||
NWire_Pin|pin@262||-52|-2||||
NWire_Pin|pin@292||-66|12||||
NWire_Pin|pin@296||-54|-5||||
NWire_Pin|pin@297||-52|12||||
NWire_Pin|pin@319||-70|9||||
NWire_Pin|pin@320||-52|-13||||
NWire_Pin|pin@324||-31|-5||||
NWire_Pin|pin@325||-35|-5||||
NWire_Pin|pin@327||-29|9||||
NWire_Pin|pin@328||-29|-21||||
NWire_Pin|pin@329||-24|-2||||
NWire_Pin|pin@330||-20|-5||||
NWire_Pin|pin@331||-5|-8|||X|
NWire_Pin|pin@332||-5|-2|||X|
NWire_Pin|pin@335||-24|-8||||
NWire_Pin|pin@338||-17|-5||||
NWire_Pin|pin@339||-17|2||||
NWire_Pin|pin@340||-13|-13||||
NWire_Pin|pin@347||-39|-5||||
NWire_Pin|pin@354||-13|-18||||
NWire_Pin|pin@359||-33|12||||
NWire_Pin|pin@360||-3|12||||
NWire_Pin|pin@361||-3|-5||||
NWire_Pin|pin@362||-5|-5||||
NWire_Pin|pin@365||-33|-5||||
NWire_Pin|pin@367||-41|5||||
NWire_Pin|pin@368||-41|-8||||
NWire_Pin|pin@369||-41|-2||||
NWire_Pin|pin@374||-24|5||||
NWire_Pin|pin@375||-13|-2||||
NWire_Pin|pin@378||-27|-5||||
NWire_Pin|pin@379||-9|-5||||
NWire_Pin|pin@380||-13|-5||||
NWire_Pin|pin@383||-60|-5||||
NWire_Pin|pin@384||-58|-5||||
NWire_Pin|pin@385||-64|-5||||
NWire_Pin|pin@386||-68|-5||||
NWire_Pin|pin@387||-72|-5||||
NWire_Pin|pin@388||-66|-5||||
NWire_Pin|pin@391||-62|-21||||
NWire_Pin|pin@392||-70|-21||||
NWire_Pin|pin@393||-37|9||||
NWire_Pin|pin@394||-37|-21||||
NTransistor|pmos@8||-43|-2|||XR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@25||-50|-2|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@28||-62|-1|||XYRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@29||-22|-2|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@30||-15|-2|||XR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@33||-7|-2|||XR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@34||-56|-2|||XR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@35||-70|-9|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@36||-29|-9|||Y|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@37||-37|-1|||YRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NPower|pwr@0||-58|2|||X|
NPower|pwr@4||-45|2|||X|
NPower|pwr@7||-20|2||||
NPower|pwr@8||-9|2|||X|
Awire|net@36|||1800|nmos@0|g|-55|-8|pin@1||-54|-8
Awire|net@542|||2700|gnd@1||-58|-11|nmos@0|d|-58|-10
Awire|net@561|||2700|pmos@8|d|-45|0|pwr@4||-45|2
Awire|net@577|||2700|pin@232||-45|-5|pmos@8|s|-45|-4
Awire|net@682|||0|pin@232||-45|-5|pin@260||-48|-5
Awire|net@684|||900|pmos@25|s|-48|-4|pin@260||-48|-5
Awire|net@685|||2700|pmos@25|d|-48|0|pin@261||-48|2
Awire|net@686|||1800|pin@261||-48|2|pwr@4||-45|2
Awire|net@687|||0|pmos@25|g|-51|-2|pin@262||-52|-2
Awire|net@774|||900|pin@2||-54|-2|pin@296||-54|-5
Awire|net@775|||900|pin@296||-54|-5|pin@1||-54|-8
Awire|net@776|||0|pin@260||-48|-5|pin@296||-54|-5
Awire|net@778|||1800|pin@292||-66|12|pin@297||-52|12
Awire|net@780|||2700|pin@262||-52|-2|pin@297||-52|12
Awire|net@845|||0|pin@139||-62|9|pin@319||-70|9
Awire|net@847|||2700|nmos@28|g|-70|0|pin@319||-70|9
Awire|net@848|||2700|pmos@28|g|-62|0|pin@139||-62|9
Awire|net@851|||2700|nmos@25|s|-48|-6|pin@260||-48|-5
Awire|net@852|||900|pin@262||-52|-2|pin@320||-52|-13
Awire|net@861|||0|pin@319||-70|9|conn@10|y|-74|9
Awire|net@868|||0|pmos@29|g|-23|-2|pin@329||-24|-2
Awire|net@869|||2700|nmos@32|s|-20|-6|pin@330||-20|-5
Awire|net@870|||2700|pin@330||-20|-5|pmos@29|s|-20|-4
Awire|net@871|||1800|nmos@33|g|-6|-8|pin@331||-5|-8
Awire|net@872|||2700|gnd@8||-9|-11|nmos@33|d|-9|-10
Awire|net@873|||900|pwr@8||-9|2|pmos@33|d|-9|0
Awire|net@874|||1800|pmos@33|g|-6|-2|pin@332||-5|-2
Awire|net@879|||1800|pin@335||-24|-8|nmos@32|g|-23|-8
Awire|net@885|||900|nmos@32|d|-20|-10|nmos@29|s|-20|-11
Awire|net@887|||1800|pin@330||-20|-5|pin@338||-17|-5
Awire|net@888|||900|pmos@30|s|-17|-4|pin@338||-17|-5
Awire|net@889|||0|pin@339||-17|2|pwr@7||-20|2
Awire|net@890|||2700|pmos@30|d|-17|0|pin@339||-17|2
Awire|net@891|||1800|nmos@29|g|-17|-13|pin@340||-13|-13
Awire|net@897|||2700|gnd@7||-20|-16|nmos@29|d|-20|-15
Awire|net@901|||2700|pmos@29|d|-20|0|pwr@7||-20|2
Awire|net@912|||1800|pin@232||-45|-5|pin@347||-39|-5
Awire|net@949|||1800|pin@359||-33|12|pin@360||-3|12
Awire|net@950|||900|pin@360||-3|12|pin@361||-3|-5
Awire|net@952|||2700|pin@362||-5|-5|pin@332||-5|-2
Awire|net@953|||0|pin@361||-3|-5|pin@362||-5|-5
Awire|net@954|||2700|pin@331||-5|-8|pin@362||-5|-5
Awire|net@955|||2700|pin@362||-5|-5|pin@362||-5|-5
Awire|net@956|||0|nmos@34|g|-51|-13|pin@320||-52|-13
Awire|net@957|||2700|gnd@4||-48|-16|nmos@34|d|-48|-15
Awire|net@961|||2700|nmos@34|s|-48|-11|nmos@25|d|-48|-10
Awire|net@965|||0|pin@324||-31|-5|pin@365||-33|-5
Awire|net@966|||0|pin@365||-33|-5|pin@325||-35|-5
Awire|net@967|||900|pin@359||-33|12|pin@365||-33|-5
Awire|net@974|||1800|conn@19|y|-74|5|pin@367||-41|5
Awire|net@977|||0|pin@368||-41|-8|nmos@25|g|-45|-8
Awire|net@978|||900|pin@367||-41|5|pin@369||-41|-2
Awire|net@979|||900|pin@369||-41|-2|pin@368||-41|-8
Awire|net@980|||1800|pmos@8|g|-42|-2|pin@369||-41|-2
Awire|net@985|||0|conn@15|a|-6|-18|pin@354||-13|-18
Awire|net@986|||900|pin@329||-24|-2|pin@335||-24|-8
Awire|net@994|||1800|pin@367||-41|5|pin@374||-24|5
Awire|net@995|||900|pin@374||-24|5|pin@329||-24|-2
Awire|net@998|||1800|pmos@30|g|-14|-2|pin@375||-13|-2
Awire|net@1001|||900|pin@340||-13|-13|pin@354||-13|-18
Awire|net@1012|||1800|pin@378||-27|-5|pin@330||-20|-5
Awire|net@1014|||900|pmos@33|s|-9|-4|pin@379||-9|-5
Awire|net@1015|||900|pin@379||-9|-5|nmos@33|s|-9|-6
Awire|net@1016|||0|pin@379||-9|-5|pin@380||-13|-5
Awire|net@1017|||2700|pin@380||-13|-5|pin@375||-13|-2
Awire|net@1018|||900|pin@380||-13|-5|pin@340||-13|-13
Awire|net@1019|||900|pwr@0||-58|2|pmos@34|d|-58|0
Awire|net@1021|||1800|pmos@34|g|-55|-2|pin@2||-54|-2
Awire|net@1026|||900|pmos@28|d|-60|-3|pin@383||-60|-5
Awire|net@1028|||900|pmos@34|s|-58|-4|pin@384||-58|-5
Awire|net@1029|||900|pin@384||-58|-5|nmos@0|s|-58|-6
Awire|net@1030|||1800|pin@383||-60|-5|pin@384||-58|-5
Awire|net@1031|||900|pmos@28|s|-64|-3|pin@385||-64|-5
Awire|net@1034|||2700|pin@386||-68|-5|nmos@28|s|-68|-3
Awire|net@1036|||900|nmos@28|d|-72|-3|pin@387||-72|-5
Awire|net@1038|||1800|conn@17|y|-74|-5|pin@387||-72|-5
Awire|net@1039|||0|pin@385||-64|-5|pin@388||-66|-5
Awire|net@1040|||0|pin@388||-66|-5|pin@386||-68|-5
Awire|net@1041|||900|pin@292||-66|12|pin@388||-66|-5
Awire|net@1046|||2700|pmos@35|s|-68|-7|pin@386||-68|-5
Awire|net@1047|||2700|pmos@35|d|-72|-7|pin@387||-72|-5
Awire|net@1050|||900|nmos@35|g|-62|-10|pin@391||-62|-21
Awire|net@1051|||1800|conn@18|y|-74|-21|pin@392||-70|-21
Awire|net@1052|||1800|pin@392||-70|-21|pin@391||-62|-21
Awire|net@1053|||900|pmos@35|g|-70|-10|pin@392||-70|-21
Awire|net@1054|||2700|nmos@35|s|-64|-7|pin@385||-64|-5
Awire|net@1055|||2700|nmos@35|d|-60|-7|pin@383||-60|-5
Awire|net@1058|||2700|nmos@36|g|-29|0|pin@327||-29|9
Awire|net@1059|||1800|pin@139||-62|9|pin@393||-37|9
Awire|net@1060|||1800|pin@393||-37|9|pin@327||-29|9
Awire|net@1061|||2700|pmos@37|g|-37|0|pin@393||-37|9
Awire|net@1062|||0|pin@328||-29|-21|pin@394||-37|-21
Awire|net@1063|||0|pin@394||-37|-21|pin@391||-62|-21
Awire|net@1064|||900|nmos@37|g|-37|-10|pin@394||-37|-21
Awire|net@1065|||900|pmos@36|g|-29|-10|pin@328||-29|-21
Awire|net@1066|||2700|nmos@37|s|-35|-7|pin@325||-35|-5
Awire|net@1067|||2700|pin@325||-35|-5|pmos@37|s|-35|-3
Awire|net@1068|||900|pmos@37|d|-39|-3|pin@347||-39|-5
Awire|net@1070|||900|nmos@36|s|-31|-3|pin@324||-31|-5
Awire|net@1071|||900|pin@324||-31|-5|pmos@36|s|-31|-7
Awire|net@1072|||900|nmos@36|d|-27|-3|pin@378||-27|-5
Awire|net@1073|||2700|pmos@36|d|-27|-7|pin@378||-27|-5
Awire|net@1074|||2700|nmos@37|d|-39|-7|pin@347||-39|-5
Eclkn||D5G2;X2;Y2;|conn@10|a|C
Eclkp||D5G2;X2;Y2;|conn@18|a|C
Ed||D5G2;X2;Y2;|conn@17|a|I
Een||D5G2;X2;Y2;|conn@19|a|I
Eqout|q|D5G2;X-2;Y2;|conn@15|y|O
X

# Cell dff_wEN_type3;1{vhdl}
Cdff_wEN_type3;1{vhdl}||artwork|1684871641228|1684876146889||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell dff_wEN_type3{sch} --------------------,"entity dff_wEN_type3 is port(d, en: in BIT; q: out BIT; clkn, clkp: inout ",    BIT);,  end dff_wEN_type3;,"",architecture dff_wEN_type3_BODY of dff_wEN_type3 is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_1026, net_36, net_687, net_869, net_871, net_885, net_961, vdd",    : BIT;,"",begin,  gnd_1: ground port map(gnd);,  gnd_4: ground port map(gnd);,  gnd_7: ground port map(gnd);,  gnd_8: ground port map(gnd);,"  nmos_0: nMOStran port map(net_36, net_1026, gnd);","  nmos_25: nMOStran port map(en, net_36, net_961);","  nmos_28: nMOStran port map(clkn, net_687, d);","  nmos_29: nMOStran port map(q, net_885, gnd);","  nmos_32: nMOStran port map(en, net_869, net_885);","  nmos_33: nMOStran port map(net_871, q, gnd);","  nmos_34: nMOStran port map(net_687, net_961, gnd);","  nmos_35: nMOStran port map(clkp, net_687, net_1026);","  nmos_36: nMOStran port map(clkn, net_871, net_869);","  nmos_37: nMOStran port map(clkp, net_871, net_36);","  pmos_8: PMOStran port map(en, net_36, vdd);","  pmos_25: PMOStran port map(net_687, net_36, vdd);","  pmos_28: PMOStran port map(clkn, net_687, net_1026);","  pmos_29: PMOStran port map(en, net_869, vdd);","  pmos_30: PMOStran port map(q, net_869, vdd);","  pmos_33: PMOStran port map(net_871, q, vdd);","  pmos_34: PMOStran port map(net_36, net_1026, vdd);","  pmos_35: PMOStran port map(clkp, net_687, d);","  pmos_36: PMOStran port map(clkp, net_871, net_869);","  pmos_37: PMOStran port map(clkn, net_871, net_36);",  pwr_0: power port map(vdd);,  pwr_4: power port map(vdd);,  pwr_7: power port map(vdd);,  pwr_8: power port map(vdd);,end dff_wEN_type3_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell inverter;1{lay}
Cinverter;1{lay}||mocmos|1700824838833|1700824838834|
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell latch;1{lay}
Clatch;1{lay}||mocmos|1683028996334|1683028996340|
Ngeneric:Facet-Center|art@0||0|0||||AV
NN-Transistor|nmos@0||-41|-9|-1||RR|
NN-Transistor|nmos@5||-81|1|-1||RRR|
NN-Transistor|nmos@6||-59|1|-1||XRRR|
NN-Transistor|nmos@7||-51|35|-1||XRR|
NN-Transistor|nmos@8||17|-9|-1||RR|
NN-Transistor|nmos@9||-23|1|-1||XRRR|
NN-Transistor|nmos@10||-1|1|-1||XRRR|
NN-Transistor|nmos@11||7|35|-1||XRR|
NP-Transistor|pmos@0||-41|13|-1||YRR|2
NP-Transistor|pmos@4||-81|-13|-1||YRRR|2
NP-Transistor|pmos@5||-59|-13|-1||XYRRR|2
NP-Transistor|pmos@6||-51|57|-1||XYRR|2
NP-Transistor|pmos@7||-37|57|-1||XYRR|2
NP-Transistor|pmos@8||17|13|-1||YRR|2
NP-Transistor|pmos@9||-23|-13|-1||XYRRR|2
NP-Transistor|pmos@10||-1|-13|-1||XYRRR|2
NP-Transistor|pmos@11||-5|45|-1||XYRR|2
Ageneric:Unrouted|net@0|||FS2828|nmos@0|diff-top|-41|-12.75|nmos@7|diff-top|-51|31.25
Ageneric:Unrouted|net@1|||FS1800|nmos@0|diff-top|-41|-12.75|nmos@8|diff-top|17|-12.75
Ageneric:Unrouted|net@2|||FS2225|nmos@0|diff-top|-41|-12.75|nmos@11|diff-top|7|31.25
Ageneric:Unrouted|net@3|||FS2828|pmos@0|diff-top|-41|16.75|pmos@6|diff-top|-51|60.75
Ageneric:Unrouted|net@4|||FS2648|pmos@0|diff-top|-41|16.75|pmos@7|diff-top|-37|60.75
Ageneric:Unrouted|net@5|||FS1800|pmos@0|diff-top|-41|16.75|pmos@8|diff-top|17|16.75
Ageneric:Unrouted|net@6|||FS2216|pmos@0|diff-top|-41|16.75|pmos@11|diff-top|-5|48.75
Ageneric:Unrouted|net@7|||FS1800|nmos@5|poly-left|-81|4|nmos@10|poly-left|-1|4
Ageneric:Unrouted|net@8|||FS1377|nmos@5|poly-left|-81|4|pmos@5|poly-left|-59|-16
Ageneric:Unrouted|net@9|||FS1610|nmos@5|poly-left|-81|4|pmos@9|poly-left|-23|-16
Ageneric:Unrouted|net@10|||FS1800|nmos@6|poly-left|-59|4|nmos@9|poly-left|-23|4
Ageneric:Unrouted|net@11|||FS423|nmos@6|poly-left|-59|4|pmos@4|poly-left|-81|-16
Ageneric:Unrouted|net@12|||FS1610|nmos@6|poly-left|-59|4|pmos@10|poly-left|-1|-16
Ageneric:Unrouted|net@13|||FS900|nmos@5|diff-bottom|-84.75|1|pmos@4|diff-bottom|-84.75|-13
Ageneric:Unrouted|net@14|||FS2852|nmos@8|poly-left|20|-9|nmos@11|diff-bottom|7|38.75
Ageneric:Unrouted|net@15|||FS2700|nmos@8|poly-left|20|-9|pmos@8|poly-left|20|13
Ageneric:Unrouted|net@16|||FS2965|nmos@8|poly-left|20|-9|pmos@11|diff-bottom|-5|41.25
Ageneric:Unrouted|net@17|||FS2216|nmos@0|poly-left|-38|-9|nmos@9|diff-top|-26.75|1
Ageneric:Unrouted|net@18|||FS2700|nmos@0|poly-left|-38|-9|pmos@0|poly-left|-38|13
Ageneric:Unrouted|net@19|||FS1604|nmos@0|poly-left|-38|-9|pmos@9|diff-top|-26.75|-13
Ageneric:Unrouted|net@20|||FS1800|nmos@5|diff-top|-77.25|1|nmos@6|diff-top|-62.75|1
Ageneric:Unrouted|net@21|||FS2356|nmos@5|diff-top|-77.25|1|nmos@7|poly-left|-54|35
Ageneric:Unrouted|net@22|||FS900|nmos@5|diff-top|-77.25|1|pmos@4|diff-top|-77.25|-13
Ageneric:Unrouted|net@23|||FS1360|nmos@5|diff-top|-77.25|1|pmos@5|diff-top|-62.75|-13
Ageneric:Unrouted|net@24|||FS2475|nmos@5|diff-top|-77.25|1|pmos@6|poly-left|-54|57
Ageneric:Unrouted|net@25|||FS2364|nmos@5|diff-top|-77.25|1|pmos@7|poly-left|-40|57
Ageneric:Unrouted|net@26|||FS3363|nmos@0|diff-bottom|-41|-5.25|nmos@6|diff-bottom|-55.25|1
Ageneric:Unrouted|net@27|||FS2700|nmos@0|diff-bottom|-41|-5.25|pmos@0|diff-bottom|-41|9.25
Ageneric:Unrouted|net@28|||FS285|nmos@0|diff-bottom|-41|-5.25|pmos@5|diff-bottom|-55.25|-13
Ageneric:Unrouted|net@29|||FS1800|nmos@9|diff-bottom|-19.25|1|nmos@10|diff-top|-4.75|1
Ageneric:Unrouted|net@30|||FS2356|nmos@9|diff-bottom|-19.25|1|nmos@11|poly-left|4|35
Ageneric:Unrouted|net@31|||FS900|nmos@9|diff-bottom|-19.25|1|pmos@9|diff-bottom|-19.25|-13
Ageneric:Unrouted|net@32|||FS1360|nmos@9|diff-bottom|-19.25|1|pmos@10|diff-top|-4.75|-13
Ageneric:Unrouted|net@33|||FS2557|nmos@9|diff-bottom|-19.25|1|pmos@11|poly-left|-8|45
Ageneric:Unrouted|net@34|||FS3363|nmos@8|diff-bottom|17|-5.25|nmos@10|diff-bottom|2.75|1
Ageneric:Unrouted|net@35|||FS2700|nmos@8|diff-bottom|17|-5.25|pmos@8|diff-bottom|17|9.25
Ageneric:Unrouted|net@36|||FS285|nmos@8|diff-bottom|17|-5.25|pmos@10|diff-bottom|2.75|-13
Ageneric:Unrouted|net@37|||FS2700|nmos@7|diff-bottom|-51|38.75|pmos@6|diff-bottom|-51|53.25
Ageneric:Unrouted|net@38|||FS2260|nmos@7|diff-bottom|-51|38.75|pmos@7|diff-bottom|-37|53.25
ECLKN||D5G2;|nmos@5|poly-left|O
ECLKP||D5G2;|nmos@6|poly-left|O
ED||D5G2;X1;|nmos@5|diff-bottom|I
EQ||D5G2;|nmos@8|poly-left|O
X

# Cell latch;1{net.als}
Clatch;1{net.als}||artwork|1683006074034|1683665564020||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue May 09, 2023 22:52:44",#-------------------------------------------------,"","model dff_wEN(d, en, q, clkn, clkp)",gnd_1: ground(gnd),gnd_3: ground(gnd),gnd_4: ground(gnd),gnd_5: ground(gnd),"nmos_0: nMOStran(net_29, net_486, gnd)","nmos_7: nMOStran(net_90, net_659, gnd)","nmos_8: nMOStran(en, q, net_672)","nmos_11: nMOStran(net_120, net_139, gnd)","nmos_16: nMOStran(clkn, net_90, d)","nmos_21: nMOStran(clkn, net_120, q)","nmos_22: nMOStran(clkp, net_120, net_29)","nmos_23: nMOStran(clkp, net_90, net_486)","nmos_24: nMOStran(en, net_29, net_659)","nmos_25: nMOStran(net_139, net_672, gnd)","pmos_0: PMOStran(net_29, net_486, vdd)","pmos_6: PMOStran(net_90, net_29, vdd)","pmos_7: PMOStran(en, net_29, vdd)","pmos_8: PMOStran(net_139, q, vdd)","pmos_11: PMOStran(net_120, net_139, vdd)","pmos_17: PMOStran(clkp, net_90, d)","pmos_22: PMOStran(clkp, net_120, q)","pmos_23: PMOStran(clkn, net_90, net_486)","pmos_24: PMOStran(clkn, net_120, net_29)","pmos_25: PMOStran(en, q, vdd)",pwr_0: power(vdd),pwr_3: power(vdd),pwr_4: power(vdd),pwr_5: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell latch;1{sch}
Clatch;1{sch}||schematic|1683004499162|1687772240215|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@15||-20|-17||||
NOff-Page|conn@17||-52|2||||
NOff-Page|conn@19||-58|18||||
NGround|gnd@3||-48|12||||
NGround|gnd@4||-26|-27|||X|
NGround|gnd@5||-39|12||||
NGround|gnd@6||-32|-27|||X|
NTransistor|nmos@11||-41|18|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@16||-42|6|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@23||-34|-2|||Y||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@24||-50|18|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@26||-28|-21|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@27||-34|-21|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NWire_Pin|pin@69||-44|18||||
NWire_Pin|pin@104||-39|22||||
NWire_Pin|pin@107||-34|22||||
NWire_Pin|pin@176||-42|-5||||
NWire_Pin|pin@177||-42|9||||
NWire_Pin|pin@207||-36|2||||
NWire_Pin|pin@208||-40|2||||
NWire_Pin|pin@230||-53|26||||
NWire_Pin|pin@239||-44|2||||
NWire_Pin|pin@240||-34|9||||
NWire_Pin|pin@245||-34|-5||||
NWire_Pin|pin@247||-44|26||||
NWire_Pin|pin@260||-26|-17||||
NWire_Pin|pin@262||-30|-13||||
NWire_Pin|pin@268||-53|18||||
NWire_Pin|pin@277||-30|-21||||
NWire_Pin|pin@278||-24|2||||
NWire_Pin|pin@279||-24|-17||||
NWire_Pin|pin@282||-36|-13||||
NWire_Pin|pin@283||-36|-21||||
NWire_Pin|pin@285||-38|2||||
NWire_Pin|pin@286||-38|-17||||
NWire_Pin|pin@287||-36|-17||||
NWire_Pin|pin@288||-32|-17||||
NWire_Pin|pin@289||-30|-17||||
NWire_Pin|pin@290||-32|2||||
NWire_Pin|pin@292||-48|22||||
NWire_Pin|pin@293||-44|22||||
NWire_Pin|pin@294||-46|-5||||
NWire_Pin|pin@295||-46|22||||
NTransistor|pmos@6||-50|26|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@11||-41|26|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@17||-42|-2|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@23||-34|6|||XYRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@25||-28|-13|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@26||-34|-13|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NPower|pwr@3||-48|31||||
NPower|pwr@4||-26|-8|||X|
NPower|pwr@5||-39|31||||
NPower|pwr@6||-32|-8|||X|
Awire|net@120|||0|nmos@11|g|-42|18|pin@69||-44|18
Awire|net@234|||1800|pin@104||-39|22|pin@107||-34|22
Awire|net@408|||900|pmos@17|g|-42|-3|pin@176||-42|-5
Awire|net@411|||2700|nmos@16|g|-42|7|pin@177||-42|9
Awire|net@495|||2700|pin@208||-40|2|nmos@16|s|-40|4
Awire|net@496|||900|pin@208||-40|2|pmos@17|s|-40|0
Awire|net@551|||2700|pmos@6|d|-48|28|pwr@3||-48|31
Awire|net@554|||2700|gnd@5||-39|14|nmos@11|d|-39|16
Awire|net@555|||900|pwr@5||-39|31|pmos@11|d|-39|28
Awire|net@556|||900|pmos@11|s|-39|24|pin@104||-39|22
Awire|net@557|||2700|nmos@11|s|-39|20|pin@104||-39|22
Awire|net@601|||900|nmos@16|d|-44|4|pin@239||-44|2
Awire|net@602|||900|pin@239||-44|2|pmos@17|d|-44|0
Awire|net@603|||1800|conn@17|y|-50|2|pin@239||-44|2
Awire|net@609|||900|pmos@23|s|-36|4|pin@207||-36|2
Awire|net@611|||1800|pin@177||-42|9|pin@240||-34|9
Awire|net@613|||2700|pmos@23|g|-34|7|pin@240||-34|9
Awire|net@627|||900|pin@207||-36|2|nmos@23|s|-36|0
Awire|net@631|||0|pin@245||-34|-5|pin@176||-42|-5
Awire|net@632|||900|nmos@23|g|-34|-3|pin@245||-34|-5
Awire|net@642|||1800|pin@247||-44|26|pmos@11|g|-42|26
Awire|net@684|||900|pmos@25|s|-26|-15|pin@260||-26|-17
Awire|net@687|||0|pmos@25|g|-29|-13|pin@262||-30|-13
Awire|net@698|||2700|gnd@3||-48|14|nmos@24|d|-48|16
Awire|net@699|||0|pmos@6|g|-51|26|pin@230||-53|26
Awire|net@711|||0|nmos@24|g|-51|18|pin@268||-53|18
Awire|net@712|||0|pin@268||-53|18|conn@19|y|-56|18
Awire|net@713|||900|pin@230||-53|26|pin@268||-53|18
Awire|net@719|||2700|nmos@26|s|-26|-19|pin@260||-26|-17
Awire|net@720|||900|nmos@26|d|-26|-23|gnd@4||-26|-25
Awire|net@739|||1800|pin@277||-30|-21|nmos@26|g|-29|-21
Awire|net@741|||1800|pin@260||-26|-17|pin@279||-24|-17
Awire|net@742|||1800|pin@279||-24|-17|conn@15|a|-22|-17
Awire|net@743|||900|pin@278||-24|2|pin@279||-24|-17
Awire|net@747|||0|pmos@26|g|-35|-13|pin@282||-36|-13
Awire|net@749|||900|nmos@27|d|-32|-23|gnd@6||-32|-25
Awire|net@751|||1800|pin@283||-36|-21|nmos@27|g|-35|-21
Awire|net@753|||0|pin@207||-36|2|pin@285||-38|2
Awire|net@754|||0|pin@285||-38|2|pin@208||-40|2
Awire|net@755|||900|pin@285||-38|2|pin@286||-38|-17
Awire|net@756|||900|pin@282||-36|-13|pin@287||-36|-17
Awire|net@757|||900|pin@287||-36|-17|pin@283||-36|-21
Awire|net@758|||1800|pin@286||-38|-17|pin@287||-36|-17
Awire|net@760|||900|pmos@26|s|-32|-15|pin@288||-32|-17
Awire|net@761|||900|pin@288||-32|-17|nmos@27|s|-32|-19
Awire|net@762|||900|pin@262||-30|-13|pin@289||-30|-17
Awire|net@763|||900|pin@289||-30|-17|pin@277||-30|-21
Awire|net@764|||1800|pin@288||-32|-17|pin@289||-30|-17
Awire|net@766|||900|pmos@23|d|-32|4|pin@290||-32|2
Awire|net@767|||900|pin@290||-32|2|nmos@23|d|-32|0
Awire|net@768|||0|pin@278||-24|2|pin@290||-32|2
Awire|net@771|||2700|pin@240||-34|9|pin@107||-34|22
Awire|net@779|||2700|nmos@24|s|-48|20|pin@292||-48|22
Awire|net@780|||2700|pin@292||-48|22|pmos@6|s|-48|24
Awire|net@781|||2700|pin@69||-44|18|pin@293||-44|22
Awire|net@782|||2700|pin@293||-44|22|pin@247||-44|26
Awire|net@784|||0|pin@176||-42|-5|pin@294||-46|-5
Awire|net@785|||1800|pin@292||-48|22|pin@295||-46|22
Awire|net@786|||1800|pin@295||-46|22|pin@293||-44|22
Awire|net@787|||2700|pin@294||-46|-5|pin@295||-46|22
Awire|net@788|||2700|pmos@25|d|-26|-11|pwr@4||-26|-8
Awire|net@789|||2700|pmos@26|d|-32|-11|pwr@6||-32|-8
Ed||D5G2;X3;Y2;|conn@17|a|I
Een|latch|D5G2;X2;Y2;|conn@19|a|I
Eqout|q|D5G2;X-2;Y2;|conn@15|y|O
X

# Cell latch;1{vhdl}
Clatch;1{vhdl}||artwork|1683006074026|1683657659220||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell dff_wEN{sch} --------------------,"entity dff_wEN is port(d, en: in BIT; q: out BIT; clkn, clkp: inout BIT);",  end dff_wEN;,"",architecture dff_wEN_BODY of dff_wEN is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_120, net_139, net_29, net_486, net_659, net_672, net_90, vdd: ",    BIT;,"",begin,  gnd_1: ground port map(gnd);,  gnd_3: ground port map(gnd);,  gnd_4: ground port map(gnd);,  gnd_5: ground port map(gnd);,"  nmos_0: nMOStran port map(net_29, net_486, gnd);","  nmos_7: nMOStran port map(net_90, net_659, gnd);","  nmos_8: nMOStran port map(en, q, net_672);","  nmos_11: nMOStran port map(net_120, net_139, gnd);","  nmos_16: nMOStran port map(clkn, net_90, d);","  nmos_21: nMOStran port map(clkn, net_120, q);","  nmos_22: nMOStran port map(clkp, net_120, net_29);","  nmos_23: nMOStran port map(clkp, net_90, net_486);","  nmos_24: nMOStran port map(en, net_29, net_659);","  nmos_25: nMOStran port map(net_139, net_672, gnd);","  pmos_0: PMOStran port map(net_29, net_486, vdd);","  pmos_6: PMOStran port map(net_90, net_29, vdd);","  pmos_7: PMOStran port map(en, net_29, vdd);","  pmos_8: PMOStran port map(net_139, q, vdd);","  pmos_11: PMOStran port map(net_120, net_139, vdd);","  pmos_17: PMOStran port map(clkp, net_90, d);","  pmos_22: PMOStran port map(clkp, net_120, q);","  pmos_23: PMOStran port map(clkn, net_90, net_486);","  pmos_24: PMOStran port map(clkn, net_120, net_29);","  pmos_25: PMOStran port map(en, q, vdd);",  pwr_0: power port map(vdd);,  pwr_3: power port map(vdd);,  pwr_4: power port map(vdd);,  pwr_5: power port map(vdd);,end dff_wEN_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell latch_wDIS_RST;1{lay}
Clatch_wDIS_RST;1{lay}||mocmos|1683028996334|1683028996340|
Ngeneric:Facet-Center|art@0||0|0||||AV
NN-Transistor|nmos@0||-41|-9|-1||RR|
NN-Transistor|nmos@5||-81|1|-1||RRR|
NN-Transistor|nmos@6||-59|1|-1||XRRR|
NN-Transistor|nmos@7||-51|35|-1||XRR|
NN-Transistor|nmos@8||17|-9|-1||RR|
NN-Transistor|nmos@9||-23|1|-1||XRRR|
NN-Transistor|nmos@10||-1|1|-1||XRRR|
NN-Transistor|nmos@11||7|35|-1||XRR|
NP-Transistor|pmos@0||-41|13|-1||YRR|2
NP-Transistor|pmos@4||-81|-13|-1||YRRR|2
NP-Transistor|pmos@5||-59|-13|-1||XYRRR|2
NP-Transistor|pmos@6||-51|57|-1||XYRR|2
NP-Transistor|pmos@7||-37|57|-1||XYRR|2
NP-Transistor|pmos@8||17|13|-1||YRR|2
NP-Transistor|pmos@9||-23|-13|-1||XYRRR|2
NP-Transistor|pmos@10||-1|-13|-1||XYRRR|2
NP-Transistor|pmos@11||-5|45|-1||XYRR|2
Ageneric:Unrouted|net@0|||FS2828|nmos@0|diff-top|-41|-12.75|nmos@7|diff-top|-51|31.25
Ageneric:Unrouted|net@1|||FS1800|nmos@0|diff-top|-41|-12.75|nmos@8|diff-top|17|-12.75
Ageneric:Unrouted|net@2|||FS2225|nmos@0|diff-top|-41|-12.75|nmos@11|diff-top|7|31.25
Ageneric:Unrouted|net@3|||FS2828|pmos@0|diff-top|-41|16.75|pmos@6|diff-top|-51|60.75
Ageneric:Unrouted|net@4|||FS2648|pmos@0|diff-top|-41|16.75|pmos@7|diff-top|-37|60.75
Ageneric:Unrouted|net@5|||FS1800|pmos@0|diff-top|-41|16.75|pmos@8|diff-top|17|16.75
Ageneric:Unrouted|net@6|||FS2216|pmos@0|diff-top|-41|16.75|pmos@11|diff-top|-5|48.75
Ageneric:Unrouted|net@7|||FS1800|nmos@5|poly-left|-81|4|nmos@10|poly-left|-1|4
Ageneric:Unrouted|net@8|||FS1377|nmos@5|poly-left|-81|4|pmos@5|poly-left|-59|-16
Ageneric:Unrouted|net@9|||FS1610|nmos@5|poly-left|-81|4|pmos@9|poly-left|-23|-16
Ageneric:Unrouted|net@10|||FS1800|nmos@6|poly-left|-59|4|nmos@9|poly-left|-23|4
Ageneric:Unrouted|net@11|||FS423|nmos@6|poly-left|-59|4|pmos@4|poly-left|-81|-16
Ageneric:Unrouted|net@12|||FS1610|nmos@6|poly-left|-59|4|pmos@10|poly-left|-1|-16
Ageneric:Unrouted|net@13|||FS900|nmos@5|diff-bottom|-84.75|1|pmos@4|diff-bottom|-84.75|-13
Ageneric:Unrouted|net@14|||FS2852|nmos@8|poly-left|20|-9|nmos@11|diff-bottom|7|38.75
Ageneric:Unrouted|net@15|||FS2700|nmos@8|poly-left|20|-9|pmos@8|poly-left|20|13
Ageneric:Unrouted|net@16|||FS2965|nmos@8|poly-left|20|-9|pmos@11|diff-bottom|-5|41.25
Ageneric:Unrouted|net@17|||FS2216|nmos@0|poly-left|-38|-9|nmos@9|diff-top|-26.75|1
Ageneric:Unrouted|net@18|||FS2700|nmos@0|poly-left|-38|-9|pmos@0|poly-left|-38|13
Ageneric:Unrouted|net@19|||FS1604|nmos@0|poly-left|-38|-9|pmos@9|diff-top|-26.75|-13
Ageneric:Unrouted|net@20|||FS1800|nmos@5|diff-top|-77.25|1|nmos@6|diff-top|-62.75|1
Ageneric:Unrouted|net@21|||FS2356|nmos@5|diff-top|-77.25|1|nmos@7|poly-left|-54|35
Ageneric:Unrouted|net@22|||FS900|nmos@5|diff-top|-77.25|1|pmos@4|diff-top|-77.25|-13
Ageneric:Unrouted|net@23|||FS1360|nmos@5|diff-top|-77.25|1|pmos@5|diff-top|-62.75|-13
Ageneric:Unrouted|net@24|||FS2475|nmos@5|diff-top|-77.25|1|pmos@6|poly-left|-54|57
Ageneric:Unrouted|net@25|||FS2364|nmos@5|diff-top|-77.25|1|pmos@7|poly-left|-40|57
Ageneric:Unrouted|net@26|||FS3363|nmos@0|diff-bottom|-41|-5.25|nmos@6|diff-bottom|-55.25|1
Ageneric:Unrouted|net@27|||FS2700|nmos@0|diff-bottom|-41|-5.25|pmos@0|diff-bottom|-41|9.25
Ageneric:Unrouted|net@28|||FS285|nmos@0|diff-bottom|-41|-5.25|pmos@5|diff-bottom|-55.25|-13
Ageneric:Unrouted|net@29|||FS1800|nmos@9|diff-bottom|-19.25|1|nmos@10|diff-top|-4.75|1
Ageneric:Unrouted|net@30|||FS2356|nmos@9|diff-bottom|-19.25|1|nmos@11|poly-left|4|35
Ageneric:Unrouted|net@31|||FS900|nmos@9|diff-bottom|-19.25|1|pmos@9|diff-bottom|-19.25|-13
Ageneric:Unrouted|net@32|||FS1360|nmos@9|diff-bottom|-19.25|1|pmos@10|diff-top|-4.75|-13
Ageneric:Unrouted|net@33|||FS2557|nmos@9|diff-bottom|-19.25|1|pmos@11|poly-left|-8|45
Ageneric:Unrouted|net@34|||FS3363|nmos@8|diff-bottom|17|-5.25|nmos@10|diff-bottom|2.75|1
Ageneric:Unrouted|net@35|||FS2700|nmos@8|diff-bottom|17|-5.25|pmos@8|diff-bottom|17|9.25
Ageneric:Unrouted|net@36|||FS285|nmos@8|diff-bottom|17|-5.25|pmos@10|diff-bottom|2.75|-13
Ageneric:Unrouted|net@37|||FS2700|nmos@7|diff-bottom|-51|38.75|pmos@6|diff-bottom|-51|53.25
Ageneric:Unrouted|net@38|||FS2260|nmos@7|diff-bottom|-51|38.75|pmos@7|diff-bottom|-37|53.25
ECLKN||D5G2;|nmos@5|poly-left|O
ECLKP||D5G2;|nmos@6|poly-left|O
ED||D5G2;X1;|nmos@5|diff-bottom|I
EQ||D5G2;|nmos@8|poly-left|O
X

# Cell latch_wDIS_RST;1{net.als}
Clatch_wDIS_RST;1{net.als}||artwork|1683006074034|1683665883947||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue May 09, 2023 22:58:03",#-------------------------------------------------,"","model dff_wEN_CLKInv(d, en, q, clkp)",gnd_1: ground(gnd),gnd_3: ground(gnd),gnd_4: ground(gnd),gnd_5: ground(gnd),gnd_6: ground(gnd),gnd_7: ground(gnd),"nmos_0: nMOStran(net_29, net_486, gnd)","nmos_7: nMOStran(net_90, net_659, gnd)","nmos_8: nMOStran(en, q, net_672)","nmos_11: nMOStran(net_120, net_139, gnd)","nmos_16: nMOStran(net_411, net_90, d)","nmos_21: nMOStran(net_411, net_120, q)","nmos_22: nMOStran(net_408, net_120, net_29)","nmos_23: nMOStran(net_408, net_90, net_486)","nmos_24: nMOStran(en, net_29, net_659)","nmos_25: nMOStran(net_139, net_672, gnd)","nmos_26: nMOStran(net_408, net_411, gnd)","nmos_27: nMOStran(clkp, net_408, gnd)","pmos_0: PMOStran(net_29, net_486, vdd)","pmos_6: PMOStran(net_90, net_29, vdd)","pmos_7: PMOStran(en, net_29, vdd)","pmos_8: PMOStran(net_139, q, vdd)","pmos_11: PMOStran(net_120, net_139, vdd)","pmos_17: PMOStran(net_408, net_90, d)","pmos_22: PMOStran(net_408, net_120, q)","pmos_23: PMOStran(net_411, net_90, net_486)","pmos_24: PMOStran(net_411, net_120, net_29)","pmos_25: PMOStran(en, q, vdd)","pmos_26: PMOStran(net_408, net_411, vdd)","pmos_27: PMOStran(clkp, net_408, vdd)",pwr_0: power(vdd),pwr_3: power(vdd),pwr_4: power(vdd),pwr_5: power(vdd),pwr_6: power(vdd),pwr_7: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell latch_wDIS_RST;1{sch}
Clatch_wDIS_RST;1{sch}||schematic|1683004499162|1688159152527|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@17||-67|-5||||
NOff-Page|conn@18||-94|9||||
NOff-Page|conn@19||-63|14||||
NOff-Page|conn@20||11|16||||
NOff-Page|conn@21||-35|-1||||
NGround|gnd@1||-49|-15|||X|
NGround|gnd@3||-49|9||||
NGround|gnd@5||-34|14||||
NGround|gnd@6||-75|-2||||
NGround|gnd@7||-84|-2||||
NGround|gnd@8||-16|6||||
NGround|gnd@9||-25|-11||||
NGround|gnd@10||2|3||||
NTransistor|nmos@0||-47|-9|||XYR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@7||-51|14|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@11||-36|19|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@16||-61|-1|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@23||-53|-9|||Y||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@24||-51|19|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@26||-77|4|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@27||-86|4|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@28||-18|11|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@29||-18|16|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@30||-27|-5|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@31||0|8|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@32||0|13|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NWire_Pin|pin@1||-44|-9|||X|
NWire_Pin|pin@2||-44|-1|||X|
NWire_Pin|pin@47||-42|29||||
NWire_Pin|pin@69||-39|19||||
NWire_Pin|pin@80||-44|-5||||
NWire_Pin|pin@176||-61|-18||||
NWire_Pin|pin@177||-61|8||||
NWire_Pin|pin@205||-51|-5||||
NWire_Pin|pin@206||-49|-5||||
NWire_Pin|pin@207||-55|-5||||
NWire_Pin|pin@208||-59|-5||||
NWire_Pin|pin@229||-57|-5||||
NWire_Pin|pin@230||-57|25||||
NWire_Pin|pin@239||-63|-5||||
NWire_Pin|pin@240||-53|8||||
NWire_Pin|pin@245||-53|-18||||
NWire_Pin|pin@247||-39|25||||
NWire_Pin|pin@248||-42|-5||||
NWire_Pin|pin@251||-49|22||||
NWire_Pin|pin@252||-42|22||||
NWire_Pin|pin@254||-46|25||||
NWire_Pin|pin@255||-46|14||||
NWire_Pin|pin@266||-80|4||||
NWire_Pin|pin@271||-80|12||||
NWire_Pin|pin@272||-75|8||||
NWire_Pin|pin@273||-89|4||||
NWire_Pin|pin@274||-89|12||||
NWire_Pin|pin@275||-84|8||||
NWire_Pin|pin@276||-80|8||||
NWire_Pin|pin@277||-89|9||||
NWire_Pin|pin@278||-82|8||||
NWire_Pin|pin@279||-82|-18||||
NWire_Pin|pin@280||-54|19||||
NWire_Pin|pin@281||-54|25||||
NWire_Pin|pin@283||-39|22||||
NWire_Pin|pin@284||-9|26||||
NWire_Pin|pin@286||-16|19||||
NWire_Pin|pin@287||-9|19||||
NWire_Pin|pin@288||-13|22||||
NWire_Pin|pin@290||-21|16||||
NWire_Pin|pin@291||-21|22||||
NWire_Pin|pin@293||-34|22||||
NWire_Pin|pin@294||-13|-1||||
NWire_Pin|pin@295||-21|-1||||
NWire_Pin|pin@296||-21|11||||
NWire_Pin|pin@297||-30|-5||||
NWire_Pin|pin@298||-30|3||||
NWire_Pin|pin@303||-25|-1||||
NWire_Pin|pin@304||-30|-1||||
NWire_Pin|pin@309||-3|13||||
NWire_Pin|pin@310||-3|19||||
NWire_Pin|pin@314||-3|8||||
NWire_Pin|pin@315||-3|-1||||
NWire_Pin|pin@316||2|16||||
NTransistor|pmos@0||-47|-1|||XR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@6||-51|25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@7||-44|25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@11||-36|25|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@17||-61|-9|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@23||-53|-1|||XYRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@26||-77|12|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@27||-86|12|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@28||-18|22|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@29||-11|22|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@30||-27|3|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@31||0|19|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NPower|pwr@0||-49|4|||X|
NPower|pwr@3||-49|29||||
NPower|pwr@5||-34|29||||
NPower|pwr@6||-75|17||||
NPower|pwr@7||-84|17||||
NPower|pwr@8||-16|26||||
NPower|pwr@9||-25|8||||
NPower|pwr@10||2|23||||
Awire|net@29|||0|pin@2||-44|-1|pmos@0|g|-46|-1
Awire|net@36|||1800|nmos@0|g|-46|-9|pin@1||-44|-9
Awire|net@98|||0|pin@47||-42|29|pwr@3||-49|29
Awire|net@120|||0|nmos@11|g|-37|19|pin@69||-39|19
Awire|net@161|||900|pin@2||-44|-1|pin@80||-44|-5
Awire|net@162|||900|pin@80||-44|-5|pin@1||-44|-9
Awire|net@408|||900|pmos@17|g|-61|-10|pin@176||-61|-18
Awire|net@411|||2700|nmos@16|g|-61|0|pin@177||-61|8
Awire|net@486|||1800|pin@205||-51|-5|pin@206||-49|-5
Awire|net@495|||2700|pin@208||-59|-5|nmos@16|s|-59|-3
Awire|net@496|||900|pin@208||-59|-5|pmos@17|s|-59|-7
Awire|net@539|||900|pwr@0||-49|4|pmos@0|d|-49|1
Awire|net@540|||2700|pin@206||-49|-5|pmos@0|s|-49|-3
Awire|net@541|||900|pin@206||-49|-5|nmos@0|s|-49|-7
Awire|net@542|||2700|gnd@1||-49|-13|nmos@0|d|-49|-11
Awire|net@544|||2700|gnd@3||-49|11|nmos@7|d|-49|12
Awire|net@550|||2700|pmos@7|d|-42|27|pin@47||-42|29
Awire|net@551|||2700|pmos@6|d|-49|27|pwr@3||-49|29
Awire|net@554|||2700|gnd@5||-34|16|nmos@11|d|-34|17
Awire|net@555|||900|pwr@5||-34|29|pmos@11|d|-34|27
Awire|net@567|||0|pin@207||-55|-5|pin@229||-57|-5
Awire|net@568|||0|pin@229||-57|-5|pin@208||-59|-5
Awire|net@569|||2700|pin@229||-57|-5|pin@230||-57|25
Awire|net@601|||900|nmos@16|d|-63|-3|pin@239||-63|-5
Awire|net@602|||900|pin@239||-63|-5|pmos@17|d|-63|-7
Awire|net@603|||1800|conn@17|y|-65|-5|pin@239||-63|-5
Awire|net@609|||900|pmos@23|s|-55|-3|pin@207||-55|-5
Awire|net@610|||900|pmos@23|d|-51|-3|pin@205||-51|-5
Awire|net@611|||1800|pin@177||-61|8|pin@240||-53|8
Awire|net@613|||2700|pmos@23|g|-53|0|pin@240||-53|8
Awire|net@626|||900|pin@205||-51|-5|nmos@23|d|-51|-7
Awire|net@627|||900|pin@207||-55|-5|nmos@23|s|-55|-7
Awire|net@631|||0|pin@245||-53|-18|pin@176||-61|-18
Awire|net@632|||900|nmos@23|g|-53|-10|pin@245||-53|-18
Awire|net@642|||1800|pin@247||-39|25|pmos@11|g|-37|25
Awire|net@647|||1800|pin@80||-44|-5|pin@248||-42|-5
Awire|net@659|||900|nmos@24|d|-49|17|nmos@7|s|-49|16
Awire|net@661|||2700|nmos@24|s|-49|21|pin@251||-49|22
Awire|net@662|||2700|pin@251||-49|22|pmos@6|s|-49|23
Awire|net@663|||2700|pin@248||-42|-5|pin@252||-42|22
Awire|net@664|||2700|pin@252||-42|22|pmos@7|s|-42|23
Awire|net@665|||1800|pin@251||-49|22|pin@252||-42|22
Awire|net@667|||0|pmos@7|g|-45|25|pin@254||-46|25
Awire|net@668|||900|pin@254||-46|25|pin@255||-46|14
Awire|net@698|||0|nmos@26|g|-78|4|pin@266||-80|4
Awire|net@700|||2700|gnd@6||-75|0|nmos@26|d|-75|2
Awire|net@701|||900|pwr@6||-75|17|pmos@26|d|-75|14
Awire|net@706|||1800|pin@271||-80|12|pmos@26|g|-78|12
Awire|net@709|||900|pmos@26|s|-75|10|pin@272||-75|8
Awire|net@710|||900|pin@272||-75|8|nmos@26|s|-75|6
Awire|net@711|||0|pin@177||-61|8|pin@272||-75|8
Awire|net@712|||0|nmos@27|g|-87|4|pin@273||-89|4
Awire|net@713|||2700|gnd@7||-84|0|nmos@27|d|-84|2
Awire|net@714|||900|pwr@7||-84|17|pmos@27|d|-84|14
Awire|net@715|||1800|pin@274||-89|12|pmos@27|g|-87|12
Awire|net@717|||900|pmos@27|s|-84|10|pin@275||-84|8
Awire|net@718|||900|pin@275||-84|8|nmos@27|s|-84|6
Awire|net@719|||2700|pin@266||-80|4|pin@276||-80|8
Awire|net@720|||2700|pin@276||-80|8|pin@271||-80|12
Awire|net@722|||2700|pin@273||-89|4|pin@277||-89|9
Awire|net@723|||2700|pin@277||-89|9|pin@274||-89|12
Awire|net@724|||1800|conn@18|y|-92|9|pin@277||-89|9
Awire|net@725|||1800|pin@275||-84|8|pin@278||-82|8
Awire|net@726|||1800|pin@278||-82|8|pin@276||-80|8
Awire|net@727|||900|pin@278||-82|8|pin@279||-82|-18
Awire|net@728|||1800|pin@279||-82|-18|pin@176||-61|-18
Awire|net@731|||0|nmos@24|g|-52|19|pin@280||-54|19
Awire|net@732|||0|pmos@6|g|-52|25|pin@281||-54|25
Awire|net@733|||0|pin@281||-54|25|pin@230||-57|25
Awire|net@734|||2700|pin@280||-54|19|pin@281||-54|25
Awire|net@737|||2700|pin@69||-39|19|pin@283||-39|22
Awire|net@738|||2700|pin@283||-39|22|pin@247||-39|25
Awire|net@739|||1800|pin@252||-42|22|pin@283||-39|22
Awire|net@742|||2700|gnd@8||-16|8|nmos@28|d|-16|9
Awire|net@743|||2700|pmos@28|d|-16|24|pwr@8||-16|26
Awire|net@745|||2700|pin@290||-21|16|pin@291||-21|22
Awire|net@747|||0|pin@284||-9|26|pwr@8||-16|26
Awire|net@748|||900|nmos@29|d|-16|14|nmos@28|s|-16|13
Awire|net@749|||2700|nmos@29|s|-16|18|pin@286||-16|19
Awire|net@750|||2700|pin@286||-16|19|pmos@28|s|-16|20
Awire|net@751|||1800|pin@286||-16|19|pin@287||-9|19
Awire|net@752|||0|pmos@29|g|-12|22|pin@288||-13|22
Awire|net@754|||0|nmos@29|g|-19|16|pin@290||-21|16
Awire|net@755|||0|pmos@28|g|-19|22|pin@291||-21|22
Awire|net@756|||900|pmos@11|s|-34|23|pin@293||-34|22
Awire|net@757|||900|pin@293||-34|22|nmos@11|s|-34|21
Awire|net@758|||0|pin@291||-21|22|pin@293||-34|22
Awire|net@759|||2700|pmos@29|d|-9|24|pin@284||-9|26
Awire|net@760|||2700|pin@287||-9|19|pmos@29|s|-9|20
Awire|net@761|||900|pin@288||-13|22|pin@294||-13|-1
Awire|net@762|||0|pin@294||-13|-1|pin@295||-21|-1
Awire|net@763|||0|nmos@28|g|-19|11|pin@296||-21|11
Awire|net@764|||900|pin@296||-21|11|pin@295||-21|-1
Awire|net@765|||0|nmos@30|g|-28|-5|pin@297||-30|-5
Awire|net@766|||2700|gnd@9||-25|-9|nmos@30|d|-25|-7
Awire|net@767|||900|pwr@9||-25|8|pmos@30|d|-25|5
Awire|net@768|||1800|pin@298||-30|3|pmos@30|g|-28|3
Awire|net@776|||900|pmos@30|s|-25|1|pin@303||-25|-1
Awire|net@777|||900|pin@303||-25|-1|nmos@30|s|-25|-3
Awire|net@778|||0|pin@295||-21|-1|pin@303||-25|-1
Awire|net@780|||2700|pin@297||-30|-5|pin@304||-30|-1
Awire|net@781|||2700|pin@304||-30|-1|pin@298||-30|3
Awire|net@782|||1800|conn@21|y|-33|-1|pin@304||-30|-1
Awire|net@783|||2700|gnd@10||2|5|nmos@31|d|2|6
Awire|net@784|||2700|pmos@31|d|2|21|pwr@10||2|23
Awire|net@785|||2700|pin@309||-3|13|pin@310||-3|19
Awire|net@787|||900|nmos@32|d|2|11|nmos@31|s|2|10
Awire|net@792|||0|nmos@32|g|-1|13|pin@309||-3|13
Awire|net@793|||0|pmos@31|g|-1|19|pin@310||-3|19
Awire|net@799|||0|nmos@31|g|-1|8|pin@314||-3|8
Awire|net@801|||1800|pin@287||-9|19|pin@310||-3|19
Awire|net@802|||900|pin@314||-3|8|pin@315||-3|-1
Awire|net@804|||1800|pin@294||-13|-1|pin@315||-3|-1
Awire|net@806|||2700|nmos@32|s|2|15|pin@316||2|16
Awire|net@807|||2700|pin@316||2|16|pmos@31|s|2|17
Awire|net@808|||1800|pin@316||2|16|conn@20|a|9|16
Awire|net@812|||0|pin@255||-46|14|nmos@7|g|-52|14
Awire|net@813|||0|nmos@7|g|-52|14|conn@19|y|-61|14
Ed||D5G2;X2;Y2;|conn@17|a|I
Edis||D5G2;|conn@21|a|I
Eclkp|latch|D5G2;X2;Y2;|conn@18|a|C
Eq||D5G2;X2;Y2;|conn@20|a|U
Een|rst_n|D5G2;X2;Y2;|conn@19|a|I
X

# Cell latch_wDIS_RST;1{vhdl}
Clatch_wDIS_RST;1{vhdl}||artwork|1683006074026|1683665883947||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell dff_wEN_CLKInv{sch} --------------------,"entity dff_wEN_CLKInv is port(d, en: in BIT; q: out BIT; clkp: inout BIT);",  end dff_wEN_CLKInv;,"",architecture dff_wEN_CLKInv_BODY of dff_wEN_CLKInv is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_120, net_139, net_29, net_408, net_411, net_486, net_659, net_672","    , net_90, vdd: BIT;","",begin,  gnd_1: ground port map(gnd);,  gnd_3: ground port map(gnd);,  gnd_4: ground port map(gnd);,  gnd_5: ground port map(gnd);,  gnd_6: ground port map(gnd);,  gnd_7: ground port map(gnd);,"  nmos_0: nMOStran port map(net_29, net_486, gnd);","  nmos_7: nMOStran port map(net_90, net_659, gnd);","  nmos_8: nMOStran port map(en, q, net_672);","  nmos_11: nMOStran port map(net_120, net_139, gnd);","  nmos_16: nMOStran port map(net_411, net_90, d);","  nmos_21: nMOStran port map(net_411, net_120, q);","  nmos_22: nMOStran port map(net_408, net_120, net_29);","  nmos_23: nMOStran port map(net_408, net_90, net_486);","  nmos_24: nMOStran port map(en, net_29, net_659);","  nmos_25: nMOStran port map(net_139, net_672, gnd);","  nmos_26: nMOStran port map(net_408, net_411, gnd);","  nmos_27: nMOStran port map(clkp, net_408, gnd);","  pmos_0: PMOStran port map(net_29, net_486, vdd);","  pmos_6: PMOStran port map(net_90, net_29, vdd);","  pmos_7: PMOStran port map(en, net_29, vdd);","  pmos_8: PMOStran port map(net_139, q, vdd);","  pmos_11: PMOStran port map(net_120, net_139, vdd);","  pmos_17: PMOStran port map(net_408, net_90, d);","  pmos_22: PMOStran port map(net_408, net_120, q);","  pmos_23: PMOStran port map(net_411, net_90, net_486);","  pmos_24: PMOStran port map(net_411, net_120, net_29);","  pmos_25: PMOStran port map(en, q, vdd);","  pmos_26: PMOStran port map(net_408, net_411, vdd);","  pmos_27: PMOStran port map(clkp, net_408, vdd);",  pwr_0: power port map(vdd);,  pwr_3: power port map(vdd);,  pwr_4: power port map(vdd);,  pwr_5: power port map(vdd);,  pwr_6: power port map(vdd);,  pwr_7: power port map(vdd);,end dff_wEN_CLKInv_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux_4to1;1{net.als}
Cmux_4to1;1{net.als}||artwork|1700574704858|1700574704858||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue Nov 21, 2023 14:51:44",#-------------------------------------------------,"","model mux_4to1(IN1, IN2, IN3, IN4, SEL0, SEL1, OUT1)",E_5V: power(vdd),E_5V_1: power(vdd),E_5V_2: power(vdd),E_5V_3: power(vdd),E_5V_4: power(vdd),E_5V_5: power(vdd),gnd_0: ground(gnd),gnd_1: ground(gnd),gnd_2: ground(gnd),gnd_3: ground(gnd),gnd_4: ground(gnd),gnd_5: ground(gnd),gnd_6: ground(gnd),"nmos_0: nMOStran(SEL0, gnd, net_10)","nmos_1: nMOStran(net_10, gnd, net_52)","nmos_2: nMOStran(SEL1, gnd, net_25)","nmos_3: nMOStran(net_25, gnd, net_31)","nmos_4: nMOStran(net_52, IN1, net_44)","nmos_5: nMOStran(net_10, IN2, net_44)","nmos_6: nMOStran(net_52, IN3, net_76)","nmos_7: nMOStran(net_10, IN4, net_76)","nmos_8: nMOStran(net_44, net_224, net_264)","nmos_9: nMOStran(net_25, gnd, net_224)","nmos_10: nMOStran(net_76, net_285, net_264)","nmos_11: nMOStran(net_31, gnd, net_285)","nmos_12: nMOStran(net_264, gnd, OUT1)","pmos_4: PMOStran(net_10, IN1, net_44)","pmos_5: PMOStran(net_52, IN2, net_44)","pmos_6: PMOStran(net_10, IN3, net_76)","pmos_7: PMOStran(net_52, IN4, net_76)","pmos_9: PMOStran(net_25, vdd, net_31)","pmos_10: PMOStran(SEL1, vdd, net_25)","pmos_11: PMOStran(net_10, vdd, net_52)","pmos_12: PMOStran(SEL0, vdd, net_10)","pmos_13: PMOStran(net_44, vdd, net_204)","pmos_14: PMOStran(net_25, vdd, net_204)","pmos_17: PMOStran(net_76, net_204, net_264)","pmos_18: PMOStran(net_31, net_204, net_264)","pmos_19: PMOStran(net_264, vdd, OUT1)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell mux_4to1;1{sch}
Cmux_4to1;1{sch}||schematic|1690229315686|1700574677682|
NPower|5V|D5G1;|-14|10||||
NPower|5V_1|D5G1;|1|10||||
NPower|5V_2|D5G1;|29|10||||
NPower|5V_3|D5G1;|44|10||||
NPower|5V_4|D5G1;|24|-13||||
NPower|5V_5|D5G1;|61|-23||||
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||-27|-3||||
NOff-Page|conn@2||16|-3||||
NOff-Page|conn@3||-15|-19||||
NOff-Page|conn@4||-15|-33||||
NOff-Page|conn@5||-15|-47||||
NOff-Page|conn@6||-15|-61||||
NOff-Page|conn@7||66|-32||||
NGround|gnd@0||-14|-9||||
NGround|gnd@1||1|-9||||
NGround|gnd@2||29|-9||||
NGround|gnd@3||44|-9||||
NGround|gnd@4||24|-48||||
NGround|gnd@5||32|-52||||
NGround|gnd@6||61|-42||||
NTransistor|nmos@0||-16|-3|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@1||-1|-3|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@2||27|-3|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@3||42|-3|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@4||-5|-23|||XRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|nmos@5||-5|-37|||XRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|nmos@6||-5|-51|||XRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|nmos@7||-5|-65|||XRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|nmos@8||22|-36|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@9||26|-42|||XR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@10||30|-36|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@11||34|-46|||XR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@12||59|-36|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@0||-20|5||||
NWire_Pin|pin@1||-20|-3||||
NWire_Pin|pin@3||-5|5||||
NWire_Pin|pin@4||-5|-3||||
NWire_Pin|pin@5||-14|1||||
NWire_Pin|pin@6||-5|1||||
NWire_Pin|pin@9||23|5||||
NWire_Pin|pin@10||23|-3||||
NWire_Pin|pin@11||38|5||||
NWire_Pin|pin@12||38|-3||||
NWire_Pin|pin@13||29|1||||
NWire_Pin|pin@14||38|1||||
NWire_Pin|pin@15||44|1||||
NWire_Pin|pin@16||50|1||||
NWire_Pin|pin@17||-9|-17||||
NWire_Pin|pin@18||-9|-21||||
NWire_Pin|pin@19||-1|-21||||
NWire_Pin|pin@20||-1|-17||||
NWire_Pin|pin@23||7|-26||||
NWire_Pin|pin@24||-5|-26||||
NWire_Pin|pin@27||-9|-31||||
NWire_Pin|pin@28||-9|-35||||
NWire_Pin|pin@29||-1|-35||||
NWire_Pin|pin@30||-1|-31||||
NWire_Pin|pin@35||-20|-12||||
NWire_Pin|pin@37||-9|-45||||
NWire_Pin|pin@38||-9|-49||||
NWire_Pin|pin@39||-1|-49||||
NWire_Pin|pin@40||-1|-45||||
NWire_Pin|pin@43||7|-54||||
NWire_Pin|pin@44||-5|-54||||
NWire_Pin|pin@46||-9|-59||||
NWire_Pin|pin@47||-9|-63||||
NWire_Pin|pin@48||-1|-63||||
NWire_Pin|pin@49||-1|-59||||
NWire_Pin|pin@50||-5|-68||||
NWire_Pin|pin@54||-20|-68||||
NWire_Pin|pin@60||-9|-33||||
NWire_Pin|pin@63||-5|-12||||
NWire_Pin|pin@64||-9|-19||||
NWire_Pin|pin@67||-9|-47||||
NWire_Pin|pin@69||-9|-61||||
NWire_Pin|pin@70||1|1||||
NWire_Pin|pin@71||7|1||||
NWire_Pin|pin@72||-5|-40||||
NWire_Pin|pin@73||-20|-40||||
NWire_Pin|pin@74||-1|-18||||
NWire_Pin|pin@75||12|-18||||
NWire_Pin|pin@76||12|-32||||
NWire_Pin|pin@77||-1|-32||||
NWire_Pin|pin@78||-1|-46||||
NWire_Pin|pin@79||11|-46||||
NWire_Pin|pin@80||11|-61||||
NWire_Pin|pin@81||-1|-61||||
NWire_Pin|pin@82||32|-16||||
NWire_Pin|pin@83||24|-16||||
NWire_Pin|pin@85||38|-20||||
NWire_Pin|pin@86||24|-24||||
NWire_Pin|pin@87||32|-24||||
NWire_Pin|pin@88||19|-36||||
NWire_Pin|pin@89||19|-20||||
NWire_Pin|pin@90||19|-25||||
NWire_Pin|pin@91||12|-25||||
NWire_Pin|pin@97||38|-42||||
NWire_Pin|pin@115||24|-32||||
NWire_Pin|pin@116||32|-32||||
NWire_Pin|pin@117||16|-28||||
NWire_Pin|pin@120||50|-28||||
NWire_Pin|pin@121||55|-32||||
NWire_Pin|pin@122||28|-36||||
NWire_Pin|pin@123||28|-51||||
NWire_Pin|pin@126||50|-46||||
NWire_Pin|pin@128||55|-36||||
NWire_Pin|pin@132||55|-28||||
NWire_Pin|pin@133||61|-32||||
NWire_Pin|pin@135||16|-51||||
NWire_Pin|pin@136||11|-51||||
NTransistor|pmos@4||-5|-15||||2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@5||-5|-29||||2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@6||-5|-43||||2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@7||-5|-57||||2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@9||42|5|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@10||27|5|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@11||-1|5|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@12||-16|5|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@13||22|-20|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@14||34|-20|||XYR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@17||22|-28|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@18||34|-28|||XYR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|pmos@19||59|-28|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
Awire|net@1|||900|pin@0||-20|5|pin@1||-20|-3
Awire|net@2|||1800|pin@1||-20|-3|nmos@0|g|-17|-3
Awire|net@6|||900|nmos@0|s|-14|-5|gnd@0||-14|-7
Awire|net@7|||1800|conn@0|y|-25|-3|pin@1||-20|-3
Awire|net@10|||1800|pin@4||-5|-3|nmos@1|g|-2|-3
Awire|net@13|||900|nmos@1|s|1|-5|gnd@1||1|-7
Awire|net@15|||2700|nmos@0|d|-14|-1|pin@5||-14|1
Awire|net@17|||900|pin@3||-5|5|pin@6||-5|1
Awire|net@18|||900|pin@6||-5|1|pin@4||-5|-3
Awire|net@19|||1800|pin@5||-14|1|pin@6||-5|1
Awire|net@24|||900|nmos@3|s|44|-5|gnd@3||44|-7
Awire|net@25|||2700|nmos@2|d|29|-1|pin@13||29|1
Awire|net@27|||900|pin@11||38|5|pin@14||38|1
Awire|net@28|||900|pin@14||38|1|pin@12||38|-3
Awire|net@29|||1800|pin@13||29|1|pin@14||38|1
Awire|net@30|||1800|pin@10||23|-3|nmos@2|g|26|-3
Awire|net@31|||2700|nmos@3|d|44|-1|pin@15||44|1
Awire|net@33|||1800|pin@15||44|1|pin@16||50|1
Awire|net@35|||900|nmos@2|s|29|-5|gnd@2||29|-7
Awire|net@36|||1800|conn@2|y|18|-3|pin@10||23|-3
Awire|net@39|||900|pin@9||23|5|pin@10||23|-3
Awire|net@40|||1800|pin@12||38|-3|nmos@3|g|41|-3
Awire|net@41|||0|pmos@4|s|-7|-17|pin@17||-9|-17
Awire|net@43|||1800|pin@18||-9|-21|nmos@4|s|-7|-21
Awire|net@44|||1800|nmos@4|d|-3|-21|pin@19||-1|-21
Awire|net@46|||0|pin@20||-1|-17|pmos@4|d|-3|-17
Awire|net@52|||0|pin@23||7|-26|pin@24||-5|-26
Awire|net@53|||2700|pin@24||-5|-26|nmos@4|g|-5|-24
Awire|net@56|||0|pmos@5|s|-7|-31|pin@27||-9|-31
Awire|net@58|||1800|pin@28||-9|-35|nmos@5|s|-7|-35
Awire|net@59|||1800|nmos@5|d|-3|-35|pin@29||-1|-35
Awire|net@61|||0|pin@30||-1|-31|pmos@5|d|-3|-31
Awire|net@67|||2700|pmos@5|g|-5|-28|pin@24||-5|-26
Awire|net@73|||0|pmos@6|s|-7|-45|pin@37||-9|-45
Awire|net@75|||1800|pin@38||-9|-49|nmos@6|s|-7|-49
Awire|net@76|||1800|nmos@6|d|-3|-49|pin@39||-1|-49
Awire|net@78|||0|pin@40||-1|-45|pmos@6|d|-3|-45
Awire|net@81|||0|pin@43||7|-54|pin@44||-5|-54
Awire|net@82|||2700|pin@44||-5|-54|nmos@6|g|-5|-52
Awire|net@85|||0|pmos@7|s|-7|-59|pin@46||-9|-59
Awire|net@87|||1800|pin@47||-9|-63|nmos@7|s|-7|-63
Awire|net@88|||1800|nmos@7|d|-3|-63|pin@48||-1|-63
Awire|net@90|||0|pin@49||-1|-59|pmos@7|d|-3|-59
Awire|net@91|||2700|pin@50||-5|-68|nmos@7|g|-5|-66
Awire|net@94|||2700|pmos@7|g|-5|-56|pin@44||-5|-54
Awire|net@99|||0|pin@50||-5|-68|pin@54||-20|-68
Awire|net@116|||900|pin@27||-9|-31|pin@60||-9|-33
Awire|net@117|||900|pin@60||-9|-33|pin@28||-9|-35
Awire|net@118|||1800|conn@4|y|-13|-33|pin@60||-9|-33
Awire|net@128|||2700|pin@63||-5|-12|pin@4||-5|-3
Awire|net@129|||1800|pin@35||-20|-12|pin@63||-5|-12
Awire|net@132|||900|pin@17||-9|-17|pin@64||-9|-19
Awire|net@133|||900|pin@64||-9|-19|pin@18||-9|-21
Awire|net@134|||1800|conn@3|y|-13|-19|pin@64||-9|-19
Awire|net@144|||900|pin@37||-9|-45|pin@67||-9|-47
Awire|net@145|||900|pin@67||-9|-47|pin@38||-9|-49
Awire|net@146|||1800|conn@5|y|-13|-47|pin@67||-9|-47
Awire|net@149|||900|pin@46||-9|-59|pin@69||-9|-61
Awire|net@150|||900|pin@69||-9|-61|pin@47||-9|-63
Awire|net@151|||1800|conn@6|y|-13|-61|pin@69||-9|-61
Awire|net@153|||2700|pmos@4|g|-5|-14|pin@63||-5|-12
Awire|net@155|||2700|nmos@1|d|1|-1|pin@70||1|1
Awire|net@157|||1800|pin@70||1|1|pin@71||7|1
Awire|net@158|||900|pin@71||7|1|pin@23||7|-26
Awire|net@159|||900|pin@23||7|-26|pin@43||7|-54
Awire|net@163|||900|nmos@5|g|-5|-38|pin@72||-5|-40
Awire|net@164|||900|pin@72||-5|-40|pmos@6|g|-5|-42
Awire|net@165|||2700|pin@54||-20|-68|pin@73||-20|-40
Awire|net@166|||2700|pin@73||-20|-40|pin@35||-20|-12
Awire|net@167|||0|pin@72||-5|-40|pin@73||-20|-40
Awire|net@168|||2700|pin@19||-1|-21|pin@74||-1|-18
Awire|net@169|||2700|pin@74||-1|-18|pin@20||-1|-17
Awire|net@170|||1800|pin@74||-1|-18|pin@75||12|-18
Awire|net@172|||2700|pin@29||-1|-35|pin@77||-1|-32
Awire|net@173|||2700|pin@77||-1|-32|pin@30||-1|-31
Awire|net@174|||0|pin@76||12|-32|pin@77||-1|-32
Awire|net@175|||2700|pin@39||-1|-49|pin@78||-1|-46
Awire|net@176|||2700|pin@78||-1|-46|pin@40||-1|-45
Awire|net@177|||1800|pin@78||-1|-46|pin@79||11|-46
Awire|net@179|||2700|pin@48||-1|-63|pin@81||-1|-61
Awire|net@180|||2700|pin@81||-1|-61|pin@49||-1|-59
Awire|net@181|||0|pin@80||11|-61|pin@81||-1|-61
Awire|net@182|||1800|pin@0||-20|5|pmos@12|g|-17|5
Awire|net@183|||900|pmos@12|d|-14|3|pin@5||-14|1
Awire|net@184|||2700|pmos@12|s|-14|7|5V||-14|10
Awire|net@185|||1800|pin@3||-5|5|pmos@11|g|-2|5
Awire|net@186|||900|pmos@11|d|1|3|pin@70||1|1
Awire|net@187|||2700|pmos@11|s|1|7|5V_1||1|10
Awire|net@188|||1800|pin@9||23|5|pmos@10|g|26|5
Awire|net@189|||900|pmos@10|d|29|3|pin@13||29|1
Awire|net@190|||2700|pmos@10|s|29|7|5V_2||29|10
Awire|net@191|||1800|pin@11||38|5|pmos@9|g|41|5
Awire|net@192|||900|pmos@9|d|44|3|pin@15||44|1
Awire|net@193|||2700|pmos@9|s|44|7|5V_3||44|10
Awire|net@195|||2700|pmos@14|s|32|-18|pin@82||32|-16
Awire|net@196|||2700|pmos@13|s|24|-18|pin@83||24|-16
Awire|net@197|||2700|pin@83||24|-16|5V_4||24|-13
Awire|net@198|||0|pin@82||32|-16|pin@83||24|-16
Awire|net@201|||900|pin@12||38|-3|pin@85||38|-20
Awire|net@202|||1800|pmos@14|g|35|-20|pin@85||38|-20
Awire|net@204|||900|pmos@13|d|24|-22|pin@86||24|-24
Awire|net@206|||1800|pin@86||24|-24|pin@87||32|-24
Awire|net@207|||2700|pin@87||32|-24|pmos@14|d|32|-22
Awire|net@210|||1800|pin@89||19|-20|pmos@13|g|21|-20
Awire|net@211|||2700|pin@88||19|-36|pin@90||19|-25
Awire|net@212|||2700|pin@90||19|-25|pin@89||19|-20
Awire|net@213|||900|pin@75||12|-18|pin@91||12|-25
Awire|net@214|||900|pin@91||12|-25|pin@76||12|-32
Awire|net@215|||0|pin@90||19|-25|pin@91||12|-25
Awire|net@224|||900|nmos@8|s|24|-38|nmos@9|d|24|-40
Awire|net@225|||0|nmos@8|g|21|-36|pin@88||19|-36
Awire|net@226|||900|pin@85||38|-20|pin@97||38|-42
Awire|net@227|||1800|nmos@9|g|27|-42|pin@97||38|-42
Awire|net@228|||2700|gnd@4||24|-46|nmos@9|s|24|-44
Awire|net@247|||2700|gnd@5||32|-50|nmos@11|s|32|-48
Awire|net@260|||2700|pmos@17|s|24|-26|pin@86||24|-24
Awire|net@263|||2700|pmos@18|s|32|-26|pin@87||32|-24
Awire|net@264|||900|pmos@17|d|24|-30|pin@115||24|-32
Awire|net@265|||1800|pin@115||24|-32|pin@116||32|-32
Awire|net@266|||2700|pin@116||32|-32|pmos@18|d|32|-30
Awire|net@267|||0|pmos@17|g|21|-28|pin@117||16|-28
Awire|net@272|||2700|nmos@8|d|24|-34|pin@115||24|-32
Awire|net@273|||900|pin@16||50|1|pin@120||50|-28
Awire|net@275|||1800|pmos@18|g|35|-28|pin@120||50|-28
Awire|net@276|||1800|pin@116||32|-32|pin@121||55|-32
Awire|net@277|||900|pin@116||32|-32|nmos@10|d|32|-34
Awire|net@278|||0|nmos@10|g|29|-36|pin@122||28|-36
Awire|net@279|||900|pin@122||28|-36|pin@123||28|-51
Awire|net@283|||900|pin@120||50|-28|pin@126||50|-46
Awire|net@284|||0|pin@126||50|-46|nmos@11|g|35|-46
Awire|net@285|||2700|nmos@11|d|32|-44|nmos@10|s|32|-38
Awire|net@287|||2700|pmos@19|s|61|-26|5V_5||61|-23
Awire|net@288|||900|nmos@12|s|61|-38|gnd@6||61|-40
Awire|net@291|||1800|pin@128||55|-36|nmos@12|g|58|-36
Awire|net@292|||2700|pin@128||55|-36|pin@121||55|-32
Awire|net@293|||0|pmos@19|g|58|-28|pin@132||55|-28
Awire|net@294|||900|pin@132||55|-28|pin@121||55|-32
Awire|net@296|||900|pmos@19|d|61|-30|pin@133||61|-32
Awire|net@297|||900|pin@133||61|-32|nmos@12|d|61|-34
Awire|net@298|||0|conn@7|a|64|-32|pin@133||61|-32
Awire|net@303|||900|pin@117||16|-28|pin@135||16|-51
Awire|net@304|||1800|pin@135||16|-51|pin@123||28|-51
Awire|net@305|||0|pin@123||28|-51|pin@135||16|-51
Awire|net@306|||900|pin@79||11|-46|pin@136||11|-51
Awire|net@307|||900|pin@136||11|-51|pin@80||11|-61
Awire|net@308|||0|pin@135||16|-51|pin@136||11|-51
EIN1||D5G2;|conn@3|a|I
EIN2||D5G2;|conn@4|a|I
EIN3||D5G2;|conn@5|a|I
EIN4||D5G2;|conn@6|a|I
EOUT1||D5G2;X4;|conn@7|a|O
ESEL0||D5G2;|conn@0|a|I
ESEL1||D5G2;|conn@2|a|I
X

# Cell mux_4to1;1{vhdl}
Cmux_4to1;1{vhdl}||artwork|1700574704849|1700574704858||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell mux_4to1{sch} --------------------,"entity mux_4to1 is port(IN1, IN2, IN3, IN4, SEL0, SEL1: in BIT; OUT1: out ",    BIT);,  end mux_4to1;,"",architecture mux_4to1_BODY of mux_4to1 is,  component power port(vdd: out BIT);,    end component;,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"","  signal gnd, net_10, net_204, net_224, net_25, net_264, net_285, net_31, net_44","    , net_52, net_76, vdd: BIT;","",begin,  E_5V: power port map(vdd);,  E_5V_1: power port map(vdd);,  E_5V_2: power port map(vdd);,  E_5V_3: power port map(vdd);,  E_5V_4: power port map(vdd);,  E_5V_5: power port map(vdd);,  gnd_0: ground port map(gnd);,  gnd_1: ground port map(gnd);,  gnd_2: ground port map(gnd);,  gnd_3: ground port map(gnd);,  gnd_4: ground port map(gnd);,  gnd_5: ground port map(gnd);,  gnd_6: ground port map(gnd);,"  nmos_0: nMOStran port map(SEL0, gnd, net_10);","  nmos_1: nMOStran port map(net_10, gnd, net_52);","  nmos_2: nMOStran port map(SEL1, gnd, net_25);","  nmos_3: nMOStran port map(net_25, gnd, net_31);","  nmos_4: nMOStran port map(net_52, IN1, net_44);","  nmos_5: nMOStran port map(net_10, IN2, net_44);","  nmos_6: nMOStran port map(net_52, IN3, net_76);","  nmos_7: nMOStran port map(net_10, IN4, net_76);","  nmos_8: nMOStran port map(net_44, net_224, net_264);","  nmos_9: nMOStran port map(net_25, gnd, net_224);","  nmos_10: nMOStran port map(net_76, net_285, net_264);","  nmos_11: nMOStran port map(net_31, gnd, net_285);","  nmos_12: nMOStran port map(net_264, gnd, OUT1);","  pmos_4: PMOStran port map(net_10, IN1, net_44);","  pmos_5: PMOStran port map(net_52, IN2, net_44);","  pmos_6: PMOStran port map(net_10, IN3, net_76);","  pmos_7: PMOStran port map(net_52, IN4, net_76);","  pmos_9: PMOStran port map(net_25, vdd, net_31);","  pmos_10: PMOStran port map(SEL1, vdd, net_25);","  pmos_11: PMOStran port map(net_10, vdd, net_52);","  pmos_12: PMOStran port map(SEL0, vdd, net_10);","  pmos_13: PMOStran port map(net_44, vdd, net_204);","  pmos_14: PMOStran port map(net_25, vdd, net_204);","  pmos_17: PMOStran port map(net_76, net_204, net_264);","  pmos_18: PMOStran port map(net_31, net_204, net_264);","  pmos_19: PMOStran port map(net_264, vdd, OUT1);",end mux_4to1_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nand;1{net.als}
Cnand;1{net.als}||artwork|1700610506444|1700653107443||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Wed Nov 22, 2023 12:38:27",#-------------------------------------------------,"","model nand(IN1, IN2, OUT1)",gnd_0: ground(gnd),"nmos_1: nMOStran(IN1, net_34, OUT1)","nmos_2: nMOStran(IN2, gnd, net_34)","pmos_0: PMOStran(IN1, OUT1, vdd)","pmos_1: PMOStran(IN2, OUT1, vdd)",pwr_1: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nand;1{net.quisc}
Cnand;1{net.quisc}||artwork|1700650913517|1700650913521||FACET_message()S[!*************************************************,!  QUISC Command file,!,"!  File Creation:    Wed Nov 22, 2023 12:01:53",!-------------------------------------------------,"",create cell nand_,create instance gnd_0 ground,create instance nmos_1 nMOStran,create instance nmos_2 nMOStran,create instance pmos_0 PMOStran,create instance pmos_1 PMOStran,create instance pwr_1 power,connect pmos_0 g nmos_1 g,connect pmos_1 g nmos_2 g,connect pmos_1 s pmos_0 s,connect pmos_1 s nmos_1 d,connect pmos_1 d power,connect pmos_0 d power,connect nmos_2 d nmos_1 s,connect nmos_2 s ground,export pmos_0 g IN1 input,export pmos_1 g IN2 input,export pmos_1 s OUT1 output,extract,set node-name nmos_2 d net_34,"",!********* End of command file *******************]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nand;1{sch}
Cnand;1{sch}||schematic|1700610095282|1700612444378|
NOff-Page|IN1|D5G1;|-13.5|8.5||||
NOff-Page|IN2|D5G1;|-13.5|4.5||||
NOff-Page|OUT1|D5G1;|20.5|0.5||||
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||3.5|-14.5||||
NTransistor|nmos@1||1.5|-3.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S12
NTransistor|nmos@2||1.5|-8.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S12
NWire_Pin|pin@0||-7|-8.5||||
NWire_Pin|pin@12||3.5|0.5||||
NWire_Pin|pin@13||3.5|12||||
NWire_Pin|pin@14||-1|12||||
NWire_Pin|pin@15||-1|0.5||||
NWire_Pin|pin@16||1|12||||
NWire_Pin|pin@19||-10|-3.5||||
NWire_Pin|pin@21||-10|8.5||||
NWire_Pin|pin@22||-7|4.5||||
NTransistor|pmos@0||-3|8.5|||R|2|ATTR_length(D5G0.5;OLX-0.5;Y-1;)S2|ATTR_width(D5G1;OLX0.5;Y-1;)S12
NTransistor|pmos@1||1.5|4.5|||R|2|ATTR_length(D5G0.5;OLX-0.5;Y-1;)S2|ATTR_width(D5G1;OLX0.5;Y-1;)S12
NPower|pwr@1||1|14.5||||
Awire|IN1|D5G1;||1800|pin@19||-10|-3.5|nmos@1|g|0.5|-3.5
Awire|IN1|D5G1;||1800|pin@21||-10|8.5|pmos@0|g|-4|8.5
Awire|IN2|D5G1;||0|nmos@2|g|0.5|-8.5|pin@0||-7|-8.5
Awire|IN2|D5G1;||1800|pin@22||-7|4.5|pmos@1|g|0.5|4.5
Awire|net@24|||900|pin@12||3.5|0.5|nmos@1|d|3.5|-1.5
Awire|net@25|||2700|pin@12||3.5|0.5|pmos@1|s|3.5|2.5
Awire|net@26|||2700|pmos@1|d|3.5|6.5|pin@13||3.5|12
Awire|net@29|||0|pin@12||3.5|0.5|pin@15||-1|0.5
Awire|net@31|||900|pmos@0|s|-1|6.5|pin@15||-1|0.5
Awire|net@32|||0|OUT1|a|18.5|0.5|pin@12||3.5|0.5
Awire|net@34|||900|nmos@1|s|3.5|-5.5|nmos@2|d|3.5|-6.5
Awire|net@35|||900|nmos@2|s|3.5|-10.5|gnd@0||3.5|-12.5
Awire|net@36|||2700|pmos@0|d|-1|10.5|pin@14||-1|12
Awire|net@37|||0|pin@13||3.5|12|pin@16||1|12
Awire|net@38|||0|pin@16||1|12|pin@14||-1|12
Awire|net@39|||900|pwr@1||1|14.5|pin@16||1|12
Awire|net@51|||1800|IN1|y|-11.5|8.5|pin@21||-10|8.5
Awire|net@52|||2700|pin@19||-10|-3.5|pin@21||-10|8.5
Awire|net@53|||1800|IN2|y|-11.5|4.5|pin@22||-7|4.5
Awire|net@54|||2700|pin@0||-7|-8.5|pin@22||-7|4.5
EIN1||D5G2;X1.5;Y2;|IN1|a|I
EIN2||D5G2;X1.5;Y2;|IN2|a|I
EOUT1||D5G2;X1.5;Y2.5;|OUT1|a|O
X

# Cell nand;1{vhdl}
Cnand;1{vhdl}||artwork|1700610506442|1700650913521||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell nand{sch} --------------------,"entity nand_ is port(IN1, IN2: in BIT; OUT1: out BIT);",  end nand_;,"",architecture nand__BODY of nand_ is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_34, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_1: nMOStran port map(IN1, net_34, OUT1);","  nmos_2: nMOStran port map(IN2, gnd, net_34);","  pmos_0: PMOStran port map(IN1, OUT1, vdd);","  pmos_1: PMOStran port map(IN2, OUT1, vdd);",  pwr_1: power port map(vdd);,end nand__BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nor;1{net.als}
Cnor;1{net.als}||artwork|1700610506444|1700612578202||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Wed Nov 22, 2023 01:22:58",#-------------------------------------------------,"","model nor(IN1, IN2, OUT1)",gnd_0: ground(gnd),"nmos_1: nMOStran(IN1, gnd, OUT1)","nmos_2: nMOStran(IN2, gnd, OUT1)","pmos_0: PMOStran(IN1, net_13, vdd)","pmos_1: PMOStran(IN2, OUT1, net_13)",pwr_0: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nor;1{sch}
Cnor;1{sch}||schematic|1700610095282|1700612544422|
NOff-Page|IN1|D5G1;|-17|8.5||||
NOff-Page|IN2|D5G1;|-17|3||||
NOff-Page|OUT1|D5G1;|19.5|-3.5||||
Ngeneric:Facet-Center|art@0||0|0||||AV
NGround|gnd@0||0|-16.5||||
NTransistor|nmos@1||-2|-7.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S12
NTransistor|nmos@2||10.5|-7|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S12
NWire_Pin|pin@0||7.5|-7||||
NWire_Pin|pin@1||-6.5|-7.5||||
NWire_Pin|pin@6||12.5|-3.5||||
NWire_Pin|pin@7||0|-12||||
NWire_Pin|pin@8||12.5|-12||||
NWire_Pin|pin@12||0|-3.5||||
NTransistor|pmos@0||-2|8.5|||R|2|ATTR_length(D5G0.5;OLX-0.5;Y-1;)S2|ATTR_width(D5G1;OLX0.5;Y-1;)S12
NTransistor|pmos@1||-2|3|||R|2|ATTR_length(D5G0.5;OLX-0.5;Y-1;)S2|ATTR_width(D5G1;OLX0.5;Y-1;)S12
NPower|pwr@0||0|13.5||||
Awire|IN1|D5G1;||0|nmos@1|g|-3|-7.5|pin@1||-6.5|-7.5
Awire|IN1|D5G1;||1800|IN1|y|-15|8.5|pmos@0|g|-3|8.5
Awire|IN2|D5G1;X-2.5;||0|nmos@2|g|9.5|-7|pin@0||7.5|-7
Awire|IN2|D5G1;||1800|IN2|y|-15|3|pmos@1|g|-3|3
Awire|net@9|||900|pin@6||12.5|-3.5|nmos@2|d|12.5|-5
Awire|net@10|||900|nmos@1|s|0|-9.5|pin@7||0|-12
Awire|net@11|||1800|pin@7||0|-12|pin@8||12.5|-12
Awire|net@12|||2700|pin@8||12.5|-12|nmos@2|s|12.5|-9
Awire|net@13|||2700|pmos@1|d|0|5|pmos@0|s|0|6.5
Awire|net@15|||2700|pmos@0|d|0|10.5|pwr@0||0|13.5
Awire|net@20|||900|pin@7||0|-12|gnd@0||0|-14.5
Awire|net@22|||1800|pin@6||12.5|-3.5|OUT1|a|17.5|-3.5
Awire|net@23|||0|pin@6||12.5|-3.5|pin@12||0|-3.5
Awire|net@24|||900|pin@12||0|-3.5|nmos@1|d|0|-5.5
Awire|net@25|||2700|pin@12||0|-3.5|pmos@1|s|0|1
EIN1||D5G2;X1.5;Y2;|IN1|a|I
EIN2||D5G2;X1.5;Y2;|IN2|a|I
EOUT1||D5G2;X1.5;Y2.5;|OUT1|a|O
X

# Cell nor;1{vhdl}
Cnor;1{vhdl}||artwork|1700610506442|1700612577339||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell nor{sch} --------------------,"entity nor_ is port(IN1, IN2: in BIT; OUT1: out BIT);",  end nor_;,"",architecture nor__BODY of nor_ is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_13, vdd: BIT;","",begin,  gnd_0: ground port map(gnd);,"  nmos_1: nMOStran port map(IN1, gnd, OUT1);","  nmos_2: nMOStran port map(IN2, gnd, OUT1);","  pmos_0: PMOStran port map(IN1, net_13, vdd);","  pmos_1: PMOStran port map(IN2, OUT1, net_13);",  pwr_0: power port map(vdd);,end nor__BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nor6;1{net.als}
Cnor6;1{net.als}||artwork|1683880681277|1683880681277||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Fri May 12, 2023 10:38:01",#-------------------------------------------------,"","model nor6(IN1, IN2, IN3, IN4, IN5, IN6, OUT1)",gnd_0: ground(gnd),gnd_1: ground(gnd),gnd_2: ground(gnd),gnd_3: ground(gnd),gnd_4: ground(gnd),gnd_5: ground(gnd),gnd_6: ground(gnd),gnd_7: ground(gnd),"nmos_0: nMOStran(net_5, net_19, net_15)","nmos_1: nMOStran(net_32, net_15, gnd)","nmos_2: nMOStran(net_19, OUT1, gnd)","nmos_5: nMOStran(IN1, net_5, gnd)","nmos_6: nMOStran(IN2, net_5, gnd)","nmos_7: nMOStran(IN3, net_5, gnd)","nmos_8: nMOStran(IN4, net_32, gnd)","nmos_9: nMOStran(IN5, net_32, gnd)","nmos_10: nMOStran(IN6, net_32, gnd)","pmos_0: PMOStran(net_5, net_19, vdd)","pmos_1: PMOStran(net_32, net_19, vdd)","pmos_2: PMOStran(net_19, OUT1, vdd)","pmos_4: PMOStran(IN1, net_55, vdd)","pmos_6: PMOStran(IN2, net_56, net_55)","pmos_7: PMOStran(IN3, net_5, net_56)","pmos_8: PMOStran(IN4, net_112, vdd)","pmos_9: PMOStran(IN5, net_113, net_112)","pmos_10: PMOStran(IN6, net_32, net_113)",pwr_0: power(vdd),pwr_1: power(vdd),pwr_2: power(vdd),pwr_3: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell nor6;1{sch}
Cnor6;1{sch}||schematic|1683879915216|1683880646976|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||43|0||||
NOff-Page|conn@1||-21|16||||
NOff-Page|conn@2||-21|12||||
NOff-Page|conn@3||-21|8||||
NOff-Page|conn@4||-21|-27||||
NOff-Page|conn@5||-21|-31||||
NOff-Page|conn@6||-21|-35||||
NGround|gnd@0||20|-13||||
NGround|gnd@1||35|-8||||
NGround|gnd@2||-5|16||||
NGround|gnd@3||2|16||||
NGround|gnd@4||9|16||||
NGround|gnd@5||-5|-27||||
NGround|gnd@6||2|-27||||
NGround|gnd@7||9|-27||||
NTransistor|nmos@0||18|-1|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@1||18|-7|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@2||33|-3|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@5||-7|21|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@6||0|21|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@7||7|21|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@8||-7|-22|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@9||0|-22|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@10||7|-22|||YR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NWire_Pin|pin@0||14|-1||||
NWire_Pin|pin@1||27|12||||
NWire_Pin|pin@4||14|7||||
NWire_Pin|pin@8||29|-3||||
NWire_Pin|pin@11||29|3||||
NWire_Pin|pin@15||23|7||||
NWire_Pin|pin@16||23|-16||||
NWire_Pin|pin@17||16|-16||||
NWire_Pin|pin@18||16|-7||||
NWire_Pin|pin@21||-16|41||||
NWire_Pin|pin@30||-16|21||||
NWire_Pin|pin@32||-5|27||||
NWire_Pin|pin@34||9|27||||
NWire_Pin|pin@35||-16|16||||
NWire_Pin|pin@36||-13|36||||
NWire_Pin|pin@39||-10|31||||
NWire_Pin|pin@40||-10|8||||
NWire_Pin|pin@42||-3|12||||
NWire_Pin|pin@43||-3|21||||
NWire_Pin|pin@44||4|8||||
NWire_Pin|pin@45||4|21||||
NWire_Pin|pin@46||-13|12||||
NWire_Pin|pin@47||14|27||||
NWire_Pin|pin@49||2|27||||
NWire_Pin|pin@50||27|3||||
NWire_Pin|pin@51||20|3||||
NWire_Pin|pin@52||35|0||||
NWire_Pin|pin@53||-16|-2||||
NWire_Pin|pin@54||-16|-22||||
NWire_Pin|pin@55||-5|-16||||
NWire_Pin|pin@56||9|-16||||
NWire_Pin|pin@57||-16|-27||||
NWire_Pin|pin@58||-13|-7||||
NWire_Pin|pin@59||-10|-12||||
NWire_Pin|pin@60||-10|-35||||
NWire_Pin|pin@61||-3|-31||||
NWire_Pin|pin@62||-3|-22||||
NWire_Pin|pin@63||4|-35||||
NWire_Pin|pin@64||4|-22||||
NWire_Pin|pin@65||-13|-31||||
NWire_Pin|pin@67||2|-16||||
NTransistor|pmos@0||18|7|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@1||25|7|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@2||33|3|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@4||-7|41|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@6||-7|36|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@7||-7|31|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@8||-7|-2|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@9||-7|-7|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|pmos@10||-7|-12|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NPower|pwr@0||20|12||||
NPower|pwr@1||35|8||||
NPower|pwr@2||-5|45||||
NPower|pwr@3||-5|2||||
Awire|net@5|||0|nmos@0|g|17|-1|pin@0||14|-1
Awire|net@6|||0|pin@1||27|12|pwr@0||20|12
Awire|net@7|||2700|pmos@1|d|27|9|pin@1||27|12
Awire|net@8|||2700|pmos@0|d|20|9|pwr@0||20|12
Awire|net@10|||0|pmos@0|g|17|7|pin@4||14|7
Awire|net@12|||2700|pin@0||14|-1|pin@4||14|7
Awire|net@15|||900|nmos@0|d|20|-3|nmos@1|s|20|-5
Awire|net@16|||900|nmos@1|d|20|-9|gnd@0||20|-11
Awire|net@19|||2700|pin@8||29|-3|pin@11||29|3
Awire|net@25|||0|nmos@2|g|32|-3|pin@8||29|-3
Awire|net@28|||2700|pmos@2|d|35|5|pwr@1||35|8
Awire|net@30|||2700|gnd@1||35|-6|nmos@2|d|35|-5
Awire|net@32|||0|pmos@1|g|24|7|pin@15||23|7
Awire|net@33|||900|pin@15||23|7|pin@16||23|-16
Awire|net@35|||2700|pin@17||16|-16|pin@18||16|-7
Awire|net@36|||1800|pin@18||16|-7|nmos@1|g|17|-7
Awire|net@37|||0|pmos@4|g|-8|41|pin@21||-16|41
Awire|net@42|||900|nmos@5|d|-5|19|gnd@2||-5|18
Awire|net@54|||2700|pmos@4|d|-5|43|pwr@2||-5|45
Awire|net@55|||2700|pmos@6|d|-5|38|pmos@4|s|-5|39
Awire|net@56|||2700|pmos@7|d|-5|33|pmos@6|s|-5|34
Awire|net@58|||0|nmos@5|g|-8|21|pin@30||-16|21
Awire|net@59|||2700|pin@30||-16|21|pin@21||-16|41
Awire|net@60|||2700|gnd@4||9|18|nmos@7|d|9|19
Awire|net@62|||2700|nmos@5|s|-5|23|pin@32||-5|27
Awire|net@63|||2700|pin@32||-5|27|pmos@7|s|-5|29
Awire|net@67|||900|pin@34||9|27|nmos@7|s|9|23
Awire|net@68|||1800|conn@1|y|-19|16|pin@35||-16|16
Awire|net@69|||2700|pin@35||-16|16|pin@30||-16|21
Awire|net@70|||0|pmos@6|g|-8|36|pin@36||-13|36
Awire|net@74|||0|pmos@7|g|-8|31|pin@39||-10|31
Awire|net@75|||900|pin@39||-10|31|pin@40||-10|8
Awire|net@79|||2700|pin@42||-3|12|pin@43||-3|21
Awire|net@81|||1800|pin@40||-10|8|pin@44||4|8
Awire|net@82|||2700|pin@44||4|8|pin@45||4|21
Awire|net@83|||1800|pin@45||4|21|nmos@7|g|6|21
Awire|net@85|||1800|conn@2|y|-19|12|pin@46||-13|12
Awire|net@86|||1800|pin@46||-13|12|pin@42||-3|12
Awire|net@87|||900|pin@36||-13|36|pin@46||-13|12
Awire|net@88|||1800|pin@34||9|27|pin@47||14|27
Awire|net@90|||2700|pin@4||14|7|pin@47||14|27
Awire|net@92|||1800|pin@43||-3|21|nmos@6|g|-1|21
Awire|net@93|||2700|gnd@3||2|18|nmos@6|d|2|19
Awire|net@94|||1800|pin@32||-5|27|pin@49||2|27
Awire|net@95|||1800|pin@49||2|27|pin@34||9|27
Awire|net@96|||2700|nmos@6|s|2|23|pin@49||2|27
Awire|net@98|||1800|pin@11||29|3|pmos@2|g|32|3
Awire|net@99|||900|pmos@1|s|27|5|pin@50||27|3
Awire|net@100|||1800|pin@50||27|3|pin@11||29|3
Awire|net@101|||2700|nmos@0|s|20|1|pin@51||20|3
Awire|net@102|||2700|pin@51||20|3|pmos@0|s|20|5
Awire|net@103|||0|pin@50||27|3|pin@51||20|3
Awire|net@104|||2700|nmos@2|s|35|-1|pin@52||35|0
Awire|net@105|||2700|pin@52||35|0|pmos@2|s|35|1
Awire|net@106|||1800|pin@52||35|0|conn@0|a|41|0
Awire|net@107|||0|pin@40||-10|8|conn@3|y|-19|8
Awire|net@108|||0|pin@60||-10|-35|conn@6|y|-19|-35
Awire|net@109|||0|pmos@8|g|-8|-2|pin@53||-16|-2
Awire|net@110|||900|nmos@8|d|-5|-24|gnd@5||-5|-25
Awire|net@111|||2700|pmos@8|d|-5|0|pwr@3||-5|2
Awire|net@112|||2700|pmos@9|d|-5|-5|pmos@8|s|-5|-4
Awire|net@113|||2700|pmos@10|d|-5|-10|pmos@9|s|-5|-9
Awire|net@114|||0|nmos@8|g|-8|-22|pin@54||-16|-22
Awire|net@115|||2700|pin@54||-16|-22|pin@53||-16|-2
Awire|net@116|||2700|gnd@7||9|-25|nmos@10|d|9|-24
Awire|net@117|||2700|nmos@8|s|-5|-20|pin@55||-5|-16
Awire|net@118|||2700|pin@55||-5|-16|pmos@10|s|-5|-14
Awire|net@119|||900|pin@56||9|-16|nmos@10|s|9|-20
Awire|net@120|||1800|conn@4|y|-19|-27|pin@57||-16|-27
Awire|net@121|||2700|pin@57||-16|-27|pin@54||-16|-22
Awire|net@122|||0|pmos@9|g|-8|-7|pin@58||-13|-7
Awire|net@123|||0|pmos@10|g|-8|-12|pin@59||-10|-12
Awire|net@124|||900|pin@59||-10|-12|pin@60||-10|-35
Awire|net@125|||2700|pin@61||-3|-31|pin@62||-3|-22
Awire|net@126|||1800|pin@60||-10|-35|pin@63||4|-35
Awire|net@127|||2700|pin@63||4|-35|pin@64||4|-22
Awire|net@128|||1800|pin@64||4|-22|nmos@10|g|6|-22
Awire|net@129|||1800|conn@5|y|-19|-31|pin@65||-13|-31
Awire|net@130|||1800|pin@65||-13|-31|pin@61||-3|-31
Awire|net@131|||900|pin@58||-13|-7|pin@65||-13|-31
Awire|net@133|||1800|pin@62||-3|-22|nmos@9|g|-1|-22
Awire|net@134|||2700|gnd@6||2|-25|nmos@9|d|2|-24
Awire|net@135|||1800|pin@55||-5|-16|pin@67||2|-16
Awire|net@136|||1800|pin@67||2|-16|pin@56||9|-16
Awire|net@137|||2700|nmos@9|s|2|-20|pin@67||2|-16
Awire|net@138|||0|pin@16||23|-16|pin@56||9|-16
Awire|net@139|||1800|pin@56||9|-16|pin@17||16|-16
EIN1||D5G2;|conn@1|a|I
EIN2||D5G2;|conn@2|a|I
EIN3||D5G2;X-4;|conn@3|y|I
EIN4||D5G2;|conn@4|a|I
EIN5||D5G2;|conn@5|a|I
EIN6||D5G2;|conn@6|a|I
EOUT1||D5G2;|conn@0|y|O
X

# Cell nor6;1{vhdl}
Cnor6;1{vhdl}||artwork|1683880681269|1683880681277||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell nor6{sch} --------------------,"entity nor6 is port(IN1, IN2, IN3, IN4, IN5, IN6: in BIT; OUT1: out BIT);",  end nor6;,"",architecture nor6_BODY of nor6 is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_112, net_113, net_15, net_19, net_32, net_5, net_55, net_56, vdd",    : BIT;,"",begin,  gnd_0: ground port map(gnd);,  gnd_1: ground port map(gnd);,  gnd_2: ground port map(gnd);,  gnd_3: ground port map(gnd);,  gnd_4: ground port map(gnd);,  gnd_5: ground port map(gnd);,  gnd_6: ground port map(gnd);,  gnd_7: ground port map(gnd);,"  nmos_0: nMOStran port map(net_5, net_19, net_15);","  nmos_1: nMOStran port map(net_32, net_15, gnd);","  nmos_2: nMOStran port map(net_19, OUT1, gnd);","  nmos_5: nMOStran port map(IN1, net_5, gnd);","  nmos_6: nMOStran port map(IN2, net_5, gnd);","  nmos_7: nMOStran port map(IN3, net_5, gnd);","  nmos_8: nMOStran port map(IN4, net_32, gnd);","  nmos_9: nMOStran port map(IN5, net_32, gnd);","  nmos_10: nMOStran port map(IN6, net_32, gnd);","  pmos_0: PMOStran port map(net_5, net_19, vdd);","  pmos_1: PMOStran port map(net_32, net_19, vdd);","  pmos_2: PMOStran port map(net_19, OUT1, vdd);","  pmos_4: PMOStran port map(IN1, net_55, vdd);","  pmos_6: PMOStran port map(IN2, net_56, net_55);","  pmos_7: PMOStran port map(IN3, net_5, net_56);","  pmos_8: PMOStran port map(IN4, net_112, vdd);","  pmos_9: PMOStran port map(IN5, net_113, net_112);","  pmos_10: PMOStran port map(IN6, net_32, net_113);",  pwr_0: power port map(vdd);,  pwr_1: power port map(vdd);,  pwr_2: power port map(vdd);,  pwr_3: power port map(vdd);,end nor6_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell test;1{lay}
Ctest;1{lay}||mocmos|1683007127463|1683028434234||DRC_last_good_drc_area_date()G1683028446419|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1683028446419
Ngeneric:Facet-Center|art@0||0|0||||AV
NMetal-1-Metal-2-Con|contact@5||-60|-28||||
NMetal-1-Metal-2-Con|contact@6||-5|38||||
NMetal-1-Polysilicon-1-Con|contact@21||39|-8.5||||
NMetal-1-P-Active-Con|contact@23||-24|-17|5|||
NMetal-1-N-Active-Con|contact@32||18|21|5|||
NMetal-1-N-Active-Con|contact@37||12|-17|5|||
NMetal-1-N-Active-Con|contact@39||12|-29|5|||
NMetal-1-P-Active-Con|contact@42||-24|-29|5|||
NMetal-1-P-Active-Con|contact@47||-25|21|5|||
NMetal-1-N-Active-Con|contact@53||18|9|5|||
NMetal-1-P-Active-Con|contact@54||-25|9|5|||
NMetal-1-Metal-2-Con|contact@56||-60|1||||
NMetal-1-Polysilicon-1-Con|contact@57||-44|15||||
NN-Transistor|nmos@2||18|15|7|||
NN-Transistor|nmos@3||12|-23|7|||
NMetal-1-Pin|pin@18||-37|-29||||
NMetal-1-Pin|pin@20||24|-29||||
NPolysilicon-1-Pin|pin@53||-44|-23||||
NPolysilicon-1-Pin|pin@87||-44|15||||
NMetal-1-Pin|pin@97||-5|21||||
NPolysilicon-1-Pin|pin@102||39|15||||
NPolysilicon-1-Pin|pin@103||26|15||||
NPolysilicon-1-Pin|pin@105||26|15||||
NMetal-1-Pin|pin@106||12|-8.5||||
NMetal-1-Pin|pin@107||-25|9||||
NMetal-1-Pin|pin@108||-25|1||||
NPolysilicon-1-Pin|pin@109||-44|-23||||
NP-Transistor|pmos@1||-25|15|7|||
NP-Transistor|pmos@2||-24|-23|7|||
AMetal-1|net@295||1|S2700|pin@97||-5|21|contact@6||-5|38
AMetal-1|net@309|||S1800|pin@18||-37|-29|contact@42||-24|-29
AMetal-1|net@310|||S0|pin@20||24|-29|contact@39||12|-29
AMetal-1|net@311||1|S1800|contact@23||-24|-17|contact@37||12|-17
APolysilicon-1|net@316|||S0|pin@102||39|15|pin@103||26|15
AMetal-1|net@317|||S2700|pin@97||-5|21|pin@97||-5|21
APolysilicon-1|net@319|||S2700|contact@21||39|-8.5|pin@102||39|15
APolysilicon-1|net@322|||S2700|pin@103||26|15|pin@105||26|15
APolysilicon-1|net@323|||S1800|nmos@2|poly-right|25|15|pin@105||26|15
APolysilicon-1|net@324|||S1800|pin@87||-44|15|pmos@1|poly-left|-32|15
AMetal-1|net@339||1|S1800|contact@54||-25|9|contact@53||18|9
APolysilicon-1|net@340|||S0|nmos@3|poly-left|5|-23|pmos@2|poly-right|-17|-23
APolysilicon-1|net@341|||S0|pmos@2|poly-left|-31|-23|pin@53||-44|-23
AMetal-1|net@346||1|S2700|contact@37||12|-17|pin@106||12|-8.5
AMetal-1|net@347||1|S0|contact@21||39|-8.5|pin@106||12|-8.5
AMetal-1|net@348||1|S900|contact@54||-25|9|pin@107||-25|9
AMetal-1|net@352||1|S0|contact@32||18|21|pin@97||-5|21
AN-Active|net@353|||S900|contact@32||18|21|nmos@2|diff-top|18|18.75
AN-Active|net@354|||S2700|contact@53||18|9|nmos@2|diff-bottom|18|11.25
AP-Active|net@355|||S900|contact@23||-24|-17|pmos@2|diff-top|-24|-19.25
AN-Active|net@356|||S900|contact@37||12|-17|nmos@3|diff-top|12|-19.25
AMetal-1|net@357||1|S1800|contact@47||-26|21|pin@97||-5|21
AP-Active|net@358|||S900|contact@47||-25|21|pmos@1|diff-top|-25|18.75
AP-Active|net@359|||S2700|contact@54||-25|9|pmos@1|diff-bottom|-25|11.25
AP-Active|net@360|||S2700|contact@42||-24|-29|pmos@2|diff-bottom|-24|-26.75
AN-Active|net@361|||S2700|contact@39||12|-29|nmos@3|diff-bottom|12|-26.75
AMetal-1|net@362||1|S900|contact@54||-25|9|pin@108||-25|1
AMetal-2|net@363||1|S2700|contact@5||-60|-29|contact@56||-60|1
AMetal-1|net@365||1|S0|pin@108||-25|1|contact@56||-60|1
APolysilicon-1|net@366|||S900|pin@87||-44|15|pin@109||-44|-23
APolysilicon-1|net@367|||S1800|pin@53||-44|-23|pin@109||-44|-23
APolysilicon-1|net@368|||S900|contact@57||-44|15|pin@53||-44|-23
ED||D5G2;|contact@5||O
EQ||D5G2;|contact@6||O
Eclk||D5G2;|pin@87||C
EGND|gnd|D5G2;|pin@20||G
EVDD|vdd|D5G2;|pin@18||P
X

# Cell test;1{net.als}
Ctest;1{net.als}||artwork|1683009247698|1683038055632||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Tue May 02, 2023 16:34:15",#-------------------------------------------------,"","model test(D, Q, vdd, gnd, clk)","nmos_0: nMOStran(net_311, Q, D)","nmos_1: nMOStran(clk, net_311, gnd)",pin_13: power(vdd),pin_14: ground(gnd),"pmos_0: PMOStran(clk, Q, D)","pmos_1: PMOStran(clk, net_311, vdd)",set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell test;1{sch}
Ctest;1{sch}||schematic|1683028846253|1683028846255|
Ngeneric:Facet-Center|art@0||0|0||||AV
NTransistor|nmos@0||18|15|||RRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@1||12|-23|||RRR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NWire_Pin|pin@0||-60|-28||||
NWire_Pin|pin@1||-5|38||||
NWire_Pin|pin@2||39|-8.5||||
NWire_Pin|pin@3||-24|-17||||
NWire_Pin|pin@4||18|21||||
NWire_Pin|pin@5||12|-17||||
NWire_Pin|pin@6||12|-29||||
NWire_Pin|pin@7||-24|-29||||
NWire_Pin|pin@8||-25|21||||
NWire_Pin|pin@9||18|9||||
NWire_Pin|pin@10||-25|9||||
NWire_Pin|pin@11||-60|1||||
NWire_Pin|pin@12||-44|15||||
NWire_Pin|pin@13||-37|-29||||
NWire_Pin|pin@14||24|-29||||
NWire_Pin|pin@15||-44|-23||||
NWire_Pin|pin@16||-44|15||||
NWire_Pin|pin@17||-5|21||||
NWire_Pin|pin@18||39|15||||
NWire_Pin|pin@19||26|15||||
NWire_Pin|pin@20||26|15||||
NWire_Pin|pin@21||12|-8.5||||
NWire_Pin|pin@22||-25|9||||
NWire_Pin|pin@23||-25|1||||
NWire_Pin|pin@24||-44|-23||||
NTransistor|pmos@0||-25|15|||RRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|pmos@1||-24|-23|||RRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
Awire|net@295|||2700|pin@17||-5|21|pin@1||-5|38
Awire|net@309|||1800|pin@13||-37|-29|pin@7||-24|-29
Awire|net@310|||0|pin@14||24|-29|pin@6||12|-29
Awire|net@311|||1800|pin@3||-24|-17|pin@5||12|-17
Awire|net@316|||0|pin@18||39|15|pin@19||26|15
Awire|net@317|||F|pin@17||-5|21|pin@17||-5|21
Awire|net@319|||2700|pin@2||39|-8.5|pin@18||39|15
Awire|net@322|||F|pin@19||26|15|pin@20||26|15
Awire|net@323|||1800|nmos@0|g|19|15|pin@20||26|15
Awire|net@324|||1800|pin@16||-44|15|pmos@0|g|-24|15
Awire|net@339|||1800|pin@10||-25|9|pin@9||18|9
Awire|net@340|||0|nmos@1|g|13|-23|pmos@1|g|-23|-23
Awire|net@341|||0|pmos@1|g|-23|-23|pin@15||-44|-23
Awire|net@346|||2700|pin@5||12|-17|pin@21||12|-8.5
Awire|net@347|||0|pin@2||39|-8.5|pin@21||12|-8.5
Awire|net@348|||F|pin@10||-25|9|pin@22||-25|9
Awire|net@352|||0|pin@4||18|21|pin@17||-5|21
Awire|net@353|||F634|pin@4||18|21|nmos@0|s|16|17
Awire|net@354|||F2966|pin@9||18|9|nmos@0|d|16|13
Awire|net@355|||F634|pin@3||-24|-17|pmos@1|s|-26|-21
Awire|net@356|||F634|pin@5||12|-17|nmos@1|s|10|-21
Awire|net@357|||1800|pin@8||-25|21|pin@17||-5|21
Awire|net@358|||F634|pin@8||-25|21|pmos@0|s|-27|17
Awire|net@359|||F2966|pin@10||-25|9|pmos@0|d|-27|13
Awire|net@360|||F2966|pin@7||-24|-29|pmos@1|d|-26|-25
Awire|net@361|||F2966|pin@6||12|-29|nmos@1|d|10|-25
Awire|net@362|||900|pin@10||-25|9|pin@23||-25|1
Awire|net@363|||2700|pin@0||-60|-28|pin@11||-60|1
Awire|net@365|||0|pin@23||-25|1|pin@11||-60|1
Awire|net@366|||900|pin@16||-44|15|pin@24||-44|-23
Awire|net@367|||F|pin@15||-44|-23|pin@24||-44|-23
Awire|net@368|||900|pin@12||-44|15|pin@15||-44|-23
ED||D5G2;|pin@0||O
EQ||D5G2;|pin@1||O
Eclk||D5G2;|pin@16||C
Egnd||D5G2;|pin@14||G
Evdd||D5G2;|pin@13||P
X

# Cell test;1{vhdl}
Ctest;1{vhdl}||artwork|1683009247692|1683038018967||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell test{sch} --------------------,"entity test is port(D, Q: out BIT; vdd: out BIT; gnd: out BIT; clk: inout ",    BIT);,  end test;,"",architecture test_BODY of test is,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(wire: inout BIT);,    end component;,  component ground port(wire: inout BIT);,    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"",  signal net_311: BIT;,"",begin,"  nmos_0: nMOStran port map(net_311, Q, D);","  nmos_1: nMOStran port map(clk, net_311, gnd);",  pin_13: power port map(vdd);,  pin_14: ground port map(gnd);,"  pmos_0: PMOStran port map(clk, Q, D);","  pmos_1: PMOStran port map(clk, net_311, vdd);",end test_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell tff_wRST_CLKInv;1{net.als}
Ctff_wRST_CLKInv;1{net.als}||artwork|1683006074034|1700670920058||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Wed Nov 22, 2023 17:35:20",#-------------------------------------------------,"","model tff_wRST_CLKInv(IN1, IN2, RSTB, QOUT, QOUTB, VDD, CLKIN)",gnd_1: ground(gnd),gnd_3: ground(gnd),gnd_4: ground(gnd),gnd_5: ground(gnd),gnd_6: ground(gnd),gnd_7: ground(gnd),gnd_9: ground(gnd),gnd_10: ground(gnd),gnd_11: ground(gnd),gnd_12: ground(gnd),"nmos_36: nMOStran(RSTB, net_905, E)","nmos_37: nMOStran(C, gnd, net_905)","nmos_38: nMOStran(CLKIN, gnd, CLKB)","nmos_39: nMOStran(CLKB, gnd, CLK)","nmos_40: nMOStran(CLK, E, F)","nmos_41: nMOStran(CLKB, QOUTB, F)","nmos_44: nMOStran(F, gnd, QOUT)","nmos_45: nMOStran(CLKB, B, C)","nmos_46: nMOStran(CLK, D, C)","nmos_47: nMOStran(E, gnd, D)","nmos_48: nMOStran(RSTB, net_1017, QOUTB)","nmos_49: nMOStran(QOUT, gnd, net_1017)","nmos_50: nMOStran(A, gnd, net_1131)","nmos_51: nMOStran(IN2, net_1036, net_1131)","nmos_52: nMOStran(QOUT, gnd, net_1036)","nmos_53: nMOStran(IN1, gnd, A)","nmos_54: nMOStran(QOUT, gnd, A)","nmos_55: nMOStran(net_1131, gnd, net_1301)","nmos_56: nMOStran(net_1301, gnd, B)","pmos_6: PMOStran(C, VDD, E)","pmos_7: PMOStran(RSTB, VDD, E)","pmos_36: PMOStran(CLKIN, VDD, CLKB)","pmos_37: PMOStran(CLKB, VDD, CLK)","pmos_38: PMOStran(CLKB, E, F)","pmos_39: PMOStran(CLK, QOUTB, F)","pmos_42: PMOStran(F, VDD, QOUT)","pmos_43: PMOStran(CLK, B, C)","pmos_44: PMOStran(CLKB, D, C)","pmos_45: PMOStran(E, VDD, D)","pmos_46: PMOStran(RSTB, VDD, QOUTB)","pmos_47: PMOStran(QOUT, VDD, QOUTB)","pmos_48: PMOStran(A, VDD, net_827)","pmos_49: PMOStran(QOUT, net_827, net_1131)","pmos_50: PMOStran(IN2, net_827, net_1131)","pmos_51: PMOStran(QOUT, VDD, net_1046)","pmos_52: PMOStran(IN1, net_1046, A)","pmos_53: PMOStran(net_1131, VDD, net_1301)","pmos_54: PMOStran(net_1301, VDD, B)",pwr_0: power(VDD),pwr_3: power(VDD),pwr_4: power(VDD),pwr_5: power(VDD),pwr_7: power(VDD),pwr_11: power(VDD),pwr_12: power(VDD),pwr_13: power(VDD),pwr_14: power(VDD),pwr_15: power(VDD),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell tff_wRST_CLKInv;1{sch}
Ctff_wRST_CLKInv;1{sch}||schematic|1683004499162|1700695600739|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@15||3.5|-5||||
NOff-Page|conn@18||-113|26||||
NOff-Page|conn@19||-69|20||||
NOff-Page|conn@20||3.5|23||||
NOff-Page|conn@27||-142.5|-12||||
NOff-Page|conn@29||-98|0|||X|
NGround|gnd@1||-49|-15|||X|
NGround|gnd@3||-50|10||||
NGround|gnd@4||-18.5|-19|||X|
NGround|gnd@5||-16.5|13||||
NGround|gnd@6||-88.5|15||||
NGround|gnd@7||-98|17||||
NGround|gnd@9||-129.5|-20||||
NGround|gnd@10||-112.5|-21||||
NGround|gnd@11||-94|-47.5||||
NGround|gnd@12||-84|-47.5||||
NTransistor|nmos@36||-52|20|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@37||-52|15|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@38||-100|22|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@39||-90.5|22|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@40||-37.5|-9.5|||Y||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@41||-29.5|-1.5|||X||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
NTransistor|nmos@44||-18.5|18.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@45||-61.5|-1|||||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@46||-53.5|-9|||XY||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@47||-47|-9|||XR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@48||-20.5|-9|||R||ATTR_length(D5G0.5;X-0.5;Y1.5;)D2.0|ATTR_width(D5G1;X0.5;Y1.5;)D10.0
NTransistor|nmos@49||-16.5|-14|||XR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@50||-114.5|-9|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@51||-106.5|-9|||XR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@52||-106.5|-14.5|||XR||ATTR_length(D5G0.5;X-0.5;Y-1;)S2.0|ATTR_width(D5G1;X0.5;Y-1;)S10.0
NTransistor|nmos@53||-135.5|-12|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@54||-127.5|-12|||XR||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@55||-96|-42|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NTransistor|nmos@56||-86|-42|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D10.0
NWire_Pin|pin@1||-41.5|-9|||X|
NWire_Pin|pin@2||-41.5|-1|||X|
NWire_Pin|pin@104||-16.5|23||||
NWire_Pin|pin@107||-9|23||||
NWire_Pin|pin@139||-29.5|7.5||||
NWire_Pin|pin@205||-51.5|-5||||
NWire_Pin|pin@206||-49|-5||||
NWire_Pin|pin@207||-55.5|-5||||
NWire_Pin|pin@227||-33.5|-5.5||||
NWire_Pin|pin@228||-33.5|27||||
NWire_Pin|pin@230||-57.5|15||||
NWire_Pin|pin@233||-27.5|-5||||
NWire_Pin|pin@236||-35.5|-5.5||||
NWire_Pin|pin@261||-18.5|6||||
NWire_Pin|pin@265||-9|-14||||
NWire_Pin|pin@275||-98|26||||
NWire_Pin|pin@296||-138.5|-6||||
NWire_Pin|pin@305||-138.5|-12||||
NWire_Pin|pin@307||-133.5|-16||||
NWire_Pin|pin@308||-129.5|-16||||
NWire_Pin|pin@311||-133.5|-9||||
NWire_Pin|pin@314||-112.5|-18||||
NWire_Pin|pin@315||-108.5|-18||||
NWire_Pin|pin@320||-118.5|6||||
NWire_Pin|pin@321||-118.5|-9||||
NWire_Pin|pin@322||-108.5|3||||
NWire_Pin|pin@323||-112.5|3||||
NWire_Pin|pin@344||-46.5|34||||
NWire_Pin|pin@349||-57.5|29||||
NWire_Pin|pin@351||-37.5|-17||||
NWire_Pin|pin@352||-37.5|7.5||||
NWire_Pin|pin@358||-33.5|18.5||||
NWire_Pin|pin@359||-61.5|-17||||
NWire_Pin|pin@360||-61.5|7.5||||
NWire_Pin|pin@361||-53.5|-17||||
NWire_Pin|pin@362||-53.5|7.5||||
NWire_Pin|pin@363||-9|-1||||
NWire_Pin|pin@364||-23|1||||
NWire_Pin|pin@365||-18.5|-5||||
NWire_Pin|pin@366||-15.5|-5||||
NWire_Pin|pin@368||-121|0||||
NWire_Pin|pin@370||-101.5|-9||||
NWire_Pin|pin@371||-101.5|0||||
NWire_Pin|pin@372||-101.5|-14.5||||
NWire_Pin|pin@373||-140.5|-1||||
NWire_Pin|pin@374||-129.5|-9||||
NWire_Pin|pin@375||-123.5|-12||||
NWire_Pin|pin@379||-40|29||||
NWire_Pin|pin@384||-46.5|25||||
NWire_Pin|pin@385||-50|25||||
NWire_Pin|pin@387||-57.5|-5||||
NWire_Pin|pin@391||-41.5|25||||
NWire_Pin|pin@401||-112.5|-5||||
NWire_Pin|pin@405||-91.5|26||||
NWire_Pin|pin@408||-31.5|-5.5||||
NWire_Pin|pin@409||-29.5|-17||||
NWire_Pin|pin@410||-105|26||||
NWire_Pin|pin@421||-41.5|-5||||
NWire_Pin|pin@422||-39.5|-5||||
NWire_Pin|pin@427||-63.5|-5||||
NWire_Pin|pin@428||-140.5|13||||
NWire_Pin|pin@429||-121|13||||
NWire_Pin|pin@430||-123.5|0||||
NWire_Pin|pin@431||-123.5|-24||||
NWire_Pin|pin@433||-101.5|-24||||
NWire_Pin|pin@434||-9|-24||||
NWire_Pin|pin@435||-64.5|20||||
NWire_Pin|pin@436||-64.5|37||||
NWire_Pin|pin@437||-40|37||||
NWire_Pin|pin@438||-40|12.5||||
NWire_Pin|pin@439||-23|12.5||||
NWire_Pin|pin@440||-23|-9||||
NWire_Pin|pin@443||-91.5|7.5||||
NWire_Pin|pin@448||-88.5|26.5||||
NWire_Pin|pin@449||-77|26.5||||
NWire_Pin|pin@452||-77|-17||||
NWire_Pin|pin@453||-59.5|-5||||
NWire_Pin|pin@454||-94|-37.5||||
NWire_Pin|pin@455||-84|-37.5||||
NWire_Pin|pin@456||-87|-37.5||||
NWire_Pin|pin@457||-97|-5||||
NWire_Pin|pin@458||-72.5|-37.5||||
NWire_Pin|pin@459||-72.5|-5||||
NWire_Pin|pin@460||-108.5|-5||||
NTransistor|pmos@6||-52|29|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@7||-44.5|29|||XYR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@36||-100|30|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@37||-90.5|30|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@38||-37.5|-1.5|||XYRR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@39||-29.5|-9.5|||XY|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@42||-18.5|27|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@43||-61.5|-9|||Y|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D20.0
NTransistor|pmos@44||-53.5|-1|||X|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@45||-47|-1|||XYR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@46||-20.5|1|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@47||-13.5|-1|||XYR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@48||-114.5|6|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@49||-114.5|0|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@50||-106.5|0|||XYR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@51||-135.5|-1|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2.0|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@52||-135.5|-6|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@53||-96|-33.5|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NTransistor|pmos@54||-86|-33.5|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S20
NPower|pwr@0||-49|4|||X|
NPower|pwr@3||-50|34||||
NPower|pwr@4||-15.5|6|||X|
NPower|pwr@5||-16.5|32||||
NPower|pwr@7||-98|34||||
NPower|pwr@11||-112.5|10.5||||
NPower|pwr@12||-133.5|8||||
NPower|pwr@13||-88.5|34||||
NPower|pwr@14||-94|-28.5||||
NPower|pwr@15||-84|-28.5||||
Awire|A|D5G1;X-2;||1800|pin@374||-129.5|-9|pin@321||-118.5|-9
Awire|B|D5G1;||1800|pin@455||-84|-37.5|pin@458||-72.5|-37.5
Awire|C|D5G1;||0|pmos@6|g|-53|29|pin@349||-57.5|29
Awire|CLK|D5G1;||1800|pin@448||-88.5|26.5|pin@449||-77|26.5
Awire|CLKB|D5G1;||1800|pin@275||-98|26|pin@405||-91.5|26
Awire|D|D5G1;||1800|pin@205||-51.5|-5|pin@206||-49|-5
Awire|E|D5G1;||1800|pmos@45|g|-46|-1|pin@2||-41.5|-1
Awire|F|D5G1;||1800|pin@236||-35.5|-5.5|pin@227||-33.5|-5.5
Awire|net@686|||1800|pin@261||-18.5|6|pwr@4||-15.5|6
Awire|net@729|||1800|pin@107||-9|23|conn@20|a|1.5|23
Awire|net@785|||0|pin@305||-138.5|-12|conn@27|y|-140.5|-12
Awire|net@786|||900|pin@296||-138.5|-6|pin@305||-138.5|-12
Awire|net@788|||2700|gnd@9||-129.5|-18|pin@308||-129.5|-16
Awire|net@790|||1800|pin@307||-133.5|-16|pin@308||-129.5|-16
Awire|net@805|||1800|pin@314||-112.5|-18|pin@315||-108.5|-18
Awire|net@819|||900|pin@320||-118.5|6|pin@321||-118.5|-9
Awire|net@827|||1800|pin@323||-112.5|3|pin@322||-108.5|3
Awire|net@885|||1800|pwr@3||-50|34|pin@344||-46.5|34
Awire|net@895|||2700|pmos@6|s|-50|31|pwr@3||-50|34
Awire|net@896|||900|pin@344||-46.5|34|pmos@7|s|-46.5|31
Awire|net@905|||900|nmos@36|s|-50|18|nmos@37|d|-50|17
Awire|net@906|||900|nmos@37|s|-50|13|gnd@3||-50|12
Awire|net@909|||1800|pin@230||-57.5|15|nmos@37|g|-53|15
Awire|net@911|||900|pin@349||-57.5|29|pin@230||-57.5|15
Awire|net@912|||2700|gnd@7||-98|19|nmos@38|s|-98|20
Awire|net@913|||2700|gnd@6||-88.5|17|nmos@39|s|-88.5|20
Awire|net@918|||2700|pin@275||-98|26|pmos@36|d|-98|28
Awire|net@919|||900|pin@275||-98|26|nmos@38|d|-98|24
Awire|net@922|||2700|pmos@36|s|-98|32|pwr@7||-98|34
Awire|net@925|||900|pwr@13||-88.5|34|pmos@37|s|-88.5|32
Awire|net@928|||2700|pin@236||-35.5|-5.5|pmos@38|d|-35.5|-3.5
Awire|net@929|||900|pin@236||-35.5|-5.5|nmos@40|d|-35.5|-7.5
Awire|net@934|||900|nmos@40|g|-37.5|-10.5|pin@351||-37.5|-17
Awire|net@937|||2700|pmos@38|g|-37.5|-0.5|pin@352||-37.5|7.5
Awire|net@940|||2700|pmos@39|s|-27.5|-7.5|pin@233||-27.5|-5
Awire|net@941|||900|nmos@41|s|-27.5|-3.5|pin@233||-27.5|-5
Awire|net@942|||900|pin@139||-29.5|7.5|nmos@41|g|-29.5|-0.5
Awire|net@966|||900|pmos@42|d|-16.5|25|pin@104||-16.5|23
Awire|net@967|||2700|nmos@44|d|-16.5|20.5|pin@104||-16.5|23
Awire|net@968|||900|nmos@44|s|-16.5|16.5|gnd@5||-16.5|15
Awire|net@969|||0|pmos@42|g|-19.5|27|pin@228||-33.5|27
Awire|net@970|||2700|pin@227||-33.5|-5.5|pin@358||-33.5|18.5
Awire|net@971|||2700|pin@358||-33.5|18.5|pin@228||-33.5|27
Awire|net@972|||0|nmos@44|g|-19.5|18.5|pin@358||-33.5|18.5
Awire|net@973|||900|pwr@5||-16.5|32|pmos@42|s|-16.5|29
Awire|net@981|||900|pmos@43|g|-61.5|-10|pin@359||-61.5|-17
Awire|net@983|||2700|nmos@45|g|-61.5|0|pin@360||-61.5|7.5
Awire|net@986|||0|pin@351||-37.5|-17|pin@361||-53.5|-17
Awire|net@987|||0|pin@361||-53.5|-17|pin@359||-61.5|-17
Awire|net@988|||900|nmos@46|g|-53.5|-10|pin@361||-53.5|-17
Awire|net@989|||0|pin@352||-37.5|7.5|pin@362||-53.5|7.5
Awire|net@990|||0|pin@362||-53.5|7.5|pin@360||-61.5|7.5
Awire|net@991|||2700|pmos@44|g|-53.5|0|pin@362||-53.5|7.5
Awire|net@992|||900|pmos@44|d|-55.5|-3|pin@207||-55.5|-5
Awire|net@993|||2700|nmos@46|d|-55.5|-7|pin@207||-55.5|-5
Awire|net@994|||2700|nmos@46|s|-51.5|-7|pin@205||-51.5|-5
Awire|net@995|||900|pmos@44|s|-51.5|-3|pin@205||-51.5|-5
Awire|net@996|||1800|nmos@47|g|-46|-9|pin@1||-41.5|-9
Awire|net@998|||2700|pin@206||-49|-5|pmos@45|d|-49|-3
Awire|net@999|||900|pin@206||-49|-5|nmos@47|d|-49|-7
Awire|net@1000|||2700|gnd@1||-49|-13|nmos@47|s|-49|-11
Awire|net@1001|||2700|pmos@45|s|-49|1|pwr@0||-49|4
Awire|net@1005|||900|pin@107||-9|23|pin@363||-9|-1
Awire|net@1006|||900|pin@363||-9|-1|pin@265||-9|-14
Awire|net@1007|||1800|pmos@47|g|-12.5|-1|pin@363||-9|-1
Awire|net@1008|||2700|pmos@47|s|-15.5|1|pwr@4||-15.5|6
Awire|net@1009|||2700|pmos@46|s|-18.5|3|pin@261||-18.5|6
Awire|net@1011|||0|pin@365||-18.5|-5|pin@233||-27.5|-5
Awire|net@1012|||900|pmos@46|d|-18.5|-1|pin@365||-18.5|-5
Awire|net@1013|||0|pin@366||-15.5|-5|pin@365||-18.5|-5
Awire|net@1014|||900|pmos@47|d|-15.5|-3|pin@366||-15.5|-5
Awire|net@1015|||900|pin@365||-18.5|-5|nmos@48|d|-18.5|-7
Awire|net@1017|||2700|nmos@49|d|-18.5|-12|nmos@48|s|-18.5|-11
Awire|net@1018|||900|nmos@49|s|-18.5|-16|gnd@4||-18.5|-17
Awire|net@1019|||1800|nmos@49|g|-15.5|-14|pin@265||-9|-14
Awire|net@1020|||0|nmos@50|g|-115.5|-9|pin@321||-118.5|-9
Awire|net@1021|||0|pmos@48|g|-115.5|6|pin@320||-118.5|6
Awire|net@1022|||900|pmos@48|d|-112.5|4|pin@323||-112.5|3
Awire|net@1023|||2700|pmos@48|s|-112.5|8|pwr@11||-112.5|10.5
Awire|net@1025|||900|nmos@50|s|-112.5|-11|pin@314||-112.5|-18
Awire|net@1026|||2700|pmos@50|s|-108.5|2|pin@322||-108.5|3
Awire|net@1027|||2700|pmos@49|s|-112.5|2|pin@323||-112.5|3
Awire|net@1036|||900|nmos@51|s|-108.5|-11|nmos@52|d|-108.5|-12.5
Awire|net@1037|||900|nmos@52|s|-108.5|-16.5|pin@315||-108.5|-18
Awire|net@1040|||1800|nmos@51|g|-105.5|-9|pin@370||-101.5|-9
Awire|net@1041|||0|conn@29|y|-100|0|pin@371||-101.5|0
Awire|net@1042|||0|pin@371||-101.5|0|pmos@50|g|-105.5|0
Awire|net@1043|||2700|pin@370||-101.5|-9|pin@371||-101.5|0
Awire|net@1045|||2700|pmos@51|s|-133.5|1|pwr@12||-133.5|8
Awire|net@1046|||900|pmos@51|d|-133.5|-3|pmos@52|s|-133.5|-4
Awire|net@1047|||900|pmos@52|d|-133.5|-8|pin@311||-133.5|-9
Awire|net@1048|||0|pmos@52|g|-136.5|-6|pin@296||-138.5|-6
Awire|net@1050|||0|nmos@53|g|-136.5|-12|pin@305||-138.5|-12
Awire|net@1051|||2700|nmos@53|d|-133.5|-10|pin@311||-133.5|-9
Awire|net@1052|||900|nmos@53|s|-133.5|-14|pin@307||-133.5|-16
Awire|net@1054|||1800|pin@311||-133.5|-9|pin@374||-129.5|-9
Awire|net@1055|||2700|nmos@54|d|-129.5|-10|pin@374||-129.5|-9
Awire|net@1056|||900|nmos@54|s|-129.5|-14|pin@308||-129.5|-16
Awire|net@1069|||2700|gnd@10||-112.5|-19|pin@314||-112.5|-18
Awire|net@1078|||900|pmos@7|d|-46.5|27|pin@384||-46.5|25
Awire|net@1080|||900|pmos@6|d|-50|27|pin@385||-50|25
Awire|net@1082|||0|pin@384||-46.5|25|pin@385||-50|25
Awire|net@1083|||900|pin@385||-50|25|nmos@36|d|-50|22
Awire|net@1088|||0|pin@207||-55.5|-5|pin@387||-57.5|-5
Awire|net@1090|||900|pin@230||-57.5|15|pin@387||-57.5|-5
Awire|net@1131|||2700|nmos@50|d|-112.5|-7|pin@401||-112.5|-5
Awire|net@1132|||2700|pin@401||-112.5|-5|pmos@49|d|-112.5|-2
Awire|net@1144|||900|pmos@37|g|-91.5|30|pin@405||-91.5|26
Awire|net@1145|||900|pin@405||-91.5|26|nmos@39|g|-91.5|22
Awire|net@1153|||900|nmos@41|d|-31.5|-3.5|pin@408||-31.5|-5.5
Awire|net@1154|||900|pin@408||-31.5|-5.5|pmos@39|d|-31.5|-7.5
Awire|net@1155|||1800|pin@227||-33.5|-5.5|pin@408||-31.5|-5.5
Awire|net@1156|||0|pin@139||-29.5|7.5|pin@352||-37.5|7.5
Awire|net@1157|||900|pmos@39|g|-29.5|-10.5|pin@409||-29.5|-17
Awire|net@1158|||0|pin@409||-29.5|-17|pin@351||-37.5|-17
Awire|net@1164|||3150|nmos@38|g|-101|22|pin@410||-105|26
Awire|net@1165|||2250|pin@410||-105|26|pmos@36|g|-101|30
Awire|net@1184|||900|pin@391||-41.5|25|pin@2||-41.5|-1
Awire|net@1211|||900|pin@2||-41.5|-1|pin@421||-41.5|-5
Awire|net@1212|||900|pin@421||-41.5|-5|pin@1||-41.5|-9
Awire|net@1213|||2700|nmos@40|s|-39.5|-7.5|pin@422||-39.5|-5
Awire|net@1214|||2700|pin@422||-39.5|-5|pmos@38|s|-39.5|-3.5
Awire|net@1215|||1800|pin@421||-41.5|-5|pin@422||-39.5|-5
Awire|net@1229|||900|nmos@45|s|-63.5|-3|pin@427||-63.5|-5
Awire|net@1230|||900|pin@427||-63.5|-5|pmos@43|s|-63.5|-7
Awire|net@1234|||2700|pin@373||-140.5|-1|pin@428||-140.5|13
Awire|net@1235|||1800|pin@428||-140.5|13|pin@429||-121|13
Awire|net@1236|||900|pin@429||-121|13|pin@368||-121|0
Awire|net@1237|||0|pin@368||-121|0|pin@430||-123.5|0
Awire|net@1238|||900|pin@430||-123.5|0|pin@375||-123.5|-12
Awire|net@1239|||900|pin@375||-123.5|-12|pin@431||-123.5|-24
Awire|net@1242|||900|pin@372||-101.5|-14.5|pin@433||-101.5|-24
Awire|net@1243|||1800|pin@433||-101.5|-24|pin@434||-9|-24
Awire|net@1244|||2700|pin@434||-9|-24|pin@265||-9|-14
Awire|net@1245|||1800|pin@431||-123.5|-24|pin@433||-101.5|-24
Awire|net@1246|||0|pin@435||-64.5|20|conn@19|y|-67|20
Awire|net@1247|||2700|pin@435||-64.5|20|pin@436||-64.5|37
Awire|net@1248|||1800|pin@436||-64.5|37|pin@437||-40|37
Awire|net@1249|||900|pin@437||-40|37|pin@379||-40|29
Awire|net@1250|||900|pin@379||-40|29|pin@438||-40|12.5
Awire|net@1251|||1800|pin@438||-40|12.5|pin@439||-23|12.5
Awire|net@1252|||900|pin@439||-23|12.5|pin@364||-23|1
Awire|net@1253|||900|pin@364||-23|1|pin@440||-23|-9
Awire|net@1260|||900|nmos@39|g|-91.5|22|pin@443||-91.5|7.5
Awire|net@1272|||900|pmos@37|d|-88.5|28|pin@448||-88.5|26.5
Awire|net@1273|||900|pin@448||-88.5|26.5|nmos@39|d|-88.5|24
Awire|net@1279|||0|pin@359||-61.5|-17|pin@452||-77|-17
Awire|net@1282|||2700|pmos@43|d|-59.5|-7|pin@453||-59.5|-5
Awire|net@1283|||2700|pin@453||-59.5|-5|nmos@45|d|-59.5|-3
Awire|net@1284|||0|pin@387||-57.5|-5|pin@453||-59.5|-5
Awire|net@1285|||0|nmos@36|g|-53|20|pin@435||-64.5|20
Awire|net@1286|||0|pmos@46|g|-21.5|1|pin@364||-23|1
Awire|net@1287|||0|nmos@48|g|-21.5|-9|pin@440||-23|-9
Awire|net@1288|||1800|pin@104||-16.5|23|pin@107||-9|23
Awire|net@1289|||0|conn@15|a|1.5|-5|pin@366||-15.5|-5
Awire|net@1290|||1800|nmos@52|g|-105.5|-14.5|pin@372||-101.5|-14.5
Awire|net@1291|||1800|nmos@54|g|-126.5|-12|pin@375||-123.5|-12
Awire|net@1292|||0|pmos@49|g|-115.5|0|pin@368||-121|0
Awire|net@1293|||0|pmos@51|g|-136.5|-1|pin@373||-140.5|-1
Awire|net@1294|||1800|conn@18|y|-111|26|pin@410||-105|26
Awire|net@1295|||1800|pmos@7|g|-43.5|29|pin@379||-40|29
Awire|net@1297|||2700|pin@452||-77|-17|pin@449||-77|26.5
Awire|net@1298|||0|pin@360||-61.5|7.5|pin@443||-91.5|7.5
Awire|net@1299|||900|pin@385||-50|25|nmos@36|d|-50|22
Awire|net@1300|||0|pin@391||-41.5|25|pin@384||-46.5|25
Awire|net@1301|||900|pmos@53|d|-94|-35.5|pin@454||-94|-37.5
Awire|net@1302|||2700|nmos@55|d|-94|-40|pin@454||-94|-37.5
Awire|net@1303|||900|nmos@55|s|-94|-44|gnd@11||-94|-45.5
Awire|net@1304|||900|pwr@14||-94|-28.5|pmos@53|s|-94|-31.5
Awire|net@1305|||900|pmos@54|d|-84|-35.5|pin@455||-84|-37.5
Awire|net@1306|||2700|nmos@56|d|-84|-40|pin@455||-84|-37.5
Awire|net@1307|||900|nmos@56|s|-84|-44|gnd@12||-84|-45.5
Awire|net@1308|||900|pwr@15||-84|-28.5|pmos@54|s|-84|-31.5
Awire|net@1310|||900|pmos@54|g|-87|-33.5|pin@456||-87|-37.5
Awire|net@1311|||900|pin@456||-87|-37.5|nmos@56|g|-87|-42
Awire|net@1312|||1800|pin@454||-94|-37.5|pin@456||-87|-37.5
Awire|net@1313|||900|pmos@53|g|-97|-33.5|nmos@55|g|-97|-42
Awire|net@1315|||2700|pmos@53|g|-97|-33.5|pin@457||-97|-5
Awire|net@1317|||1800|pin@459||-72.5|-5|pin@427||-63.5|-5
Awire|net@1318|||2700|pin@458||-72.5|-37.5|pin@459||-72.5|-5
Awire|net@1320|||1800|pin@401||-112.5|-5|pin@460||-108.5|-5
Awire|net@1321|||1800|pin@460||-108.5|-5|pin@457||-97|-5
Awire|net@1322|||900|pmos@50|d|-108.5|-2|pin@460||-108.5|-5
Awire|net@1324|||2700|nmos@51|d|-108.5|-7|pin@460||-108.5|-5
Eclkp|CLKIN|D5G2;X2;Y2;|conn@18|a|C
EIN1||D5G2;X2;Y2;|conn@27|a|I
EIN2||D5G2;X-2;Y2;|conn@29|y|I
Eq|QOUT|D5G2;X2;Y2;|conn@20|a|O
Eqout|QOUTB|D5G2;X-2;Y2;|conn@15|y|O
Een|RSTB|D5G2;X2;Y2;|conn@19|a|I
EVDD||D5G2;|pwr@13||P
X

# Cell tff_wRST_CLKInv;1{vhdl}
Ctff_wRST_CLKInv;1{vhdl}||artwork|1683006074026|1700670791239||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell tff_wRST_CLKInv{sch} --------------------,"entity tff_wRST_CLKInv is port(IN1, IN2, RSTB: in BIT; QOUT, QOUTB: out BIT; ",    VDD: out BIT; CLKIN: inout BIT);,  end tff_wRST_CLKInv;,"",architecture tff_wRST_CLKInv_BODY of tff_wRST_CLKInv is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal A, B, C, CLK, CLKB, D, E, F, gnd, net_1017, net_1036, net_1046, net_1131","    , net_1301, net_827, net_905: BIT;","",begin,  gnd_1: ground port map(gnd);,  gnd_3: ground port map(gnd);,  gnd_4: ground port map(gnd);,  gnd_5: ground port map(gnd);,  gnd_6: ground port map(gnd);,  gnd_7: ground port map(gnd);,  gnd_9: ground port map(gnd);,  gnd_10: ground port map(gnd);,  gnd_11: ground port map(gnd);,  gnd_12: ground port map(gnd);,"  nmos_36: nMOStran port map(RSTB, net_905, E);","  nmos_37: nMOStran port map(C, gnd, net_905);","  nmos_38: nMOStran port map(CLKIN, gnd, CLKB);","  nmos_39: nMOStran port map(CLKB, gnd, CLK);","  nmos_40: nMOStran port map(CLK, E, F);","  nmos_41: nMOStran port map(CLKB, QOUTB, F);","  nmos_44: nMOStran port map(F, gnd, QOUT);","  nmos_45: nMOStran port map(CLKB, B, C);","  nmos_46: nMOStran port map(CLK, D, C);","  nmos_47: nMOStran port map(E, gnd, D);","  nmos_48: nMOStran port map(RSTB, net_1017, QOUTB);","  nmos_49: nMOStran port map(QOUT, gnd, net_1017);","  nmos_50: nMOStran port map(A, gnd, net_1131);","  nmos_51: nMOStran port map(IN2, net_1036, net_1131);","  nmos_52: nMOStran port map(QOUT, gnd, net_1036);","  nmos_53: nMOStran port map(IN1, gnd, A);","  nmos_54: nMOStran port map(QOUT, gnd, A);","  nmos_55: nMOStran port map(net_1131, gnd, net_1301);","  nmos_56: nMOStran port map(net_1301, gnd, B);","  pmos_6: PMOStran port map(C, VDD, E);","  pmos_7: PMOStran port map(RSTB, VDD, E);","  pmos_36: PMOStran port map(CLKIN, VDD, CLKB);","  pmos_37: PMOStran port map(CLKB, VDD, CLK);","  pmos_38: PMOStran port map(CLKB, E, F);","  pmos_39: PMOStran port map(CLK, QOUTB, F);","  pmos_42: PMOStran port map(F, VDD, QOUT);","  pmos_43: PMOStran port map(CLK, B, C);","  pmos_44: PMOStran port map(CLKB, D, C);","  pmos_45: PMOStran port map(E, VDD, D);","  pmos_46: PMOStran port map(RSTB, VDD, QOUTB);","  pmos_47: PMOStran port map(QOUT, VDD, QOUTB);","  pmos_48: PMOStran port map(A, VDD, net_827);","  pmos_49: PMOStran port map(QOUT, net_827, net_1131);","  pmos_50: PMOStran port map(IN2, net_827, net_1131);","  pmos_51: PMOStran port map(QOUT, VDD, net_1046);","  pmos_52: PMOStran port map(IN1, net_1046, A);","  pmos_53: PMOStran port map(net_1131, VDD, net_1301);","  pmos_54: PMOStran port map(net_1301, VDD, B);",  pwr_0: power port map(VDD);,  pwr_3: power port map(VDD);,  pwr_4: power port map(VDD);,  pwr_5: power port map(VDD);,  pwr_7: power port map(VDD);,  pwr_11: power port map(VDD);,  pwr_12: power port map(VDD);,  pwr_13: power port map(VDD);,  pwr_14: power port map(VDD);,  pwr_15: power port map(VDD);,end tff_wRST_CLKInv_BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell xor;1{net.als}
Cxor;1{net.als}||artwork|1683467337553|1683467799189||FACET_message()S[#*************************************************,#  ALS Netlist file,#,"#  File Creation:    Sun May 07, 2023 15:56:39",#-------------------------------------------------,"","model xor(IN1, IN2, OUT1)",gnd_3: ground(gnd),gnd_4: ground(gnd),gnd_5: ground(gnd),gnd_6: ground(gnd),"nmos_5: nMOStran(IN1, gnd, net_69)","nmos_6: nMOStran(IN2, gnd, net_69)","nmos_7: nMOStran(IN2, net_111, OUT1)","nmos_9: nMOStran(IN1, gnd, net_111)","nmos_10: nMOStran(net_69, gnd, OUT1)","pmos_0: PMOStran(IN1, vdd, net_44)","pmos_4: PMOStran(IN2, net_44, net_69)","pmos_5: PMOStran(net_69, vdd, net_92)","pmos_6: PMOStran(IN2, net_92, OUT1)","pmos_7: PMOStran(IN1, net_92, OUT1)",pwr_0: power(vdd),pwr_3: power(vdd),set power = H@3,"",#********* End of netlist *******************,"",# Built-in model for power,gate power(p),set p=H@3,t: delta=0,"",# Built-in model for PMOStran,"function PMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for nMOStran,"function nMOStran(g, a1, a2)","i: g, a1, a2","o: a1, a2",t: delta=1e-8,"",# Built-in model for ground,gate ground(g),set g=L@3,t: delta=0]
Ngeneric:Facet-Center|art@0||0|0||||AV
X

# Cell xor;1{sch}
Cxor;1{sch}||schematic|1683466629510|1683468216109|
Ngeneric:Facet-Center|art@0||0|0||||AV
NOff-Page|conn@0||-22|9||||
NOff-Page|conn@2||-22|4||||
NOff-Page|conn@5||18|4||||
NGround|gnd@3||-14|-8||||
NGround|gnd@4||5|-9||||
NGround|gnd@5||13|-9||||
NGround|gnd@6||-7|-8||||
NTransistor|nmos@5||-16|-2|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@6||-9|-2|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@7||3|1|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@9||3|-4|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NTransistor|nmos@10||11|-1|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S2
NWire_Pin|pin@1||-12|4||||
NWire_Pin|pin@25||-18|9||||
NWire_Pin|pin@26||-18|-2||||
NWire_Pin|pin@27||-12|-2||||
NWire_Pin|pin@31||-12|4||||
NWire_Pin|pin@32||-14|1||||
NWire_Pin|pin@34||13|4||||
NWire_Pin|pin@44||13|10||||
NWire_Pin|pin@45||5|10||||
NWire_Pin|pin@48||-4|13||||
NWire_Pin|pin@49||-18|18||||
NWire_Pin|pin@50||-2|18||||
NWire_Pin|pin@51||-2|7||||
NWire_Pin|pin@52||7|7||||
NWire_Pin|pin@53||7|17||||
NWire_Pin|pin@54||-12|17||||
NWire_Pin|pin@56||-2|-4||||
NWire_Pin|pin@57||0|1||||
NWire_Pin|pin@58||0|17||||
NWire_Pin|pin@59||8|-1||||
NWire_Pin|pin@60||8|-11||||
NWire_Pin|pin@61||-4|-11||||
NWire_Pin|pin@62||-7|1||||
NWire_Pin|pin@63||-4|1||||
NWire_Pin|pin@64||5|4||||
NTransistor|pmos@0||-9|9|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@4||-9|4|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@5||11|13|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@6||11|7|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NTransistor|pmos@7||3|7|||YR|2|ATTR_length(D5G0.5;X-0.5;Y-1;)D2.0|ATTR_width(D5G1;X0.5;Y-1;)D2.0
NPower|pwr@0||-7|13||||
NPower|pwr@3||13|18||||
Awire|net@2|||2700|pmos@0|s|-7|11|pwr@0||-7|13
Awire|net@44|||2700|pmos@4|s|-7|6|pmos@0|d|-7|7
Awire|net@55|||1800|conn@0|y|-20|9|pin@25||-18|9
Awire|net@56|||1800|pin@25||-18|9|pmos@0|g|-10|9
Awire|net@57|||900|pin@25||-18|9|pin@26||-18|-2
Awire|net@58|||1800|pin@26||-18|-2|nmos@5|g|-17|-2
Awire|net@59|||0|nmos@6|g|-10|-2|pin@27||-12|-2
Awire|net@65|||0|pin@1||-12|4|conn@2|y|-20|4
Awire|net@66|||0|pin@1||-12|4|pin@31||-12|4
Awire|net@67|||1800|pin@31||-12|4|pmos@4|g|-10|4
Awire|net@69|||2700|nmos@5|d|-14|0|pin@32||-14|1
Awire|net@71|||2700|pmos@5|s|13|15|pwr@3||13|18
Awire|net@73|||900|pmos@6|d|13|5|pin@34||13|4
Awire|net@92|||2700|pmos@6|s|13|9|pin@44||13|10
Awire|net@93|||2700|pin@44||13|10|pmos@5|d|13|11
Awire|net@94|||0|pin@44||13|10|pin@45||5|10
Awire|net@95|||900|pin@45||5|10|pmos@7|s|5|9
Awire|net@102|||0|pmos@5|g|10|13|pin@48||-4|13
Awire|net@103|||2700|pin@25||-18|9|pin@49||-18|18
Awire|net@104|||1800|pin@49||-18|18|pin@50||-2|18
Awire|net@105|||900|pin@50||-2|18|pin@51||-2|7
Awire|net@106|||1800|pin@51||-2|7|pmos@7|g|2|7
Awire|net@107|||0|pmos@6|g|10|7|pin@52||7|7
Awire|net@108|||2700|pin@52||7|7|pin@53||7|17
Awire|net@110|||900|pin@54||-12|17|pin@31||-12|4
Awire|net@111|||2700|nmos@9|d|5|-2|nmos@7|s|5|-1
Awire|net@112|||900|nmos@9|s|5|-6|gnd@4||5|-7
Awire|net@115|||900|pin@51||-2|7|pin@56||-2|-4
Awire|net@116|||1800|pin@56||-2|-4|nmos@9|g|2|-4
Awire|net@117|||0|nmos@7|g|2|1|pin@57||0|1
Awire|net@118|||0|pin@53||7|17|pin@58||0|17
Awire|net@119|||0|pin@58||0|17|pin@54||-12|17
Awire|net@120|||2700|pin@57||0|1|pin@58||0|17
Awire|net@121|||2700|nmos@10|d|13|1|pin@34||13|4
Awire|net@123|||900|nmos@5|s|-14|-4|gnd@3||-14|-6
Awire|net@125|||2700|gnd@5||13|-7|nmos@10|s|13|-3
Awire|net@126|||0|nmos@10|g|10|-1|pin@59||8|-1
Awire|net@127|||900|pin@59||8|-1|pin@60||8|-11
Awire|net@128|||0|pin@60||8|-11|pin@61||-4|-11
Awire|net@131|||900|pin@1||-12|4|pin@27||-12|-2
Awire|net@135|||1800|pin@32||-14|1|pin@62||-7|1
Awire|net@136|||2700|pin@62||-7|1|pmos@4|d|-7|2
Awire|net@137|||900|pin@62||-7|1|nmos@6|d|-7|0
Awire|net@138|||900|pin@48||-4|13|pin@63||-4|1
Awire|net@139|||900|pin@63||-4|1|pin@61||-4|-11
Awire|net@140|||1800|pin@62||-7|1|pin@63||-4|1
Awire|net@141|||900|nmos@6|s|-7|-4|gnd@6||-7|-6
Awire|net@142|||1800|pin@34||13|4|conn@5|a|16|4
Awire|net@145|||0|pin@34||13|4|pin@64||5|4
Awire|net@146|||2700|pin@64||5|4|pmos@7|d|5|5
Awire|net@147|||900|pin@64||5|4|nmos@7|d|5|3
EIN1||D5G2;X2;Y2;|conn@0|a|I
EIN2||D5G2;X2;Y2;|conn@2|a|I
EOUT|OUT1|D5G2;X-3;Y2;|conn@5|y|O
X

# Cell xor;1{vhdl}
Cxor;1{vhdl}||artwork|1683467337545|1683467798273||FACET_message()S["-- VHDL automatically generated by the Electric VLSI Design System, version ",-- 9.07,"",-------------------- Cell xor{sch} --------------------,"entity xor_ is port(IN1, IN2: in BIT; OUT1: out BIT);",  end xor_;,"",architecture xor__BODY of xor_ is,  component ground port(gnd: out BIT);,    end component;,"  component nMOStran port(g: in BIT; s, d: inout BIT);",    end component;,"  component PMOStran port(g: in BIT; s, d: inout BIT);",    end component;,  component power port(vdd: out BIT);,    end component;,"","  signal gnd, net_111, net_44, net_69, net_92, vdd: BIT;","",begin,  gnd_3: ground port map(gnd);,  gnd_4: ground port map(gnd);,  gnd_5: ground port map(gnd);,  gnd_6: ground port map(gnd);,"  nmos_5: nMOStran port map(IN1, gnd, net_69);","  nmos_6: nMOStran port map(IN2, gnd, net_69);","  nmos_7: nMOStran port map(IN2, net_111, OUT1);","  nmos_9: nMOStran port map(IN1, gnd, net_111);","  nmos_10: nMOStran port map(net_69, gnd, OUT1);","  pmos_0: PMOStran port map(IN1, vdd, net_44);","  pmos_4: PMOStran port map(IN2, net_44, net_69);","  pmos_5: PMOStran port map(net_69, vdd, net_92);","  pmos_6: PMOStran port map(IN2, net_92, OUT1);","  pmos_7: PMOStran port map(IN1, net_92, OUT1);",  pwr_0: power port map(vdd);,  pwr_3: power port map(vdd);,end xor__BODY;]
Ngeneric:Facet-Center|art@0||0|0||||AV
X
