Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=F:/Qsys/DSO_2014_1/ --output-directory=F:/Qsys/DSO_2014_1/NIOS2/ --report-file=bsf:F:/Qsys/DSO_2014_1/NIOS2.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=F:/Qsys/DSO_2014_1/NIOS2.qsys
Progress: Loading DSO_2014_1/NIOS2.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding epcs_flash [altera_avalon_epcs_flash_controller 13.0.1]
Progress: Parameterizing module epcs_flash
Progress: Adding jtag [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module sdram
Progress: Adding timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module timer
Progress: Adding LED [LED_OUT 1.0]
Progress: Parameterizing module LED
Progress: Adding SSD1298 [TFT_IP 1.0]
Progress: Parameterizing module SSD1298
Progress: Adding KEY [altera_avalon_pio 13.0.1]
Progress: Parameterizing module KEY
Progress: Adding RAM_READ [RAM_READ 1.0]
Progress: Parameterizing module RAM_READ
Progress: Adding RAM_WREN [altera_avalon_pio 13.0.1]
Progress: Parameterizing module RAM_WREN
Progress: Adding CNT_EN [altera_avalon_pio 13.0.1]
Progress: Parameterizing module CNT_EN
Progress: Adding CNT_IRQ [altera_avalon_pio 13.0.1]
Progress: Parameterizing module CNT_IRQ
Progress: Adding trig_s [altera_avalon_pio 13.0.1]
Progress: Parameterizing module trig_s
Progress: Adding trig_d [altera_avalon_pio 13.0.1]
Progress: Parameterizing module trig_d
Progress: Adding SPI [Touch_SPI 1.0]
Progress: Parameterizing module SPI
Progress: Adding dds [DDS_48_IP 1.0]
Progress: Parameterizing module dds
Progress: Adding djd [freq_ms_djd 1.0]
Progress: Parameterizing module djd
Progress: Adding RAM_WR [RAM_WRITE 1.0]
Progress: Parameterizing module RAM_WR
Progress: Adding DIV [DVI_IP 1.0]
Warning: DIV: Component type DVI_IP is not in the library
Progress: Parameterizing module DIV
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS2.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOS2.sysid: Time stamp will be automatically updated when this component is generated.
Info: NIOS2.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.CNT_IRQ: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Error: NIOS2.DIV: Component DVI_IP 1.0 not found or could not be instantiated
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=F:/Qsys/DSO_2014_1/ --output-directory=F:/Qsys/DSO_2014_1/NIOS2/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:F:/Qsys/DSO_2014_1/NIOS2.sopcinfo --report-file=html:F:/Qsys/DSO_2014_1/NIOS2.html --report-file=qip:F:/Qsys/DSO_2014_1/NIOS2/synthesis/NIOS2.qip --report-file=cmp:F:/Qsys/DSO_2014_1/NIOS2.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C8Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=F:/Qsys/DSO_2014_1/NIOS2.qsys --language=VERILOG
Progress: Loading DSO_2014_1/NIOS2.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding epcs_flash [altera_avalon_epcs_flash_controller 13.0.1]
Progress: Parameterizing module epcs_flash
Progress: Adding jtag [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1]
Progress: Parameterizing module sdram
Progress: Adding timer [altera_avalon_timer 13.0.1]
Progress: Parameterizing module timer
Progress: Adding LED [LED_OUT 1.0]
Progress: Parameterizing module LED
Progress: Adding SSD1298 [TFT_IP 1.0]
Progress: Parameterizing module SSD1298
Progress: Adding KEY [altera_avalon_pio 13.0.1]
Progress: Parameterizing module KEY
Progress: Adding RAM_READ [RAM_READ 1.0]
Progress: Parameterizing module RAM_READ
Progress: Adding RAM_WREN [altera_avalon_pio 13.0.1]
Progress: Parameterizing module RAM_WREN
Progress: Adding CNT_EN [altera_avalon_pio 13.0.1]
Progress: Parameterizing module CNT_EN
Progress: Adding CNT_IRQ [altera_avalon_pio 13.0.1]
Progress: Parameterizing module CNT_IRQ
Progress: Adding trig_s [altera_avalon_pio 13.0.1]
Progress: Parameterizing module trig_s
Progress: Adding trig_d [altera_avalon_pio 13.0.1]
Progress: Parameterizing module trig_d
Progress: Adding SPI [Touch_SPI 1.0]
Progress: Parameterizing module SPI
Progress: Adding dds [DDS_48_IP 1.0]
Progress: Parameterizing module dds
Progress: Adding djd [freq_ms_djd 1.0]
Progress: Parameterizing module djd
Progress: Adding RAM_WR [RAM_WRITE 1.0]
Progress: Parameterizing module RAM_WR
Progress: Adding DIV [DVI_IP 1.0]
Warning: DIV: Component type DVI_IP is not in the library
Progress: Parameterizing module DIV
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS2.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOS2.sysid: Time stamp will be automatically updated when this component is generated.
Info: NIOS2.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS2.CNT_IRQ: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Error: NIOS2.DIV: Component DVI_IP 1.0 not found or could not be instantiated
Info: NIOS2: Generating NIOS2 "NIOS2" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 21 modules, 86 connections
Info: No custom instruction connections, skipping transform 
Error: An unexpected error occurred during Generate: java.lang.NullPointerException
