<dec f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.h' l='172' type='bool lldb_private::EmulateInstructionARM::ALUWritePC(lldb_private::EmulateInstruction::Context &amp; context, uint32_t addr)'/>
<use f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='1921' u='c' c='_ZN12lldb_private21EmulateInstructionARM15EmulateADDSPImmEjNS0_11ARMEncodingE'/>
<def f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='14126' ll='14131' type='bool lldb_private::EmulateInstructionARM::ALUWritePC(lldb_private::EmulateInstruction::Context &amp; context, uint32_t addr)'/>
<use f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='14256' u='c' c='_ZN12lldb_private21EmulateInstructionARM25WriteCoreRegOptionalFlagsERNS_18EmulateInstruction7ContextEjjbjj'/>
<doc f='llvm/lldb/source/Plugins/Instruction/ARM/EmulateInstructionARM.cpp' l='14124'>// Dispatches to either BXWritePC or BranchWritePC based on architecture
// versions and current instruction set.</doc>
