

================================================================
== Vivado HLS Report for 'dense_2'
================================================================
* Date:           Tue May 14 13:25:23 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10711|  10711|  10711|  10711|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |- DENSE_LOOP  |  10710|  10710|       357|          -|          -|    30|    no    |
        | + FLAT_LOOP  |    350|    350|         7|          -|          -|    50|    no    |
        +--------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    135|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        4|      -|      32|     15|    -|
|Multiplexer      |        -|      -|       -|    104|    -|
|Register         |        -|      -|     142|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      5|     595|   1216|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U33  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32neOg_U35  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U34  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  421|  962|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_2_bias_U     |dense_2_dense_2_bjbC  |        0|  32|  15|    0|    30|   32|     1|          960|
    |dense_2_weights_U  |dense_2_dense_2_wibs  |        4|   0|   0|    0|  1500|   32|     1|        48000|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |        4|  32|  15|    0|  1530|   64|     2|        48960|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln14_fu_227_p2     |     +    |      0|  0|   9|          12|          12|
    |i_fu_166_p2            |     +    |      0|  0|  15|           5|           1|
    |j_fu_186_p2            |     +    |      0|  0|  15|           6|           1|
    |sub_ln14_fu_221_p2     |     -    |      0|  0|   9|          12|          12|
    |and_ln19_fu_272_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_fu_180_p2    |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln19_1_fu_260_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_254_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_160_p2     |   icmp   |      0|  0|  11|           5|           3|
    |or_ln19_fu_266_p2      |    or    |      0|  0|   2|           1|           1|
    |dense_2_out_d0         |  select  |      0|  0|  32|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 135|          80|          40|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  62|         15|    1|         15|
    |grp_fu_142_p1  |  15|          3|   32|         96|
    |i_0_reg_108    |   9|          2|    5|         10|
    |j_0_reg_131    |   9|          2|    6|         12|
    |sum_0_reg_119  |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          | 104|         24|   76|        197|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  14|   0|   14|          0|
    |i_0_reg_108        |   5|   0|    5|          0|
    |i_reg_289          |   5|   0|    5|          0|
    |j_0_reg_131        |   6|   0|    6|          0|
    |j_reg_308          |   6|   0|    6|          0|
    |sum_0_reg_119      |  32|   0|   32|          0|
    |tmp_7_reg_338      |  32|   0|   32|          0|
    |tmp_reg_353        |  32|   0|   32|          0|
    |zext_ln13_reg_300  |   5|   0|   12|          7|
    |zext_ln14_reg_294  |   5|   0|   64|         59|
    +-------------------+----+----+-----+-----------+
    |Total              | 142|   0|  208|         66|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_done               | out |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    dense_2   | return value |
|dense_2_out_address0  | out |    5|  ap_memory |  dense_2_out |     array    |
|dense_2_out_ce0       | out |    1|  ap_memory |  dense_2_out |     array    |
|dense_2_out_we0       | out |    1|  ap_memory |  dense_2_out |     array    |
|dense_2_out_d0        | out |   32|  ap_memory |  dense_2_out |     array    |
|dense_1_out_address0  | out |    6|  ap_memory |  dense_1_out |     array    |
|dense_1_out_ce0       | out |    1|  ap_memory |  dense_1_out |     array    |
|dense_1_out_q0        |  in |   32|  ap_memory |  dense_1_out |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 10 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %1" [cnn/dense_2.cpp:9]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %DENSE_LOOP_end ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.36ns)   --->   "%icmp_ln9 = icmp eq i5 %i_0, -2" [cnn/dense_2.cpp:9]   --->   Operation 17 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn/dense_2.cpp:9]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %4, label %DENSE_LOOP_begin" [cnn/dense_2.cpp:9]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str118) nounwind" [cnn/dense_2.cpp:9]   --->   Operation 21 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str118)" [cnn/dense_2.cpp:9]   --->   Operation 22 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %i_0 to i64" [cnn/dense_2.cpp:14]   --->   Operation 23 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %i_0 to i12" [cnn/dense_2.cpp:13]   --->   Operation 24 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %2" [cnn/dense_2.cpp:13]   --->   Operation 25 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [cnn/dense_2.cpp:23]   --->   Operation 26 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.04>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ 0.000000e+00, %DENSE_LOOP_begin ], [ %sum, %3 ]"   --->   Operation 27 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %DENSE_LOOP_begin ], [ %j, %3 ]"   --->   Operation 28 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.42ns)   --->   "%icmp_ln13 = icmp eq i6 %j_0, -14" [cnn/dense_2.cpp:13]   --->   Operation 29 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 30 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.82ns)   --->   "%j = add i6 %j_0, 1" [cnn/dense_2.cpp:13]   --->   Operation 31 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %3" [cnn/dense_2.cpp:13]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i6 %j_0 to i64" [cnn/dense_2.cpp:14]   --->   Operation 33 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0, i5 0)" [cnn/dense_2.cpp:14]   --->   Operation 34 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i11 %tmp_3 to i12" [cnn/dense_2.cpp:14]   --->   Operation 35 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0, i1 false)" [cnn/dense_2.cpp:14]   --->   Operation 36 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i7 %tmp_4 to i12" [cnn/dense_2.cpp:14]   --->   Operation 37 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln14 = sub i12 %zext_ln14_6, %zext_ln14_7" [cnn/dense_2.cpp:14]   --->   Operation 38 'sub' 'sub_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 39 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln14 = add i12 %sub_ln14, %zext_ln13" [cnn/dense_2.cpp:14]   --->   Operation 39 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i12 %add_ln14 to i64" [cnn/dense_2.cpp:14]   --->   Operation 40 'sext' 'sext_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%dense_2_weights_addr = getelementptr [1500 x float]* @dense_2_weights, i64 0, i64 %sext_ln14" [cnn/dense_2.cpp:14]   --->   Operation 41 'getelementptr' 'dense_2_weights_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%dense_1_out_addr = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14_4" [cnn/dense_2.cpp:14]   --->   Operation 42 'getelementptr' 'dense_1_out_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr, align 4" [cnn/dense_2.cpp:14]   --->   Operation 43 'load' 'dense_1_out_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14]   --->   Operation 44 'load' 'dense_2_weights_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%dense_2_bias_addr = getelementptr inbounds [30 x float]* @dense_2_bias, i64 0, i64 %zext_ln14" [cnn/dense_2.cpp:17]   --->   Operation 45 'getelementptr' 'dense_2_bias_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17]   --->   Operation 46 'load' 'dense_2_bias_load' <Predicate = (icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 47 [1/2] (3.25ns)   --->   "%dense_1_out_load = load float* %dense_1_out_addr, align 4" [cnn/dense_2.cpp:14]   --->   Operation 47 'load' 'dense_1_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 48 [1/2] (3.25ns)   --->   "%dense_2_weights_load = load float* %dense_2_weights_addr, align 4" [cnn/dense_2.cpp:14]   --->   Operation 48 'load' 'dense_2_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_4 : Operation 49 [2/2] (12.3ns)   --->   "%tmp_7 = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14]   --->   Operation 49 'fmul' 'tmp_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 50 [1/2] (12.3ns)   --->   "%tmp_7 = fmul float %dense_1_out_load, %dense_2_weights_load" [cnn/dense_2.cpp:14]   --->   Operation 50 'fmul' 'tmp_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 51 [4/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp_7" [cnn/dense_2.cpp:14]   --->   Operation 51 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 52 [3/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp_7" [cnn/dense_2.cpp:14]   --->   Operation 52 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 53 [2/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp_7" [cnn/dense_2.cpp:14]   --->   Operation 53 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str219) nounwind" [cnn/dense_2.cpp:13]   --->   Operation 54 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/4] (10.5ns)   --->   "%sum = fadd float %sum_0, %tmp_7" [cnn/dense_2.cpp:14]   --->   Operation 55 'fadd' 'sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "br label %2" [cnn/dense_2.cpp:13]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 13.7>
ST_10 : Operation 57 [1/2] (3.25ns)   --->   "%dense_2_bias_load = load float* %dense_2_bias_addr, align 4" [cnn/dense_2.cpp:17]   --->   Operation 57 'load' 'dense_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 30> <ROM>
ST_10 : Operation 58 [4/4] (10.5ns)   --->   "%tmp = fadd float %sum_0, %dense_2_bias_load" [cnn/dense_2.cpp:17]   --->   Operation 58 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 4> <Delay = 10.5>
ST_11 : Operation 59 [3/4] (10.5ns)   --->   "%tmp = fadd float %sum_0, %dense_2_bias_load" [cnn/dense_2.cpp:17]   --->   Operation 59 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 5> <Delay = 10.5>
ST_12 : Operation 60 [2/4] (10.5ns)   --->   "%tmp = fadd float %sum_0, %dense_2_bias_load" [cnn/dense_2.cpp:17]   --->   Operation 60 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 15.9>
ST_13 : Operation 61 [1/4] (10.5ns)   --->   "%tmp = fadd float %sum_0, %dense_2_bias_load" [cnn/dense_2.cpp:17]   --->   Operation 61 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 62 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp olt float %tmp, 0.000000e+00" [cnn/dense_2.cpp:19]   --->   Operation 62 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 8.73>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%dense_2_out_addr = getelementptr [30 x float]* %dense_2_out, i64 0, i64 %zext_ln14" [cnn/dense_2.cpp:17]   --->   Operation 63 'getelementptr' 'dense_2_out_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast float %tmp to i32" [cnn/dense_2.cpp:19]   --->   Operation 64 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19, i32 23, i32 30)" [cnn/dense_2.cpp:19]   --->   Operation 65 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %bitcast_ln19 to i23" [cnn/dense_2.cpp:19]   --->   Operation 66 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (1.55ns)   --->   "%icmp_ln19 = icmp ne i8 %tmp_1, -1" [cnn/dense_2.cpp:19]   --->   Operation 67 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 68 [1/1] (2.44ns)   --->   "%icmp_ln19_1 = icmp eq i23 %trunc_ln19, 0" [cnn/dense_2.cpp:19]   --->   Operation 68 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %icmp_ln19_1, %icmp_ln19" [cnn/dense_2.cpp:19]   --->   Operation 69 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 70 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp olt float %tmp, 0.000000e+00" [cnn/dense_2.cpp:19]   --->   Operation 70 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%and_ln19 = and i1 %or_ln19, %tmp_2" [cnn/dense_2.cpp:19]   --->   Operation 71 'and' 'and_ln19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %and_ln19, float 0.000000e+00, float %tmp" [cnn/dense_2.cpp:19]   --->   Operation 72 'select' 'select_ln19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 73 [1/1] (2.32ns)   --->   "store float %select_ln19, float* %dense_2_out_addr, align 4" [cnn/dense_2.cpp:17]   --->   Operation 73 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str118, i32 %tmp_s)" [cnn/dense_2.cpp:22]   --->   Operation 74 'specregionend' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "br label %1" [cnn/dense_2.cpp:9]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln9               (br               ) [ 011111111111111]
i_0                  (phi              ) [ 001000000000000]
icmp_ln9             (icmp             ) [ 001111111111111]
empty                (speclooptripcount) [ 000000000000000]
i                    (add              ) [ 011111111111111]
br_ln9               (br               ) [ 000000000000000]
specloopname_ln9     (specloopname     ) [ 000000000000000]
tmp_s                (specregionbegin  ) [ 000111111111111]
zext_ln14            (zext             ) [ 000111111111111]
zext_ln13            (zext             ) [ 000111111100000]
br_ln13              (br               ) [ 001111111111111]
ret_ln23             (ret              ) [ 000000000000000]
sum_0                (phi              ) [ 000111111111110]
j_0                  (phi              ) [ 000100000000000]
icmp_ln13            (icmp             ) [ 001111111111111]
empty_28             (speclooptripcount) [ 000000000000000]
j                    (add              ) [ 001111111111111]
br_ln13              (br               ) [ 000000000000000]
zext_ln14_4          (zext             ) [ 000000000000000]
tmp_3                (bitconcatenate   ) [ 000000000000000]
zext_ln14_6          (zext             ) [ 000000000000000]
tmp_4                (bitconcatenate   ) [ 000000000000000]
zext_ln14_7          (zext             ) [ 000000000000000]
sub_ln14             (sub              ) [ 000000000000000]
add_ln14             (add              ) [ 000000000000000]
sext_ln14            (sext             ) [ 000000000000000]
dense_2_weights_addr (getelementptr    ) [ 000010000000000]
dense_1_out_addr     (getelementptr    ) [ 000010000000000]
dense_2_bias_addr    (getelementptr    ) [ 000000000010000]
dense_1_out_load     (load             ) [ 000001000000000]
dense_2_weights_load (load             ) [ 000001000000000]
tmp_7                (fmul             ) [ 000000111100000]
specloopname_ln13    (specloopname     ) [ 000000000000000]
sum                  (fadd             ) [ 001111111111111]
br_ln13              (br               ) [ 001111111111111]
dense_2_bias_load    (load             ) [ 000000000001110]
tmp                  (fadd             ) [ 000000000000001]
dense_2_out_addr     (getelementptr    ) [ 000000000000000]
bitcast_ln19         (bitcast          ) [ 000000000000000]
tmp_1                (partselect       ) [ 000000000000000]
trunc_ln19           (trunc            ) [ 000000000000000]
icmp_ln19            (icmp             ) [ 000000000000000]
icmp_ln19_1          (icmp             ) [ 000000000000000]
or_ln19              (or               ) [ 000000000000000]
tmp_2                (fcmp             ) [ 000000000000000]
and_ln19             (and              ) [ 000000000000000]
select_ln19          (select           ) [ 000000000000000]
store_ln17           (store            ) [ 000000000000000]
empty_29             (specregionend    ) [ 000000000000000]
br_ln9               (br               ) [ 011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_2_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_2_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_2_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str219"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="dense_2_weights_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="12" slack="0"/>
<pin id="60" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_weights_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="dense_1_out_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="6" slack="0"/>
<pin id="67" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_addr/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_out_load/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="11" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_weights_load/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="dense_2_bias_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="1"/>
<pin id="86" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_bias_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_bias_load/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="dense_2_out_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="5" slack="6"/>
<pin id="99" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_addr/14 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln17_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/14 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_0_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="1"/>
<pin id="110" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_0_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="sum_0_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="sum_0_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="32" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="j_0_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="1"/>
<pin id="133" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="j_0_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="6" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/6 tmp/10 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/13 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln9_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="5" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln14_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln13_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln13_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="0" index="1" bw="6" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="j_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln14_4_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_3_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln14_6_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_6/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_4_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="6" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln14_7_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_7/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sub_ln14_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="0" index="1" bw="7" slack="0"/>
<pin id="224" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln14_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="1"/>
<pin id="230" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sext_ln14_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="12" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="bitcast_ln19_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/14 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="0" index="3" bw="6" slack="0"/>
<pin id="245" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/14 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln19_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/14 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln19_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/14 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln19_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="23" slack="0"/>
<pin id="262" dir="0" index="1" bw="23" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/14 "/>
</bind>
</comp>

<comp id="266" class="1004" name="or_ln19_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/14 "/>
</bind>
</comp>

<comp id="272" class="1004" name="and_ln19_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/14 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln19_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="32" slack="1"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/14 "/>
</bind>
</comp>

<comp id="289" class="1005" name="i_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="294" class="1005" name="zext_ln14_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="300" class="1005" name="zext_ln13_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="1"/>
<pin id="302" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="308" class="1005" name="j_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="313" class="1005" name="dense_2_weights_addr_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="1"/>
<pin id="315" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_addr "/>
</bind>
</comp>

<comp id="318" class="1005" name="dense_1_out_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="1"/>
<pin id="320" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_addr "/>
</bind>
</comp>

<comp id="323" class="1005" name="dense_2_bias_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="1"/>
<pin id="325" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_addr "/>
</bind>
</comp>

<comp id="328" class="1005" name="dense_1_out_load_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_load "/>
</bind>
</comp>

<comp id="333" class="1005" name="dense_2_weights_load_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_load "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_7_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="343" class="1005" name="sum_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="348" class="1005" name="dense_2_bias_load_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_load "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="40" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="40" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="56" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="119" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="89" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="70" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="76" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="142" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="112" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="112" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="112" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="112" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="135" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="135" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="135" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="135" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="8" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="135" pin="4"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="205" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="253"><net_src comp="237" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="240" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="250" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="52" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="254" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="154" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="278" pin="3"/><net_sink comp="102" pin=1"/></net>

<net id="292"><net_src comp="166" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="297"><net_src comp="172" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="303"><net_src comp="176" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="311"><net_src comp="186" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="316"><net_src comp="56" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="321"><net_src comp="63" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="326"><net_src comp="82" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="331"><net_src comp="70" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="336"><net_src comp="76" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="341"><net_src comp="148" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="346"><net_src comp="142" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="351"><net_src comp="89" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="356"><net_src comp="142" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="278" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_2_out | {14 }
	Port: dense_1_out | {}
	Port: dense_2_weights | {}
	Port: dense_2_bias | {}
 - Input state : 
	Port: dense_2 : dense_2_out | {}
	Port: dense_2 : dense_1_out | {3 4 }
	Port: dense_2 : dense_2_weights | {3 4 }
	Port: dense_2 : dense_2_bias | {3 10 }
  - Chain level:
	State 1
	State 2
		icmp_ln9 : 1
		i : 1
		br_ln9 : 2
		zext_ln14 : 1
		zext_ln13 : 1
	State 3
		icmp_ln13 : 1
		j : 1
		br_ln13 : 2
		zext_ln14_4 : 1
		tmp_3 : 1
		zext_ln14_6 : 2
		tmp_4 : 1
		zext_ln14_7 : 2
		sub_ln14 : 3
		add_ln14 : 4
		sext_ln14 : 5
		dense_2_weights_addr : 6
		dense_1_out_addr : 2
		dense_1_out_load : 3
		dense_2_weights_load : 7
		dense_2_bias_load : 1
	State 4
		tmp_7 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		tmp : 1
	State 11
	State 12
	State 13
		tmp_2 : 1
	State 14
		tmp_1 : 1
		trunc_ln19 : 1
		icmp_ln19 : 2
		icmp_ln19_1 : 2
		or_ln19 : 3
		and_ln19 : 3
		select_ln19 : 3
		store_ln17 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_142     |    2    |   227   |   403   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_148     |    3    |   128   |   320   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |     grp_fu_154     |    0    |    66   |   239   |
|----------|--------------------|---------|---------|---------|
|          |   icmp_ln9_fu_160  |    0    |    0    |    11   |
|   icmp   |  icmp_ln13_fu_180  |    0    |    0    |    11   |
|          |  icmp_ln19_fu_254  |    0    |    0    |    11   |
|          | icmp_ln19_1_fu_260 |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|          |      i_fu_166      |    0    |    0    |    15   |
|    add   |      j_fu_186      |    0    |    0    |    15   |
|          |   add_ln14_fu_227  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|  select  | select_ln19_fu_278 |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln14_fu_221  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln19_fu_266   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln19_fu_272  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln14_fu_172  |    0    |    0    |    0    |
|          |  zext_ln13_fu_176  |    0    |    0    |    0    |
|   zext   | zext_ln14_4_fu_192 |    0    |    0    |    0    |
|          | zext_ln14_6_fu_205 |    0    |    0    |    0    |
|          | zext_ln14_7_fu_217 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_3_fu_197    |    0    |    0    |    0    |
|          |    tmp_4_fu_209    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  sext_ln14_fu_232  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_1_fu_240    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln19_fu_250 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   421   |   1097  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  dense_1_out_addr_reg_318  |    6   |
|  dense_1_out_load_reg_328  |   32   |
|  dense_2_bias_addr_reg_323 |    5   |
|  dense_2_bias_load_reg_348 |   32   |
|dense_2_weights_addr_reg_313|   11   |
|dense_2_weights_load_reg_333|   32   |
|         i_0_reg_108        |    5   |
|          i_reg_289         |    5   |
|         j_0_reg_131        |    6   |
|          j_reg_308         |    6   |
|        sum_0_reg_119       |   32   |
|         sum_reg_343        |   32   |
|        tmp_7_reg_338       |   32   |
|         tmp_reg_353        |   32   |
|      zext_ln13_reg_300     |   12   |
|      zext_ln14_reg_294     |   64   |
+----------------------------+--------+
|            Total           |   344  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_76 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_89 |  p0  |   2  |   5  |   10   ||    9    |
|   sum_0_reg_119  |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_142    |  p1  |   3  |  32  |   96   ||    15   |
|    grp_fu_148    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_148    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_154    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   396  || 14.1977 ||    78   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   421  |  1097  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   78   |
|  Register |    -   |    -   |   344  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   14   |   765  |  1175  |
+-----------+--------+--------+--------+--------+
