Quartus Prime Archive log --	C:/Projects/FPGA/design_store/DE10_lite_17_NIOS_hello_world.qarlog

Archive:	C:/Projects/FPGA/design_store/DE10_lite_17_NIOS_hello_world.qar
Date:		Sat Nov 12 17:45:22 2022
Quartus Prime		17.0.0 Build 595 04/25/2017 SJ Lite Edition

	=========== Files Selected: ===========
C:/Projects/FPGA/NIOS_hello_dryrun/DE10_LITE_Golden_Top.v
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios.qsys
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios.sopcinfo
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/my_nios.cmp
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/my_nios.debuginfo
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/my_nios.qip
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/my_nios.regmap
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/my_nios.v
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/altera_avalon_sc_fifo.v
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/altera_merlin_arbitrator.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/altera_merlin_master_agent.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/altera_merlin_master_translator.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/altera_merlin_slave_agent.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/altera_merlin_slave_translator.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/altera_reset_controller.sdc
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/altera_reset_controller.v
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/altera_reset_synchronizer.v
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_irq_mapper.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_jtag.v
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_led_avi.v
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_mm_interconnect_0.v
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter.v
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux_001.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux_001.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_mm_interconnect_0_router.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_mm_interconnect_0_router_003.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux_001.sv
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_my_nios2.v
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_my_nios2_cpu.sdc
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_my_nios2_cpu.v
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_my_nios2_cpu_debug_slave_sysclk.v
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_my_nios2_cpu_debug_slave_tck.v
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_my_nios2_cpu_debug_slave_wrapper.v
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_my_nios2_cpu_ociram_default_contents.mif
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_my_nios2_cpu_rf_ram_a.mif
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_my_nios2_cpu_rf_ram_b.mif
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_my_nios2_cpu_test_bench.v
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_onchip_memory.hex
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_onchip_memory.v
C:/Projects/FPGA/NIOS_hello_dryrun/my_nios/synthesis/submodules/my_nios_sw_avi.v
C:/Projects/FPGA/NIOS_hello_dryrun/top.qpf
C:/Projects/FPGA/NIOS_hello_dryrun/top.qsf
C:/Projects/FPGA/NIOS_hello_dryrun/top_assignment_defaults.qdf
	======= Total: 51 files to archive =======

	================ Status: ===============
All files archived successfully.
