INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/EX5PROBLEM1/EX5PROBLEM1.srcs/sources_1/imports/SysV_EX_5/EX5_PROBLEM_1_C.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XORX1
INFO: [VRFC 10-311] analyzing module ANDX1
INFO: [VRFC 10-311] analyzing module ORX1
INFO: [VRFC 10-311] analyzing module Cout
INFO: [VRFC 10-311] analyzing module Sout
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/EX5PROBLEM1/EX5PROBLEM1.srcs/sources_1/imports/SysV_EX_5/EX5_PROBLEM_1_C_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andyg/Desktop/SEMESTER_1_DOCS/TFE4152 - DESIGN OF INTEGRATED CIRCUITS/EXERCISES/EX 5/SysV_EX_5/EX5PROBLEM1/EX5PROBLEM1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
