// Seed: 3973774829
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  function logic [7:0] id_3;
    input logic [7:0] id_4;
    $display((1), id_4[$display]);
  endfunction
  module_2 modCall_1 ();
endmodule
module module_1 (
    input uwire   id_0,
    input supply0 id_1
);
  assign id_3 = ~1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd26,
    parameter id_2 = 32'd84
);
  defparam id_1.id_2 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  assign id_1 = 1'b0;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
