// Seed: 4079180208
module module_0;
  real  id_1;
  uwire id_2 = 1;
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input supply0 id_2,
    inout tri0 id_3,
    output wand id_4
);
  supply0 id_6, id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0.0;
  assign id_6 = 1;
endmodule
module module_2 (
    output supply0 id_0,
    output tri1 id_1,
    input uwire id_2,
    output supply1 id_3,
    output wire id_4,
    output supply1 id_5,
    output supply0 id_6,
    input wor id_7
);
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
