
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.49

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: ram[8][0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ram[8][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ram[8][0]$_DFFE_PP_/CK (DFF_X1)
     3    2.84    0.01    0.09    0.09 ^ ram[8][0]$_DFFE_PP_/Q (DFF_X1)
                                         ram[8][0] (net)
                  0.01    0.00    0.09 ^ _1364_/B (MUX2_X1)
     1    1.74    0.01    0.04    0.12 ^ _1364_/Z (MUX2_X1)
                                         _0608_ (net)
                  0.01    0.00    0.12 ^ _1367_/B (MUX2_X2)
     1    1.14    0.01    0.03    0.15 ^ _1367_/Z (MUX2_X2)
                                         _0128_ (net)
                  0.01    0.00    0.15 ^ ram[8][0]$_DFFE_PP_/D (DFF_X1)
                                  0.15   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ram[8][0]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: addr_b[3] (input port clocked by core_clock)
Endpoint: ram[4][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    3.00    0.00    0.00    0.20 v addr_b[3] (in)
                                         addr_b[3] (net)
                  0.00    0.00    0.20 v _0780_/A (BUF_X4)
     5   20.86    0.01    0.03    0.23 v _0780_/Z (BUF_X4)
                                         _0152_ (net)
                  0.01    0.00    0.23 v _0790_/A (INV_X4)
     4   12.66    0.01    0.02    0.24 ^ _0790_/ZN (INV_X4)
                                         _0162_ (net)
                  0.01    0.00    0.24 ^ _1287_/A1 (NAND3_X2)
     4   15.37    0.03    0.04    0.28 v _1287_/ZN (NAND3_X2)
                                         _0563_ (net)
                  0.03    0.00    0.28 v _1288_/A3 (NOR3_X4)
     8   15.36    0.04    0.08    0.35 ^ _1288_/ZN (NOR3_X4)
                                         _0564_ (net)
                  0.04    0.00    0.35 ^ _1289_/S (MUX2_X1)
     1    0.90    0.01    0.06    0.41 v _1289_/Z (MUX2_X1)
                                         _0565_ (net)
                  0.01    0.00    0.41 v _1292_/B (MUX2_X1)
     1    1.06    0.01    0.06    0.47 v _1292_/Z (MUX2_X1)
                                         _0096_ (net)
                  0.01    0.00    0.47 v ram[4][0]$_DFFE_PP_/D (DFF_X1)
                                  0.47   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ ram[4][0]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: addr_b[3] (input port clocked by core_clock)
Endpoint: ram[4][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    3.00    0.00    0.00    0.20 v addr_b[3] (in)
                                         addr_b[3] (net)
                  0.00    0.00    0.20 v _0780_/A (BUF_X4)
     5   20.86    0.01    0.03    0.23 v _0780_/Z (BUF_X4)
                                         _0152_ (net)
                  0.01    0.00    0.23 v _0790_/A (INV_X4)
     4   12.66    0.01    0.02    0.24 ^ _0790_/ZN (INV_X4)
                                         _0162_ (net)
                  0.01    0.00    0.24 ^ _1287_/A1 (NAND3_X2)
     4   15.37    0.03    0.04    0.28 v _1287_/ZN (NAND3_X2)
                                         _0563_ (net)
                  0.03    0.00    0.28 v _1288_/A3 (NOR3_X4)
     8   15.36    0.04    0.08    0.35 ^ _1288_/ZN (NOR3_X4)
                                         _0564_ (net)
                  0.04    0.00    0.35 ^ _1289_/S (MUX2_X1)
     1    0.90    0.01    0.06    0.41 v _1289_/Z (MUX2_X1)
                                         _0565_ (net)
                  0.01    0.00    0.41 v _1292_/B (MUX2_X1)
     1    1.06    0.01    0.06    0.47 v _1292_/Z (MUX2_X1)
                                         _0096_ (net)
                  0.01    0.00    0.47 v ram[4][0]$_DFFE_PP_/D (DFF_X1)
                                  0.47   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ ram[4][0]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.31e-03   1.28e-04   1.14e-05   1.45e-03  54.7%
Combinational          8.95e-04   2.84e-04   2.30e-05   1.20e-03  45.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.20e-03   4.13e-04   3.44e-05   2.65e-03 100.0%
                          83.1%      15.6%       1.3%
