// Seed: 3748036840
module module_0 (
    output supply0 id_0,
    output wor id_1,
    input wire id_2,
    input supply1 id_3,
    output tri id_4
);
  wire id_6;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
  assign module_1.id_0  = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1
);
  assign id_3 = id_1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  assign id_3 = id_3 < 1;
  assign #1 id_2 = id_3;
  assign id_1 = id_2;
  assign id_3 = 1;
endmodule
