

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_211_15'
================================================================
* Date:           Mon May 13 18:48:08 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.726 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  96.000 ns|  96.000 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_211_15  |       10|       10|         3|          1|          1|     8|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body548.0.split"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_9 = load i7 %i" [receiver.cpp:211]   --->   Operation 9 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i_9, i32 3, i32 6" [receiver.cpp:211]   --->   Operation 10 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i4 %lshr_ln" [receiver.cpp:211]   --->   Operation 11 'zext' 'zext_ln211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_4_I_addr = getelementptr i27 %arr_4_I, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 12 'getelementptr' 'arr_4_I_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%arr_4_I_load = load i4 %arr_4_I_addr" [receiver.cpp:213]   --->   Operation 13 'load' 'arr_4_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_4_I_1_addr = getelementptr i27 %arr_4_I_1, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 14 'getelementptr' 'arr_4_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%arr_4_I_1_load = load i4 %arr_4_I_1_addr" [receiver.cpp:213]   --->   Operation 15 'load' 'arr_4_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_4_Q_addr = getelementptr i27 %arr_4_Q, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 16 'getelementptr' 'arr_4_Q_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arr_4_Q_1_addr = getelementptr i27 %arr_4_Q_1, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 17 'getelementptr' 'arr_4_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_4_I_2_addr = getelementptr i27 %arr_4_I_2, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 18 'getelementptr' 'arr_4_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arr_4_I_3_addr = getelementptr i27 %arr_4_I_3, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 19 'getelementptr' 'arr_4_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr_4_Q_2_addr = getelementptr i27 %arr_4_Q_2, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 20 'getelementptr' 'arr_4_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arr_4_Q_3_addr = getelementptr i27 %arr_4_Q_3, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 21 'getelementptr' 'arr_4_Q_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_4_I_4_addr = getelementptr i27 %arr_4_I_4, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 22 'getelementptr' 'arr_4_I_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_4_I_5_addr = getelementptr i27 %arr_4_I_5, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 23 'getelementptr' 'arr_4_I_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%arr_4_I_2_load = load i4 %arr_4_I_2_addr" [receiver.cpp:213]   --->   Operation 24 'load' 'arr_4_I_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%arr_4_I_3_load = load i4 %arr_4_I_3_addr" [receiver.cpp:213]   --->   Operation 25 'load' 'arr_4_I_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%arr_4_I_4_load = load i4 %arr_4_I_4_addr" [receiver.cpp:213]   --->   Operation 26 'load' 'arr_4_I_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%arr_4_I_5_load = load i4 %arr_4_I_5_addr" [receiver.cpp:213]   --->   Operation 27 'load' 'arr_4_I_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arr_4_Q_4_addr = getelementptr i27 %arr_4_Q_4, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 28 'getelementptr' 'arr_4_Q_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arr_4_Q_5_addr = getelementptr i27 %arr_4_Q_5, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 29 'getelementptr' 'arr_4_Q_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%arr_4_Q_load = load i4 %arr_4_Q_addr" [receiver.cpp:214]   --->   Operation 30 'load' 'arr_4_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%arr_4_Q_1_load = load i4 %arr_4_Q_1_addr" [receiver.cpp:214]   --->   Operation 31 'load' 'arr_4_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%arr_4_Q_2_load = load i4 %arr_4_Q_2_addr" [receiver.cpp:214]   --->   Operation 32 'load' 'arr_4_Q_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%arr_4_Q_3_load = load i4 %arr_4_Q_3_addr" [receiver.cpp:214]   --->   Operation 33 'load' 'arr_4_Q_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%arr_4_Q_4_load = load i4 %arr_4_Q_4_addr" [receiver.cpp:214]   --->   Operation 34 'load' 'arr_4_Q_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%arr_4_Q_5_load = load i4 %arr_4_Q_5_addr" [receiver.cpp:214]   --->   Operation 35 'load' 'arr_4_Q_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln211)   --->   "%or_ln211 = or i7 %i_9, i7 6" [receiver.cpp:211]   --->   Operation 36 'or' 'or_ln211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.87ns) (out node of the LUT)   --->   "%icmp_ln211 = icmp_ult  i7 %or_ln211, i7 70" [receiver.cpp:211]   --->   Operation 37 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %for.end569.exitStub, void %for.body548.3" [receiver.cpp:211]   --->   Operation 38 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arr_4_I_6_addr = getelementptr i27 %arr_4_I_6, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 39 'getelementptr' 'arr_4_I_6_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%arr_4_I_6_load = load i4 %arr_4_I_6_addr" [receiver.cpp:213]   --->   Operation 40 'load' 'arr_4_I_6_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%arr_4_I_7_addr = getelementptr i27 %arr_4_I_7, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 41 'getelementptr' 'arr_4_I_7_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%arr_4_I_7_load = load i4 %arr_4_I_7_addr" [receiver.cpp:213]   --->   Operation 42 'load' 'arr_4_I_7_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arr_4_Q_6_addr = getelementptr i27 %arr_4_Q_6, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 43 'getelementptr' 'arr_4_Q_6_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arr_4_Q_7_addr = getelementptr i27 %arr_4_Q_7, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 44 'getelementptr' 'arr_4_Q_7_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%arr_4_Q_6_load = load i4 %arr_4_Q_6_addr" [receiver.cpp:214]   --->   Operation 45 'load' 'arr_4_Q_6_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%arr_4_Q_7_load = load i4 %arr_4_Q_7_addr" [receiver.cpp:214]   --->   Operation 46 'load' 'arr_4_Q_7_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_1 : Operation 47 [1/1] (1.87ns)   --->   "%add_ln211 = add i7 %i_9, i7 8" [receiver.cpp:211]   --->   Operation 47 'add' 'add_ln211' <Predicate = (icmp_ln211)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln211 = store i7 %add_ln211, i7 %i" [receiver.cpp:211]   --->   Operation 48 'store' 'store_ln211' <Predicate = (icmp_ln211)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.72>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%arr_4_I_load = load i4 %arr_4_I_addr" [receiver.cpp:213]   --->   Operation 49 'load' 'arr_4_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln213 = sext i27 %arr_4_I_load" [receiver.cpp:213]   --->   Operation 50 'sext' 'sext_ln213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/2] (2.32ns)   --->   "%arr_4_I_1_load = load i4 %arr_4_I_1_addr" [receiver.cpp:213]   --->   Operation 51 'load' 'arr_4_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln213_1 = sext i27 %arr_4_I_1_load" [receiver.cpp:213]   --->   Operation 52 'sext' 'sext_ln213_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.40ns)   --->   "%add_ln213 = add i28 %sext_ln213_1, i28 %sext_ln213" [receiver.cpp:213]   --->   Operation 53 'add' 'add_ln213' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/2] (2.32ns)   --->   "%arr_4_I_2_load = load i4 %arr_4_I_2_addr" [receiver.cpp:213]   --->   Operation 54 'load' 'arr_4_I_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln213_2 = sext i27 %arr_4_I_2_load" [receiver.cpp:213]   --->   Operation 55 'sext' 'sext_ln213_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (2.32ns)   --->   "%arr_4_I_3_load = load i4 %arr_4_I_3_addr" [receiver.cpp:213]   --->   Operation 56 'load' 'arr_4_I_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln213_3 = sext i27 %arr_4_I_3_load" [receiver.cpp:213]   --->   Operation 57 'sext' 'sext_ln213_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.40ns)   --->   "%add_ln213_1 = add i28 %sext_ln213_3, i28 %sext_ln213_2" [receiver.cpp:213]   --->   Operation 58 'add' 'add_ln213_1' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/2] (2.32ns)   --->   "%arr_4_I_4_load = load i4 %arr_4_I_4_addr" [receiver.cpp:213]   --->   Operation 59 'load' 'arr_4_I_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln213_4 = sext i27 %arr_4_I_4_load" [receiver.cpp:213]   --->   Operation 60 'sext' 'sext_ln213_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/2] (2.32ns)   --->   "%arr_4_I_5_load = load i4 %arr_4_I_5_addr" [receiver.cpp:213]   --->   Operation 61 'load' 'arr_4_I_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln213_5 = sext i27 %arr_4_I_5_load" [receiver.cpp:213]   --->   Operation 62 'sext' 'sext_ln213_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.40ns)   --->   "%add_ln213_2 = add i28 %sext_ln213_5, i28 %sext_ln213_4" [receiver.cpp:213]   --->   Operation 63 'add' 'add_ln213_2' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/2] (2.32ns)   --->   "%arr_4_Q_load = load i4 %arr_4_Q_addr" [receiver.cpp:214]   --->   Operation 64 'load' 'arr_4_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln214 = sext i27 %arr_4_Q_load" [receiver.cpp:214]   --->   Operation 65 'sext' 'sext_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/2] (2.32ns)   --->   "%arr_4_Q_1_load = load i4 %arr_4_Q_1_addr" [receiver.cpp:214]   --->   Operation 66 'load' 'arr_4_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln214_1 = sext i27 %arr_4_Q_1_load" [receiver.cpp:214]   --->   Operation 67 'sext' 'sext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.40ns)   --->   "%add_ln214 = add i28 %sext_ln214_1, i28 %sext_ln214" [receiver.cpp:214]   --->   Operation 68 'add' 'add_ln214' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/2] (2.32ns)   --->   "%arr_4_Q_2_load = load i4 %arr_4_Q_2_addr" [receiver.cpp:214]   --->   Operation 69 'load' 'arr_4_Q_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln214_2 = sext i27 %arr_4_Q_2_load" [receiver.cpp:214]   --->   Operation 70 'sext' 'sext_ln214_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/2] (2.32ns)   --->   "%arr_4_Q_3_load = load i4 %arr_4_Q_3_addr" [receiver.cpp:214]   --->   Operation 71 'load' 'arr_4_Q_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln214_3 = sext i27 %arr_4_Q_3_load" [receiver.cpp:214]   --->   Operation 72 'sext' 'sext_ln214_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.40ns)   --->   "%add_ln214_1 = add i28 %sext_ln214_3, i28 %sext_ln214_2" [receiver.cpp:214]   --->   Operation 73 'add' 'add_ln214_1' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/2] (2.32ns)   --->   "%arr_4_Q_4_load = load i4 %arr_4_Q_4_addr" [receiver.cpp:214]   --->   Operation 74 'load' 'arr_4_Q_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln214_4 = sext i27 %arr_4_Q_4_load" [receiver.cpp:214]   --->   Operation 75 'sext' 'sext_ln214_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/2] (2.32ns)   --->   "%arr_4_Q_5_load = load i4 %arr_4_Q_5_addr" [receiver.cpp:214]   --->   Operation 76 'load' 'arr_4_Q_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln214_5 = sext i27 %arr_4_Q_5_load" [receiver.cpp:214]   --->   Operation 77 'sext' 'sext_ln214_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (2.40ns)   --->   "%add_ln214_2 = add i28 %sext_ln214_5, i28 %sext_ln214_4" [receiver.cpp:214]   --->   Operation 78 'add' 'add_ln214_2' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/2] (2.32ns)   --->   "%arr_4_I_6_load = load i4 %arr_4_I_6_addr" [receiver.cpp:213]   --->   Operation 79 'load' 'arr_4_I_6_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln213_6 = sext i27 %arr_4_I_6_load" [receiver.cpp:213]   --->   Operation 80 'sext' 'sext_ln213_6' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 81 [1/2] (2.32ns)   --->   "%arr_4_I_7_load = load i4 %arr_4_I_7_addr" [receiver.cpp:213]   --->   Operation 81 'load' 'arr_4_I_7_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln213_7 = sext i27 %arr_4_I_7_load" [receiver.cpp:213]   --->   Operation 82 'sext' 'sext_ln213_7' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.40ns)   --->   "%add_ln213_3 = add i28 %sext_ln213_7, i28 %sext_ln213_6" [receiver.cpp:213]   --->   Operation 83 'add' 'add_ln213_3' <Predicate = (icmp_ln211)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/2] (2.32ns)   --->   "%arr_4_Q_6_load = load i4 %arr_4_Q_6_addr" [receiver.cpp:214]   --->   Operation 84 'load' 'arr_4_Q_6_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln214_6 = sext i27 %arr_4_Q_6_load" [receiver.cpp:214]   --->   Operation 85 'sext' 'sext_ln214_6' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 86 [1/2] (2.32ns)   --->   "%arr_4_Q_7_load = load i4 %arr_4_Q_7_addr" [receiver.cpp:214]   --->   Operation 86 'load' 'arr_4_Q_7_load' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 9> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln214_7 = sext i27 %arr_4_Q_7_load" [receiver.cpp:214]   --->   Operation 87 'sext' 'sext_ln214_7' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.40ns)   --->   "%add_ln214_3 = add i28 %sext_ln214_7, i28 %sext_ln214_6" [receiver.cpp:214]   --->   Operation 88 'add' 'add_ln214_3' <Predicate = (icmp_ln211)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 89 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln211 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [receiver.cpp:211]   --->   Operation 90 'specloopname' 'specloopname_ln211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%arr_5_I_addr = getelementptr i28 %arr_5_I, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 91 'getelementptr' 'arr_5_I_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%arr_5_Q_addr = getelementptr i28 %arr_5_Q, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 92 'getelementptr' 'arr_5_Q_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%arr_5_I_1_addr = getelementptr i28 %arr_5_I_1, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 93 'getelementptr' 'arr_5_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%arr_5_Q_1_addr = getelementptr i28 %arr_5_Q_1, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 94 'getelementptr' 'arr_5_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%arr_5_I_2_addr = getelementptr i28 %arr_5_I_2, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 95 'getelementptr' 'arr_5_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln213 = store i28 %add_ln213, i4 %arr_5_I_addr" [receiver.cpp:213]   --->   Operation 96 'store' 'store_ln213' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_3 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln213 = store i28 %add_ln213_1, i4 %arr_5_I_1_addr" [receiver.cpp:213]   --->   Operation 97 'store' 'store_ln213' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_3 : Operation 98 [1/1] (2.32ns)   --->   "%store_ln213 = store i28 %add_ln213_2, i4 %arr_5_I_2_addr" [receiver.cpp:213]   --->   Operation 98 'store' 'store_ln213' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%arr_5_Q_2_addr = getelementptr i28 %arr_5_Q_2, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 99 'getelementptr' 'arr_5_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (2.32ns)   --->   "%store_ln214 = store i28 %add_ln214, i4 %arr_5_Q_addr" [receiver.cpp:214]   --->   Operation 100 'store' 'store_ln214' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_3 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln214 = store i28 %add_ln214_1, i4 %arr_5_Q_1_addr" [receiver.cpp:214]   --->   Operation 101 'store' 'store_ln214' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_3 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln214 = store i28 %add_ln214_2, i4 %arr_5_Q_2_addr" [receiver.cpp:214]   --->   Operation 102 'store' 'store_ln214' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%arr_5_I_3_addr = getelementptr i28 %arr_5_I_3, i64 0, i64 %zext_ln211" [receiver.cpp:213]   --->   Operation 104 'getelementptr' 'arr_5_I_3_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln213 = store i28 %add_ln213_3, i4 %arr_5_I_3_addr" [receiver.cpp:213]   --->   Operation 105 'store' 'store_ln213' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%arr_5_Q_3_addr = getelementptr i28 %arr_5_Q_3, i64 0, i64 %zext_ln211" [receiver.cpp:214]   --->   Operation 106 'getelementptr' 'arr_5_Q_3_addr' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln214 = store i28 %add_ln214_3, i4 %arr_5_Q_3_addr" [receiver.cpp:214]   --->   Operation 107 'store' 'store_ln214' <Predicate = (icmp_ln211)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 9> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln211 = br void %for.body548.0.split" [receiver.cpp:211]   --->   Operation 108 'br' 'br_ln211' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (!icmp_ln211)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.458ns
The critical path consists of the following:
	'alloca' operation ('i') [25]  (0.000 ns)
	'load' operation ('i', receiver.cpp:211) on local variable 'i' [29]  (0.000 ns)
	'add' operation ('add_ln211', receiver.cpp:211) [111]  (1.870 ns)
	'store' operation ('store_ln211', receiver.cpp:211) of variable 'add_ln211', receiver.cpp:211 on local variable 'i' [112]  (1.588 ns)

 <State 2>: 4.726ns
The critical path consists of the following:
	'load' operation ('arr_4_I_6_load', receiver.cpp:213) on array 'arr_4_I_6' [94]  (2.322 ns)
	'add' operation ('add_ln213_3', receiver.cpp:213) [99]  (2.404 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation ('arr_5_I_3_addr', receiver.cpp:213) [100]  (0.000 ns)
	'store' operation ('store_ln213', receiver.cpp:213) of variable 'add_ln213_3', receiver.cpp:213 on array 'arr_5_I_3' [101]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
