

================================================================
== Vitis HLS Report for 'exp_28_10_s'
================================================================
* Date:           Thu Nov  4 14:53:13 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.742 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  72.000 ns|  72.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    450|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   20|     894|    263|    -|
|Memory           |        5|    -|      13|      2|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    1246|    384|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   20|    2153|   1099|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    5|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+-----+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------------+-----------------------+---------+----+-----+----+-----+
    |mul_44ns_42ns_86_3_1_U1255   |mul_44ns_42ns_86_3_1   |        0|   4|  214|  91|    0|
    |mul_50ns_48ns_98_5_1_U1256   |mul_50ns_48ns_98_5_1   |        0|   8|  340|  86|    0|
    |mul_50ns_50ns_100_5_1_U1257  |mul_50ns_50ns_100_5_1  |        0|   8|  340|  86|    0|
    +-----------------------------+-----------------------+---------+----+-----+----+-----+
    |Total                        |                       |        0|  20|  894| 263|    0|
    +-----------------------------+-----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_x_msb_1_table_V_U  |exp_28_10_s_exp_x_msb_1_table_V  |        2|  0|   0|    0|   256|   50|     1|        12800|
    |f_x_msb_2_table_V_U    |exp_28_10_s_f_x_msb_2_table_V    |        2|  0|   0|    0|   256|   46|     1|        11776|
    |f_x_msb_3_table_V_U    |exp_28_10_s_f_x_msb_3_table_V    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |f_x_msb_4_h_table_V_U  |exp_28_10_s_f_x_msb_4_h_table_V  |        0|  6|   1|    0|     8|    6|     1|           48|
    |f_x_msb_4_l_table_V_U  |exp_28_10_s_f_x_msb_4_l_table_V  |        0|  7|   1|    0|     8|    7|     1|           56|
    +-----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                                 |        5| 13|   2|    0|   560|  141|     5|        25704|
    +-----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln712_fu_489_p2                |         +|   0|  0|  50|          43|          43|
    |exp_x_msb_3_4_lsb_m_1_V_fu_499_p2  |         +|   0|  0|  55|          48|          48|
    |ret_V_3_fu_522_p2                  |         +|   0|  0|  16|           9|           9|
    |ret_V_4_fu_583_p2                  |         +|   0|  0|  56|          56|          56|
    |ret_V_fu_592_p2                    |         +|   0|  0|  56|          56|          56|
    |y_l_V_fu_646_p2                    |         +|   0|  0|  57|          50|          50|
    |and_ln300_fu_339_p2                |       and|   0|  0|   2|           1|           1|
    |icmp_ln1549_fu_333_p2              |      icmp|   0|  0|  16|          23|          20|
    |icmp_ln1551_fu_327_p2              |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln533_1_fu_715_p2             |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln533_fu_699_p2               |      icmp|   0|  0|   8|           3|           1|
    |overf_1_fu_683_p2                  |      icmp|   0|  0|   8|           2|           1|
    |or_ln300_1_fu_404_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln300_2_fu_410_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln300_3_fu_416_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln300_4_fu_661_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln300_fu_398_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln533_1_fu_740_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln533_2_fu_746_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln533_fu_735_p2                 |        or|   0|  0|   2|           1|           1|
    |overf_2_fu_751_p2                  |        or|   0|  0|   2|           1|           1|
    |ap_return                          |    select|   0|  0|  27|           1|          27|
    |select_ln640_fu_635_p3             |    select|   0|  0|   2|           1|           2|
    |y_V_2_fu_665_p3                    |    select|   0|  0|  46|           1|          46|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |overf_fu_265_p2                    |       xor|   0|  0|   2|           1|           1|
    |xor_ln222_2_fu_279_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln222_3_fu_293_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln222_4_fu_307_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln222_fu_321_p2                |       xor|   0|  0|   2|           1|           1|
    |xor_ln288_fu_630_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 450|         322|         383|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |exp_x_msb_1_V_reg_910                |  50|   0|   50|          0|
    |exp_x_msb_2_3_4_lsb_m_1_V_reg_905    |  50|   0|   50|          0|
    |exp_x_msb_3_4_lsb_m_1_V_reg_867      |  48|   0|   48|          0|
    |f_x_msb_3_V_reg_836                  |  32|   0|   32|          0|
    |f_x_msb_4_h_V_reg_826                |   6|   0|    6|          0|
    |f_x_msb_4_l_V_reg_831                |   7|   0|    7|          0|
    |icmp_ln533_1_reg_948                 |   1|   0|    1|          0|
    |icmp_ln533_reg_943                   |   1|   0|    1|          0|
    |or_ln300_1_reg_816                   |   1|   0|    1|          0|
    |or_ln300_3_reg_821                   |   1|   0|    1|          0|
    |overf_1_reg_938                      |   1|   0|    1|          0|
    |p_Result_5_reg_842                   |  15|   0|   42|         27|
    |p_Result_s_reg_779                   |   7|   0|    7|          0|
    |ret_V_3_reg_873                      |   9|   0|    9|          0|
    |tmp_16_reg_784                       |   8|   0|    8|          0|
    |tmp_17_reg_790                       |   5|   0|    5|          0|
    |tmp_reg_773                          |   1|   0|    1|          0|
    |trunc_ln1245_1_reg_895               |  46|   0|   46|          0|
    |trunc_ln640_1_reg_796                |   2|   0|    2|          0|
    |trunc_ln640_1_reg_796_pp0_iter1_reg  |   2|   0|    2|          0|
    |trunc_ln640_2_reg_879                |  41|   0|   41|          0|
    |trunc_ln712_2_reg_926                |  48|   0|   48|          0|
    |trunc_ln_reg_857                     |  31|   0|   31|          0|
    |y_V_2_reg_931                        |  46|   0|   46|          0|
    |exp_x_msb_1_V_reg_910                |  64|  32|   50|          0|
    |exp_x_msb_3_4_lsb_m_1_V_reg_867      |  64|  32|   48|          0|
    |f_x_msb_3_V_reg_836                  |  64|  32|   32|          0|
    |or_ln300_1_reg_816                   |  64|  32|    1|          0|
    |or_ln300_3_reg_821                   |  64|  32|    1|          0|
    |p_Result_5_reg_842                   |  64|  32|   42|         27|
    |p_Result_s_reg_779                   |  64|  32|    7|          0|
    |ret_V_3_reg_873                      |  64|  32|    9|          0|
    |tmp_16_reg_784                       |  64|  32|    8|          0|
    |tmp_17_reg_790                       |  64|  32|    5|          0|
    |tmp_reg_773                          |  64|  32|    1|          0|
    |trunc_ln640_2_reg_879                |  64|  32|   41|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1246| 384|  750|         54|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|   exp<28, 10>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|   exp<28, 10>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|   exp<28, 10>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|   exp<28, 10>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|   exp<28, 10>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|   exp<28, 10>|  return value|
|ap_return  |  out|   28|  ap_ctrl_hs|   exp<28, 10>|  return value|
|x          |   in|   28|     ap_none|             x|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %x" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:287]   --->   Operation 20 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %x_read, i32 18, i32 22"   --->   Operation 21 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i28 %x_read"   --->   Operation 22 'trunc' 'trunc_ln640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %trunc_ln640, i5 0"   --->   Operation 23 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 27" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:287]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 22"   --->   Operation 25 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%overf = xor i1 %tmp, i1 %tmp_3"   --->   Operation 26 'xor' 'overf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 23"   --->   Operation 27 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%xor_ln222_2 = xor i1 %tmp, i1 %tmp_4"   --->   Operation 28 'xor' 'xor_ln222_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 24"   --->   Operation 29 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%xor_ln222_3 = xor i1 %tmp, i1 %tmp_5"   --->   Operation 30 'xor' 'xor_ln222_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 25"   --->   Operation 31 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%xor_ln222_4 = xor i1 %tmp, i1 %tmp_6"   --->   Operation 32 'xor' 'xor_ln222_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 26"   --->   Operation 33 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%xor_ln222 = xor i1 %tmp, i1 %tmp_7"   --->   Operation 34 'xor' 'xor_ln222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.87ns)   --->   "%icmp_ln1551 = icmp_eq  i5 %p_Result_2, i5 15"   --->   Operation 35 'icmp' 'icmp_ln1551' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns)   --->   "%icmp_ln1549 = icmp_ugt  i23 %p_Result_3, i23 7905299"   --->   Operation 36 'icmp' 'icmp_ln1549' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%and_ln300 = and i1 %icmp_ln1551, i1 %icmp_ln1549" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 37 'and' 'and_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %x_read, i32 15, i32 21"   --->   Operation 38 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i28.i32.i32, i28 %x_read, i32 7, i32 14"   --->   Operation 39 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %x_read, i32 2, i32 6"   --->   Operation 40 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln640_1 = trunc i28 %x_read"   --->   Operation 41 'trunc' 'trunc_ln640_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln640_1, i1 0"   --->   Operation 42 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i3 %tmp_18"   --->   Operation 43 'zext' 'zext_ln573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%f_x_msb_4_h_table_V_addr = getelementptr i6 %f_x_msb_4_h_table_V, i64 0, i64 %zext_ln573" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:333]   --->   Operation 44 'getelementptr' 'f_x_msb_4_h_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.79ns)   --->   "%f_x_msb_4_h_V = load i3 %f_x_msb_4_h_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:333]   --->   Operation 45 'load' 'f_x_msb_4_h_V' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%f_x_msb_4_l_table_V_addr = getelementptr i7 %f_x_msb_4_l_table_V, i64 0, i64 %zext_ln573" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:334]   --->   Operation 46 'getelementptr' 'f_x_msb_4_l_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.79ns)   --->   "%f_x_msb_4_l_V = load i3 %f_x_msb_4_l_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:334]   --->   Operation 47 'load' 'f_x_msb_4_l_V' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln573_1 = zext i5 %tmp_17"   --->   Operation 48 'zext' 'zext_ln573_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_addr = getelementptr i32 %f_x_msb_3_table_V, i64 0, i64 %zext_ln573_1" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 49 'getelementptr' 'f_x_msb_3_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (1.35ns)   --->   "%f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 50 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%or_ln300 = or i1 %overf, i1 %xor_ln222_3" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 51 'or' 'or_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln300_1 = or i1 %or_ln300, i1 %xor_ln222_2" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 52 'or' 'or_ln300_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%or_ln300_2 = or i1 %xor_ln222, i1 %and_ln300" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 53 'or' 'or_ln300_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln300_3 = or i1 %or_ln300_2, i1 %xor_ln222_4" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 54 'or' 'or_ln300_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 55 [1/2] (0.79ns)   --->   "%f_x_msb_4_h_V = load i3 %f_x_msb_4_h_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:333]   --->   Operation 55 'load' 'f_x_msb_4_h_V' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_2 : Operation 56 [1/2] (0.79ns)   --->   "%f_x_msb_4_l_V = load i3 %f_x_msb_4_l_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:334]   --->   Operation 56 'load' 'f_x_msb_4_l_V' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_2 : Operation 57 [1/2] (1.35ns)   --->   "%f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 57 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 2.68>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i2.i15.i6.i12.i7, i2 %trunc_ln640_1, i15 0, i6 %f_x_msb_4_h_V, i12 0, i7 %f_x_msb_4_l_V"   --->   Operation 58 'bitconcatenate' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i5.i7.i32, i5 %tmp_17, i7 0, i32 %f_x_msb_3_V"   --->   Operation 59 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1169 = zext i44 %p_Result_6"   --->   Operation 60 'zext' 'zext_ln1169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i42 %p_Result_5"   --->   Operation 61 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [3/3] (2.68ns)   --->   "%r_V_5 = mul i86 %zext_ln1169, i86 %zext_ln1171"   --->   Operation 62 'mul' 'r_V_5' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.68>
ST_4 : Operation 63 [2/3] (2.68ns)   --->   "%r_V_5 = mul i86 %zext_ln1169, i86 %zext_ln1171"   --->   Operation 63 'mul' 'r_V_5' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.68>
ST_5 : Operation 64 [1/3] (2.68ns)   --->   "%r_V_5 = mul i86 %zext_ln1169, i86 %zext_ln1171"   --->   Operation 64 'mul' 'r_V_5' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i86.i32.i32, i86 %r_V_5, i32 55, i32 85"   --->   Operation 65 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln573_2 = zext i8 %tmp_16"   --->   Operation 66 'zext' 'zext_ln573_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_addr = getelementptr i46 %f_x_msb_2_table_V, i64 0, i64 %zext_ln573_2" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 67 'getelementptr' 'f_x_msb_2_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (1.35ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 68 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 2.50>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1245 = zext i31 %trunc_ln"   --->   Operation 69 'zext' 'zext_ln1245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i5.i7.i32.i3, i5 %tmp_17, i7 0, i32 %f_x_msb_3_V, i3 0"   --->   Operation 70 'bitconcatenate' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1245_1 = zext i47 %rhs_1"   --->   Operation 71 'zext' 'zext_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i42 %p_Result_5"   --->   Operation 72 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.24ns)   --->   "%add_ln712 = add i43 %zext_ln712, i43 %zext_ln1245"   --->   Operation 73 'add' 'add_ln712' <Predicate = true> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i43 %add_ln712"   --->   Operation 74 'zext' 'zext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.26ns)   --->   "%exp_x_msb_3_4_lsb_m_1_V = add i48 %zext_ln712_1, i48 %zext_ln1245_1"   --->   Operation 75 'add' 'exp_x_msb_3_4_lsb_m_1_V' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/2] (1.35ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 76 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 256> <ROM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_7 = partselect i5 @_ssdm_op_PartSelect.i5.i46.i32.i32, i46 %f_x_msb_2_V, i32 41, i32 45"   --->   Operation 77 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln712_2 = zext i5 %p_Result_7"   --->   Operation 78 'zext' 'zext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln712_4 = zext i8 %tmp_16"   --->   Operation 79 'zext' 'zext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.90ns)   --->   "%ret_V_3 = add i9 %zext_ln712_4, i9 %zext_ln712_2"   --->   Operation 80 'add' 'ret_V_3' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln640_2 = trunc i46 %f_x_msb_2_V"   --->   Operation 81 'trunc' 'trunc_ln640_2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.74>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i9.i41, i9 %ret_V_3, i41 %trunc_ln640_2"   --->   Operation 82 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1169_1 = zext i50 %p_Result_8"   --->   Operation 83 'zext' 'zext_ln1169_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i48 %exp_x_msb_3_4_lsb_m_1_V"   --->   Operation 84 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [5/5] (2.74ns)   --->   "%r_V_6 = mul i98 %zext_ln1169_1, i98 %zext_ln1171_1"   --->   Operation 85 'mul' 'r_V_6' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.74>
ST_8 : Operation 86 [4/5] (2.74ns)   --->   "%r_V_6 = mul i98 %zext_ln1169_1, i98 %zext_ln1171_1"   --->   Operation 86 'mul' 'r_V_6' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.74>
ST_9 : Operation 87 [3/5] (2.74ns)   --->   "%r_V_6 = mul i98 %zext_ln1169_1, i98 %zext_ln1171_1"   --->   Operation 87 'mul' 'r_V_6' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.74>
ST_10 : Operation 88 [2/5] (2.74ns)   --->   "%r_V_6 = mul i98 %zext_ln1169_1, i98 %zext_ln1171_1"   --->   Operation 88 'mul' 'r_V_6' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.74>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp, i7 %p_Result_s"   --->   Operation 89 'bitconcatenate' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/5] (2.74ns)   --->   "%r_V_6 = mul i98 %zext_ln1169_1, i98 %zext_ln1171_1"   --->   Operation 90 'mul' 'r_V_6' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1245_1 = partselect i46 @_ssdm_op_PartSelect.i46.i98.i32.i32, i98 %r_V_6, i32 52, i32 97"   --->   Operation 91 'partselect' 'trunc_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln573_3 = zext i8 %p_Result_4"   --->   Operation 92 'zext' 'zext_ln573_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_addr = getelementptr i50 %exp_x_msb_1_table_V, i64 0, i64 %zext_ln573_3" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 93 'getelementptr' 'exp_x_msb_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [2/2] (1.35ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 94 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 12 <SV = 11> <Delay = 1.35>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1245_2 = zext i46 %trunc_ln1245_1"   --->   Operation 95 'zext' 'zext_ln1245_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%rhs_3 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i9.i41.i6, i9 %ret_V_3, i41 %trunc_ln640_2, i6 0"   --->   Operation 96 'bitconcatenate' 'rhs_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_4 = add i56 %rhs_3, i56 %zext_ln1245_2"   --->   Operation 97 'add' 'ret_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1245_3 = zext i48 %exp_x_msb_3_4_lsb_m_1_V"   --->   Operation 98 'zext' 'zext_ln1245_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.97ns) (root node of TernaryAdder)   --->   "%ret_V = add i56 %ret_V_4, i56 %zext_ln1245_3"   --->   Operation 99 'add' 'ret_V' <Predicate = true> <Delay = 0.97> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%exp_x_msb_2_3_4_lsb_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i56.i32.i32, i56 %ret_V, i32 6, i32 55"   --->   Operation 100 'partselect' 'exp_x_msb_2_3_4_lsb_m_1_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/2] (1.35ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 101 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 2.74>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1169_2 = zext i50 %exp_x_msb_1_V"   --->   Operation 102 'zext' 'zext_ln1169_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i50 %exp_x_msb_2_3_4_lsb_m_1_V"   --->   Operation 103 'zext' 'zext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [5/5] (2.74ns)   --->   "%r_V = mul i100 %zext_ln1171_2, i100 %zext_ln1169_2"   --->   Operation 104 'mul' 'r_V' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.74>
ST_14 : Operation 105 [4/5] (2.74ns)   --->   "%r_V = mul i100 %zext_ln1171_2, i100 %zext_ln1169_2"   --->   Operation 105 'mul' 'r_V' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.74>
ST_15 : Operation 106 [3/5] (2.74ns)   --->   "%r_V = mul i100 %zext_ln1171_2, i100 %zext_ln1169_2"   --->   Operation 106 'mul' 'r_V' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.74>
ST_16 : Operation 107 [2/5] (2.74ns)   --->   "%r_V = mul i100 %zext_ln1171_2, i100 %zext_ln1169_2"   --->   Operation 107 'mul' 'r_V' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.74>
ST_17 : Operation 108 [1/5] (2.74ns)   --->   "%r_V = mul i100 %zext_ln1171_2, i100 %zext_ln1169_2"   --->   Operation 108 'mul' 'r_V' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln712_2 = partselect i48 @_ssdm_op_PartSelect.i48.i100.i32.i32, i100 %r_V, i32 52, i32 99"   --->   Operation 109 'partselect' 'trunc_ln712_2' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.52>
ST_18 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln288 = xor i1 %tmp, i1 1" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:288]   --->   Operation 110 'xor' 'xor_ln288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln640 = select i1 %xor_ln288, i46 70368744177663, i46 0"   --->   Operation 111 'select' 'select_ln640' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln712_3 = zext i48 %trunc_ln712_2"   --->   Operation 112 'zext' 'zext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (1.27ns)   --->   "%y_l_V = add i50 %exp_x_msb_1_V, i50 %zext_ln712_3"   --->   Operation 113 'add' 'y_l_V' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%y_V = partselect i46 @_ssdm_op_PartSelect.i46.i50.i32.i32, i50 %y_l_V, i32 4, i32 49"   --->   Operation 114 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%or_ln300_4 = or i1 %or_ln300_3, i1 %or_ln300_1" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 115 'or' 'or_ln300_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [1/1] (0.38ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln300_4, i46 %select_ln640, i46 %y_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 116 'select' 'y_V_2' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %y_V_2, i32 44, i32 45" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 117 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.51ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_11, i2 0" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 118 'icmp' 'overf_1' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i46.i32.i32, i46 %y_V_2, i32 39, i32 41" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 119 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.69ns)   --->   "%icmp_ln533 = icmp_ne  i3 %tmp_14, i3 0" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 120 'icmp' 'icmp_ln533' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i7 @_ssdm_op_PartSelect.i7.i46.i32.i32, i46 %y_V_2, i32 32, i32 38" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 121 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.86ns)   --->   "%icmp_ln533_1 = icmp_ne  i7 %tmp_15, i7 0" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 122 'icmp' 'icmp_ln533_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 0.40>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_33" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:39]   --->   Operation 123 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%p_Result_s_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %y_V_2, i32 43"   --->   Operation 124 'bitselect' 'p_Result_s_89' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %y_V_2, i32 42"   --->   Operation 125 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%or_ln533 = or i1 %overf_1, i1 %p_Result_1" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 126 'or' 'or_ln533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%or_ln533_1 = or i1 %or_ln533, i1 %p_Result_s_89" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 127 'or' 'or_ln533_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%or_ln533_2 = or i1 %icmp_ln533, i1 %or_ln533_1" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 128 'or' 'or_ln533_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%overf_2 = or i1 %icmp_ln533_1, i1 %or_ln533_2" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 129 'or' 'overf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%tmp_s = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %y_V_2, i32 5, i32 32"   --->   Operation 130 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln536 = select i1 %overf_2, i28 134217727, i28 %tmp_s" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:536]   --->   Operation 131 'select' 'select_ln536' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln953 = ret i28 %select_ln536" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:953]   --->   Operation 132 'ret' 'ret_ln953' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_msb_4_h_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_l_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                    (read          ) [ 00000000000000000000]
p_Result_2                (partselect    ) [ 00000000000000000000]
trunc_ln640               (trunc         ) [ 00000000000000000000]
p_Result_3                (bitconcatenate) [ 00000000000000000000]
tmp                       (bitselect     ) [ 01111111111111111110]
tmp_3                     (bitselect     ) [ 00000000000000000000]
overf                     (xor           ) [ 00000000000000000000]
tmp_4                     (bitselect     ) [ 00000000000000000000]
xor_ln222_2               (xor           ) [ 00000000000000000000]
tmp_5                     (bitselect     ) [ 00000000000000000000]
xor_ln222_3               (xor           ) [ 00000000000000000000]
tmp_6                     (bitselect     ) [ 00000000000000000000]
xor_ln222_4               (xor           ) [ 00000000000000000000]
tmp_7                     (bitselect     ) [ 00000000000000000000]
xor_ln222                 (xor           ) [ 00000000000000000000]
icmp_ln1551               (icmp          ) [ 00000000000000000000]
icmp_ln1549               (icmp          ) [ 00000000000000000000]
and_ln300                 (and           ) [ 00000000000000000000]
p_Result_s                (partselect    ) [ 01111111111100000000]
tmp_16                    (partselect    ) [ 01111110000000000000]
tmp_17                    (partselect    ) [ 01111110000000000000]
trunc_ln640_1             (trunc         ) [ 01110000000000000000]
tmp_18                    (bitconcatenate) [ 00000000000000000000]
zext_ln573                (zext          ) [ 00000000000000000000]
f_x_msb_4_h_table_V_addr  (getelementptr ) [ 01100000000000000000]
f_x_msb_4_l_table_V_addr  (getelementptr ) [ 01100000000000000000]
zext_ln573_1              (zext          ) [ 00000000000000000000]
f_x_msb_3_table_V_addr    (getelementptr ) [ 01100000000000000000]
or_ln300                  (or            ) [ 00000000000000000000]
or_ln300_1                (or            ) [ 01111111111111111110]
or_ln300_2                (or            ) [ 00000000000000000000]
or_ln300_3                (or            ) [ 01111111111111111110]
f_x_msb_4_h_V             (load          ) [ 01010000000000000000]
f_x_msb_4_l_V             (load          ) [ 01010000000000000000]
f_x_msb_3_V               (load          ) [ 01011110000000000000]
p_Result_5                (bitconcatenate) [ 01001110000000000000]
p_Result_6                (bitconcatenate) [ 00000000000000000000]
zext_ln1169               (zext          ) [ 01001100000000000000]
zext_ln1171               (zext          ) [ 01001100000000000000]
r_V_5                     (mul           ) [ 00000000000000000000]
trunc_ln                  (partselect    ) [ 01000010000000000000]
zext_ln573_2              (zext          ) [ 00000000000000000000]
f_x_msb_2_table_V_addr    (getelementptr ) [ 01000010000000000000]
zext_ln1245               (zext          ) [ 00000000000000000000]
rhs_1                     (bitconcatenate) [ 00000000000000000000]
zext_ln1245_1             (zext          ) [ 00000000000000000000]
zext_ln712                (zext          ) [ 00000000000000000000]
add_ln712                 (add           ) [ 00000000000000000000]
zext_ln712_1              (zext          ) [ 00000000000000000000]
exp_x_msb_3_4_lsb_m_1_V   (add           ) [ 01000001111110000000]
f_x_msb_2_V               (load          ) [ 00000000000000000000]
p_Result_7                (partselect    ) [ 00000000000000000000]
zext_ln712_2              (zext          ) [ 00000000000000000000]
zext_ln712_4              (zext          ) [ 00000000000000000000]
ret_V_3                   (add           ) [ 01000001111110000000]
trunc_ln640_2             (trunc         ) [ 01000001111110000000]
p_Result_8                (bitconcatenate) [ 00000000000000000000]
zext_ln1169_1             (zext          ) [ 01000000111100000000]
zext_ln1171_1             (zext          ) [ 01000000111100000000]
p_Result_4                (bitconcatenate) [ 00000000000000000000]
r_V_6                     (mul           ) [ 00000000000000000000]
trunc_ln1245_1            (partselect    ) [ 01000000000010000000]
zext_ln573_3              (zext          ) [ 00000000000000000000]
exp_x_msb_1_table_V_addr  (getelementptr ) [ 01000000000010000000]
zext_ln1245_2             (zext          ) [ 00000000000000000000]
rhs_3                     (bitconcatenate) [ 00000000000000000000]
ret_V_4                   (add           ) [ 00000000000000000000]
zext_ln1245_3             (zext          ) [ 00000000000000000000]
ret_V                     (add           ) [ 00000000000000000000]
exp_x_msb_2_3_4_lsb_m_1_V (partselect    ) [ 01000000000001000000]
exp_x_msb_1_V             (load          ) [ 01000000000001111110]
zext_ln1169_2             (zext          ) [ 01000000000000111100]
zext_ln1171_2             (zext          ) [ 01000000000000111100]
r_V                       (mul           ) [ 00000000000000000000]
trunc_ln712_2             (partselect    ) [ 01000000000000000010]
xor_ln288                 (xor           ) [ 00000000000000000000]
select_ln640              (select        ) [ 00000000000000000000]
zext_ln712_3              (zext          ) [ 00000000000000000000]
y_l_V                     (add           ) [ 00000000000000000000]
y_V                       (partselect    ) [ 00000000000000000000]
or_ln300_4                (or            ) [ 00000000000000000000]
y_V_2                     (select        ) [ 01000000000000000001]
tmp_11                    (partselect    ) [ 00000000000000000000]
overf_1                   (icmp          ) [ 01000000000000000001]
tmp_14                    (partselect    ) [ 00000000000000000000]
icmp_ln533                (icmp          ) [ 01000000000000000001]
tmp_15                    (partselect    ) [ 00000000000000000000]
icmp_ln533_1              (icmp          ) [ 01000000000000000001]
specpipeline_ln39         (specpipeline  ) [ 00000000000000000000]
p_Result_s_89             (bitselect     ) [ 00000000000000000000]
p_Result_1                (bitselect     ) [ 00000000000000000000]
or_ln533                  (or            ) [ 00000000000000000000]
or_ln533_1                (or            ) [ 00000000000000000000]
or_ln533_2                (or            ) [ 00000000000000000000]
overf_2                   (or            ) [ 00000000000000000000]
tmp_s                     (partselect    ) [ 00000000000000000000]
select_ln536              (select        ) [ 00000000000000000000]
ret_ln953                 (ret           ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_msb_4_h_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_h_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_x_msb_4_l_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_l_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i18.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i28.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i2.i15.i6.i12.i7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i5.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i86.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i47.i5.i7.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i9.i41"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i46.i98.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i9.i41.i6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i46.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i46.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="x_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="28" slack="0"/>
<pin id="158" dir="0" index="1" bw="28" slack="0"/>
<pin id="159" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="f_x_msb_4_h_table_V_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_4_h_table_V_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_4_h_V/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="f_x_msb_4_l_table_V_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="3" slack="0"/>
<pin id="179" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_4_l_table_V_addr/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_4_l_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="f_x_msb_3_table_V_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="5" slack="0"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_3_table_V_addr/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_3_V/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="f_x_msb_2_table_V_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="46" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="8" slack="0"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_2_table_V_addr/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="46" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_2_V/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="exp_x_msb_1_table_V_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="50" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_addr/11 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="50" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/11 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_Result_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="28" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="0" index="3" bw="6" slack="0"/>
<pin id="232" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln640_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="28" slack="0"/>
<pin id="239" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_Result_3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="23" slack="0"/>
<pin id="243" dir="0" index="1" bw="18" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="28" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="28" slack="0"/>
<pin id="260" dir="0" index="2" bw="6" slack="0"/>
<pin id="261" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="overf_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="overf/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_4_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="28" slack="0"/>
<pin id="274" dir="0" index="2" bw="6" slack="0"/>
<pin id="275" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="xor_ln222_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222_2/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_5_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="28" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="xor_ln222_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222_3/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_6_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="28" slack="0"/>
<pin id="302" dir="0" index="2" bw="6" slack="0"/>
<pin id="303" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="xor_ln222_4_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222_4/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_7_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="28" slack="0"/>
<pin id="316" dir="0" index="2" bw="6" slack="0"/>
<pin id="317" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="xor_ln222_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln1551_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="5" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1551/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln1549_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="23" slack="0"/>
<pin id="335" dir="0" index="1" bw="23" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1549/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="and_ln300_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln300/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_Result_s_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="28" slack="0"/>
<pin id="348" dir="0" index="2" bw="5" slack="0"/>
<pin id="349" dir="0" index="3" bw="6" slack="0"/>
<pin id="350" dir="1" index="4" bw="7" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_16_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="28" slack="0"/>
<pin id="358" dir="0" index="2" bw="4" slack="0"/>
<pin id="359" dir="0" index="3" bw="5" slack="0"/>
<pin id="360" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_17_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="0"/>
<pin id="367" dir="0" index="1" bw="28" slack="0"/>
<pin id="368" dir="0" index="2" bw="3" slack="0"/>
<pin id="369" dir="0" index="3" bw="4" slack="0"/>
<pin id="370" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln640_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="28" slack="0"/>
<pin id="377" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640_1/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_18_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="0" index="1" bw="2" slack="0"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln573_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln573_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_1/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="or_ln300_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="or_ln300_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300_1/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="or_ln300_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300_2/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="or_ln300_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300_3/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_Result_5_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="42" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="2"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="0" index="3" bw="6" slack="1"/>
<pin id="427" dir="0" index="4" bw="1" slack="0"/>
<pin id="428" dir="0" index="5" bw="7" slack="1"/>
<pin id="429" dir="1" index="6" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_Result_6_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="44" slack="0"/>
<pin id="435" dir="0" index="1" bw="5" slack="2"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="0" index="3" bw="32" slack="1"/>
<pin id="438" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln1169_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="44" slack="0"/>
<pin id="443" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1169/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln1171_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="42" slack="0"/>
<pin id="447" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="44" slack="0"/>
<pin id="451" dir="0" index="1" bw="42" slack="0"/>
<pin id="452" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="trunc_ln_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="31" slack="0"/>
<pin id="457" dir="0" index="1" bw="86" slack="0"/>
<pin id="458" dir="0" index="2" bw="7" slack="0"/>
<pin id="459" dir="0" index="3" bw="8" slack="0"/>
<pin id="460" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln573_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="4"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_2/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln1245_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="31" slack="1"/>
<pin id="471" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="rhs_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="47" slack="0"/>
<pin id="474" dir="0" index="1" bw="5" slack="5"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="0" index="3" bw="32" slack="4"/>
<pin id="477" dir="0" index="4" bw="1" slack="0"/>
<pin id="478" dir="1" index="5" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_1/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln1245_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="47" slack="0"/>
<pin id="484" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245_1/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln712_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="42" slack="3"/>
<pin id="488" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln712_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="42" slack="0"/>
<pin id="491" dir="0" index="1" bw="31" slack="0"/>
<pin id="492" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln712_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="43" slack="0"/>
<pin id="497" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_1/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="exp_x_msb_3_4_lsb_m_1_V_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="43" slack="0"/>
<pin id="501" dir="0" index="1" bw="47" slack="0"/>
<pin id="502" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_3_4_lsb_m_1_V/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="p_Result_7_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="0"/>
<pin id="507" dir="0" index="1" bw="46" slack="0"/>
<pin id="508" dir="0" index="2" bw="7" slack="0"/>
<pin id="509" dir="0" index="3" bw="7" slack="0"/>
<pin id="510" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln712_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_2/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln712_4_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="5"/>
<pin id="521" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_4/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="ret_V_3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="5" slack="0"/>
<pin id="525" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="trunc_ln640_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="46" slack="0"/>
<pin id="530" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640_2/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="p_Result_8_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="50" slack="0"/>
<pin id="534" dir="0" index="1" bw="9" slack="1"/>
<pin id="535" dir="0" index="2" bw="41" slack="1"/>
<pin id="536" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln1169_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="50" slack="0"/>
<pin id="540" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1169_1/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln1171_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="48" slack="1"/>
<pin id="544" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_1/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="50" slack="0"/>
<pin id="547" dir="0" index="1" bw="48" slack="0"/>
<pin id="548" dir="1" index="2" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_Result_4_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="10"/>
<pin id="554" dir="0" index="2" bw="7" slack="10"/>
<pin id="555" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/11 "/>
</bind>
</comp>

<comp id="557" class="1004" name="trunc_ln1245_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="46" slack="0"/>
<pin id="559" dir="0" index="1" bw="98" slack="0"/>
<pin id="560" dir="0" index="2" bw="7" slack="0"/>
<pin id="561" dir="0" index="3" bw="8" slack="0"/>
<pin id="562" dir="1" index="4" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1245_1/11 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln573_3_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="0"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_3/11 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln1245_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="46" slack="1"/>
<pin id="574" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245_2/12 "/>
</bind>
</comp>

<comp id="575" class="1004" name="rhs_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="56" slack="0"/>
<pin id="577" dir="0" index="1" bw="9" slack="6"/>
<pin id="578" dir="0" index="2" bw="41" slack="6"/>
<pin id="579" dir="0" index="3" bw="1" slack="0"/>
<pin id="580" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_3/12 "/>
</bind>
</comp>

<comp id="583" class="1004" name="ret_V_4_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="56" slack="0"/>
<pin id="585" dir="0" index="1" bw="46" slack="0"/>
<pin id="586" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/12 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln1245_3_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="48" slack="6"/>
<pin id="591" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1245_3/12 "/>
</bind>
</comp>

<comp id="592" class="1004" name="ret_V_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="56" slack="0"/>
<pin id="594" dir="0" index="1" bw="48" slack="0"/>
<pin id="595" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/12 "/>
</bind>
</comp>

<comp id="598" class="1004" name="exp_x_msb_2_3_4_lsb_m_1_V_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="50" slack="0"/>
<pin id="600" dir="0" index="1" bw="56" slack="0"/>
<pin id="601" dir="0" index="2" bw="4" slack="0"/>
<pin id="602" dir="0" index="3" bw="7" slack="0"/>
<pin id="603" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_x_msb_2_3_4_lsb_m_1_V/12 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln1169_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="50" slack="1"/>
<pin id="610" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1169_2/13 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln1171_2_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="50" slack="1"/>
<pin id="613" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_2/13 "/>
</bind>
</comp>

<comp id="614" class="1004" name="grp_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="50" slack="0"/>
<pin id="616" dir="0" index="1" bw="50" slack="0"/>
<pin id="617" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/13 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln712_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="48" slack="0"/>
<pin id="622" dir="0" index="1" bw="100" slack="0"/>
<pin id="623" dir="0" index="2" bw="7" slack="0"/>
<pin id="624" dir="0" index="3" bw="8" slack="0"/>
<pin id="625" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln712_2/17 "/>
</bind>
</comp>

<comp id="630" class="1004" name="xor_ln288_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="17"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln288/18 "/>
</bind>
</comp>

<comp id="635" class="1004" name="select_ln640_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="46" slack="0"/>
<pin id="638" dir="0" index="2" bw="46" slack="0"/>
<pin id="639" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln640/18 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln712_3_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="48" slack="1"/>
<pin id="645" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_3/18 "/>
</bind>
</comp>

<comp id="646" class="1004" name="y_l_V_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="50" slack="6"/>
<pin id="648" dir="0" index="1" bw="48" slack="0"/>
<pin id="649" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/18 "/>
</bind>
</comp>

<comp id="651" class="1004" name="y_V_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="46" slack="0"/>
<pin id="653" dir="0" index="1" bw="50" slack="0"/>
<pin id="654" dir="0" index="2" bw="4" slack="0"/>
<pin id="655" dir="0" index="3" bw="7" slack="0"/>
<pin id="656" dir="1" index="4" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/18 "/>
</bind>
</comp>

<comp id="661" class="1004" name="or_ln300_4_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="17"/>
<pin id="663" dir="0" index="1" bw="1" slack="17"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300_4/18 "/>
</bind>
</comp>

<comp id="665" class="1004" name="y_V_2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="46" slack="0"/>
<pin id="668" dir="0" index="2" bw="46" slack="0"/>
<pin id="669" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_2/18 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_11_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="0" index="1" bw="46" slack="0"/>
<pin id="676" dir="0" index="2" bw="7" slack="0"/>
<pin id="677" dir="0" index="3" bw="7" slack="0"/>
<pin id="678" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/18 "/>
</bind>
</comp>

<comp id="683" class="1004" name="overf_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="2" slack="0"/>
<pin id="685" dir="0" index="1" bw="2" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="overf_1/18 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_14_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="3" slack="0"/>
<pin id="691" dir="0" index="1" bw="46" slack="0"/>
<pin id="692" dir="0" index="2" bw="7" slack="0"/>
<pin id="693" dir="0" index="3" bw="7" slack="0"/>
<pin id="694" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/18 "/>
</bind>
</comp>

<comp id="699" class="1004" name="icmp_ln533_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="3" slack="0"/>
<pin id="701" dir="0" index="1" bw="3" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln533/18 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_15_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="7" slack="0"/>
<pin id="707" dir="0" index="1" bw="46" slack="0"/>
<pin id="708" dir="0" index="2" bw="7" slack="0"/>
<pin id="709" dir="0" index="3" bw="7" slack="0"/>
<pin id="710" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/18 "/>
</bind>
</comp>

<comp id="715" class="1004" name="icmp_ln533_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="7" slack="0"/>
<pin id="717" dir="0" index="1" bw="7" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln533_1/18 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_Result_s_89_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="46" slack="1"/>
<pin id="724" dir="0" index="2" bw="7" slack="0"/>
<pin id="725" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s_89/19 "/>
</bind>
</comp>

<comp id="728" class="1004" name="p_Result_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="46" slack="1"/>
<pin id="731" dir="0" index="2" bw="7" slack="0"/>
<pin id="732" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/19 "/>
</bind>
</comp>

<comp id="735" class="1004" name="or_ln533_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533/19 "/>
</bind>
</comp>

<comp id="740" class="1004" name="or_ln533_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533_1/19 "/>
</bind>
</comp>

<comp id="746" class="1004" name="or_ln533_2_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="1"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533_2/19 "/>
</bind>
</comp>

<comp id="751" class="1004" name="overf_2_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="1"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="overf_2/19 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_s_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="28" slack="0"/>
<pin id="758" dir="0" index="1" bw="46" slack="1"/>
<pin id="759" dir="0" index="2" bw="4" slack="0"/>
<pin id="760" dir="0" index="3" bw="7" slack="0"/>
<pin id="761" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/19 "/>
</bind>
</comp>

<comp id="765" class="1004" name="select_ln536_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="28" slack="0"/>
<pin id="768" dir="0" index="2" bw="28" slack="0"/>
<pin id="769" dir="1" index="3" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln536/19 "/>
</bind>
</comp>

<comp id="773" class="1005" name="tmp_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="10"/>
<pin id="775" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="779" class="1005" name="p_Result_s_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="7" slack="10"/>
<pin id="781" dir="1" index="1" bw="7" slack="10"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="784" class="1005" name="tmp_16_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="4"/>
<pin id="786" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="790" class="1005" name="tmp_17_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="5" slack="2"/>
<pin id="792" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="796" class="1005" name="trunc_ln640_1_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="2" slack="2"/>
<pin id="798" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln640_1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="f_x_msb_4_h_table_V_addr_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="3" slack="1"/>
<pin id="803" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_4_h_table_V_addr "/>
</bind>
</comp>

<comp id="806" class="1005" name="f_x_msb_4_l_table_V_addr_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="3" slack="1"/>
<pin id="808" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_4_l_table_V_addr "/>
</bind>
</comp>

<comp id="811" class="1005" name="f_x_msb_3_table_V_addr_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="5" slack="1"/>
<pin id="813" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_table_V_addr "/>
</bind>
</comp>

<comp id="816" class="1005" name="or_ln300_1_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="17"/>
<pin id="818" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="or_ln300_1 "/>
</bind>
</comp>

<comp id="821" class="1005" name="or_ln300_3_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="17"/>
<pin id="823" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="or_ln300_3 "/>
</bind>
</comp>

<comp id="826" class="1005" name="f_x_msb_4_h_V_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="6" slack="1"/>
<pin id="828" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_4_h_V "/>
</bind>
</comp>

<comp id="831" class="1005" name="f_x_msb_4_l_V_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="7" slack="1"/>
<pin id="833" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_4_l_V "/>
</bind>
</comp>

<comp id="836" class="1005" name="f_x_msb_3_V_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_V "/>
</bind>
</comp>

<comp id="842" class="1005" name="p_Result_5_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="42" slack="3"/>
<pin id="844" dir="1" index="1" bw="42" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="847" class="1005" name="zext_ln1169_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="86" slack="1"/>
<pin id="849" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1169 "/>
</bind>
</comp>

<comp id="852" class="1005" name="zext_ln1171_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="86" slack="1"/>
<pin id="854" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1171 "/>
</bind>
</comp>

<comp id="857" class="1005" name="trunc_ln_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="31" slack="1"/>
<pin id="859" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="862" class="1005" name="f_x_msb_2_table_V_addr_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="1"/>
<pin id="864" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_2_table_V_addr "/>
</bind>
</comp>

<comp id="867" class="1005" name="exp_x_msb_3_4_lsb_m_1_V_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="48" slack="1"/>
<pin id="869" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_3_4_lsb_m_1_V "/>
</bind>
</comp>

<comp id="873" class="1005" name="ret_V_3_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="9" slack="1"/>
<pin id="875" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="879" class="1005" name="trunc_ln640_2_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="41" slack="1"/>
<pin id="881" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln640_2 "/>
</bind>
</comp>

<comp id="885" class="1005" name="zext_ln1169_1_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="98" slack="1"/>
<pin id="887" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1169_1 "/>
</bind>
</comp>

<comp id="890" class="1005" name="zext_ln1171_1_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="98" slack="1"/>
<pin id="892" dir="1" index="1" bw="98" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1171_1 "/>
</bind>
</comp>

<comp id="895" class="1005" name="trunc_ln1245_1_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="46" slack="1"/>
<pin id="897" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1245_1 "/>
</bind>
</comp>

<comp id="900" class="1005" name="exp_x_msb_1_table_V_addr_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="1"/>
<pin id="902" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_addr "/>
</bind>
</comp>

<comp id="905" class="1005" name="exp_x_msb_2_3_4_lsb_m_1_V_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="50" slack="1"/>
<pin id="907" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_3_4_lsb_m_1_V "/>
</bind>
</comp>

<comp id="910" class="1005" name="exp_x_msb_1_V_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="50" slack="1"/>
<pin id="912" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_V "/>
</bind>
</comp>

<comp id="916" class="1005" name="zext_ln1169_2_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="100" slack="1"/>
<pin id="918" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1169_2 "/>
</bind>
</comp>

<comp id="921" class="1005" name="zext_ln1171_2_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="100" slack="1"/>
<pin id="923" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1171_2 "/>
</bind>
</comp>

<comp id="926" class="1005" name="trunc_ln712_2_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="48" slack="1"/>
<pin id="928" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln712_2 "/>
</bind>
</comp>

<comp id="931" class="1005" name="y_V_2_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="46" slack="1"/>
<pin id="933" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="y_V_2 "/>
</bind>
</comp>

<comp id="938" class="1005" name="overf_1_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="1"/>
<pin id="940" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="overf_1 "/>
</bind>
</comp>

<comp id="943" class="1005" name="icmp_ln533_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="1"/>
<pin id="945" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln533 "/>
</bind>
</comp>

<comp id="948" class="1005" name="icmp_ln533_1_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="1"/>
<pin id="950" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln533_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="160"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="60" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="60" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="60" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="60" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="156" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="240"><net_src comp="156" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="20" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="22" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="254"><net_src comp="24" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="156" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="156" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="249" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="257" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="24" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="156" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="28" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="249" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="271" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="24" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="156" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="249" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="285" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="24" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="156" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="32" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="249" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="299" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="156" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="249" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="313" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="227" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="241" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="38" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="327" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="156" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="42" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="361"><net_src comp="46" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="156" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="48" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="50" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="371"><net_src comp="14" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="156" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="52" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="54" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="378"><net_src comp="156" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="56" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="58" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="396"><net_src comp="365" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="402"><net_src comp="265" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="293" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="279" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="321" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="339" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="307" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="430"><net_src comp="62" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="64" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="432"><net_src comp="66" pin="0"/><net_sink comp="422" pin=4"/></net>

<net id="439"><net_src comp="68" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="70" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="444"><net_src comp="433" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="422" pin="6"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="441" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="461"><net_src comp="72" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="449" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="74" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="76" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="468"><net_src comp="465" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="479"><net_src comp="78" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="70" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="80" pin="0"/><net_sink comp="472" pin=4"/></net>

<net id="485"><net_src comp="472" pin="5"/><net_sink comp="482" pin=0"/></net>

<net id="493"><net_src comp="486" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="469" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="482" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="511"><net_src comp="82" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="208" pin="3"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="84" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="86" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="518"><net_src comp="505" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="526"><net_src comp="519" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="515" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="208" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="88" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="532" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="549"><net_src comp="538" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="90" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="563"><net_src comp="92" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="545" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="565"><net_src comp="94" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="566"><net_src comp="96" pin="0"/><net_sink comp="557" pin=3"/></net>

<net id="570"><net_src comp="551" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="581"><net_src comp="98" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="100" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="587"><net_src comp="575" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="572" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="596"><net_src comp="583" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="604"><net_src comp="102" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="592" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="54" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="74" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="618"><net_src comp="611" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="608" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="626"><net_src comp="104" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="94" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="629"><net_src comp="106" pin="0"/><net_sink comp="620" pin=3"/></net>

<net id="634"><net_src comp="108" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="110" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="112" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="650"><net_src comp="643" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="114" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="646" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="116" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="118" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="635" pin="3"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="651" pin="4"/><net_sink comp="665" pin=2"/></net>

<net id="679"><net_src comp="120" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="665" pin="3"/><net_sink comp="673" pin=1"/></net>

<net id="681"><net_src comp="122" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="682"><net_src comp="86" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="687"><net_src comp="673" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="124" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="695"><net_src comp="126" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="665" pin="3"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="128" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="84" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="703"><net_src comp="689" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="80" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="711"><net_src comp="130" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="665" pin="3"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="132" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="714"><net_src comp="134" pin="0"/><net_sink comp="705" pin=3"/></net>

<net id="719"><net_src comp="705" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="70" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="726"><net_src comp="144" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="146" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="733"><net_src comp="144" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="148" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="739"><net_src comp="728" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="735" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="721" pin="3"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="740" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="746" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="150" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="152" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="764"><net_src comp="132" pin="0"/><net_sink comp="756" pin=3"/></net>

<net id="770"><net_src comp="751" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="771"><net_src comp="154" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="772"><net_src comp="756" pin="4"/><net_sink comp="765" pin=2"/></net>

<net id="776"><net_src comp="249" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="782"><net_src comp="345" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="787"><net_src comp="355" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="793"><net_src comp="365" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="799"><net_src comp="375" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="804"><net_src comp="162" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="809"><net_src comp="175" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="814"><net_src comp="188" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="819"><net_src comp="404" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="824"><net_src comp="416" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="829"><net_src comp="169" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="422" pin=3"/></net>

<net id="834"><net_src comp="182" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="422" pin=5"/></net>

<net id="839"><net_src comp="195" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="433" pin=3"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="472" pin=3"/></net>

<net id="845"><net_src comp="422" pin="6"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="850"><net_src comp="441" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="855"><net_src comp="445" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="860"><net_src comp="455" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="865"><net_src comp="201" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="870"><net_src comp="499" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="876"><net_src comp="522" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="882"><net_src comp="528" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="888"><net_src comp="538" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="893"><net_src comp="542" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="898"><net_src comp="557" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="903"><net_src comp="214" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="908"><net_src comp="598" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="913"><net_src comp="221" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="919"><net_src comp="608" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="924"><net_src comp="611" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="929"><net_src comp="620" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="934"><net_src comp="665" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="937"><net_src comp="931" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="941"><net_src comp="683" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="946"><net_src comp="699" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="951"><net_src comp="715" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="751" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: f_x_msb_4_h_table_V | {}
	Port: f_x_msb_4_l_table_V | {}
	Port: f_x_msb_3_table_V | {}
	Port: f_x_msb_2_table_V | {}
	Port: exp_x_msb_1_table_V | {}
 - Input state : 
	Port: exp<28, 10> : x | {1 }
	Port: exp<28, 10> : f_x_msb_4_h_table_V | {1 2 }
	Port: exp<28, 10> : f_x_msb_4_l_table_V | {1 2 }
	Port: exp<28, 10> : f_x_msb_3_table_V | {1 2 }
	Port: exp<28, 10> : f_x_msb_2_table_V | {5 6 }
	Port: exp<28, 10> : exp_x_msb_1_table_V | {11 12 }
  - Chain level:
	State 1
		p_Result_3 : 1
		overf : 1
		xor_ln222_2 : 1
		xor_ln222_3 : 1
		xor_ln222_4 : 1
		xor_ln222 : 1
		icmp_ln1551 : 1
		icmp_ln1549 : 2
		and_ln300 : 3
		tmp_18 : 1
		zext_ln573 : 2
		f_x_msb_4_h_table_V_addr : 3
		f_x_msb_4_h_V : 4
		f_x_msb_4_l_table_V_addr : 3
		f_x_msb_4_l_V : 4
		zext_ln573_1 : 1
		f_x_msb_3_table_V_addr : 2
		f_x_msb_3_V : 3
		or_ln300 : 1
		or_ln300_1 : 1
		or_ln300_2 : 3
		or_ln300_3 : 3
	State 2
	State 3
		zext_ln1169 : 1
		zext_ln1171 : 1
		r_V_5 : 2
	State 4
	State 5
		trunc_ln : 1
		f_x_msb_2_table_V_addr : 1
		f_x_msb_2_V : 2
	State 6
		zext_ln1245_1 : 1
		add_ln712 : 1
		zext_ln712_1 : 2
		exp_x_msb_3_4_lsb_m_1_V : 3
		p_Result_7 : 1
		zext_ln712_2 : 2
		ret_V_3 : 3
		trunc_ln640_2 : 1
	State 7
		zext_ln1169_1 : 1
		r_V_6 : 2
	State 8
	State 9
	State 10
	State 11
		trunc_ln1245_1 : 1
		zext_ln573_3 : 1
		exp_x_msb_1_table_V_addr : 2
		exp_x_msb_1_V : 3
	State 12
		ret_V_4 : 1
		ret_V : 2
		exp_x_msb_2_3_4_lsb_m_1_V : 3
	State 13
		r_V : 1
	State 14
	State 15
	State 16
	State 17
		trunc_ln712_2 : 1
	State 18
		y_l_V : 1
		y_V : 2
		y_V_2 : 3
		tmp_11 : 4
		overf_1 : 5
		tmp_14 : 4
		icmp_ln533 : 5
		tmp_15 : 4
		icmp_ln533_1 : 5
	State 19
		or_ln533 : 1
		or_ln533_1 : 1
		or_ln533_2 : 1
		overf_2 : 1
		select_ln536 : 1
		ret_ln953 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_449            |    4    |   214   |    91   |
|    mul   |            grp_fu_545            |    8    |   340   |    86   |
|          |            grp_fu_614            |    8    |   340   |    86   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln712_fu_489         |    0    |    0    |    49   |
|          |  exp_x_msb_3_4_lsb_m_1_V_fu_499  |    0    |    0    |    54   |
|    add   |          ret_V_3_fu_522          |    0    |    0    |    15   |
|          |          ret_V_4_fu_583          |    0    |    0    |    56   |
|          |           ret_V_fu_592           |    0    |    0    |    56   |
|          |           y_l_V_fu_646           |    0    |    0    |    57   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln640_fu_635       |    0    |    0    |    46   |
|  select  |           y_V_2_fu_665           |    0    |    0    |    46   |
|          |        select_ln536_fu_765       |    0    |    0    |    27   |
|----------|----------------------------------|---------|---------|---------|
|          |        icmp_ln1551_fu_327        |    0    |    0    |    9    |
|          |        icmp_ln1549_fu_333        |    0    |    0    |    16   |
|   icmp   |          overf_1_fu_683          |    0    |    0    |    8    |
|          |         icmp_ln533_fu_699        |    0    |    0    |    8    |
|          |        icmp_ln533_1_fu_715       |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln300_fu_398         |    0    |    0    |    2    |
|          |         or_ln300_1_fu_404        |    0    |    0    |    2    |
|          |         or_ln300_2_fu_410        |    0    |    0    |    2    |
|          |         or_ln300_3_fu_416        |    0    |    0    |    2    |
|    or    |         or_ln300_4_fu_661        |    0    |    0    |    2    |
|          |          or_ln533_fu_735         |    0    |    0    |    2    |
|          |         or_ln533_1_fu_740        |    0    |    0    |    2    |
|          |         or_ln533_2_fu_746        |    0    |    0    |    2    |
|          |          overf_2_fu_751          |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |           overf_fu_265           |    0    |    0    |    2    |
|          |        xor_ln222_2_fu_279        |    0    |    0    |    2    |
|    xor   |        xor_ln222_3_fu_293        |    0    |    0    |    2    |
|          |        xor_ln222_4_fu_307        |    0    |    0    |    2    |
|          |         xor_ln222_fu_321         |    0    |    0    |    2    |
|          |         xor_ln288_fu_630         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    and   |         and_ln300_fu_339         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|   read   |        x_read_read_fu_156        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         p_Result_2_fu_227        |    0    |    0    |    0    |
|          |         p_Result_s_fu_345        |    0    |    0    |    0    |
|          |           tmp_16_fu_355          |    0    |    0    |    0    |
|          |           tmp_17_fu_365          |    0    |    0    |    0    |
|          |          trunc_ln_fu_455         |    0    |    0    |    0    |
|          |         p_Result_7_fu_505        |    0    |    0    |    0    |
|partselect|       trunc_ln1245_1_fu_557      |    0    |    0    |    0    |
|          | exp_x_msb_2_3_4_lsb_m_1_V_fu_598 |    0    |    0    |    0    |
|          |       trunc_ln712_2_fu_620       |    0    |    0    |    0    |
|          |            y_V_fu_651            |    0    |    0    |    0    |
|          |           tmp_11_fu_673          |    0    |    0    |    0    |
|          |           tmp_14_fu_689          |    0    |    0    |    0    |
|          |           tmp_15_fu_705          |    0    |    0    |    0    |
|          |           tmp_s_fu_756           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        trunc_ln640_fu_237        |    0    |    0    |    0    |
|   trunc  |       trunc_ln640_1_fu_375       |    0    |    0    |    0    |
|          |       trunc_ln640_2_fu_528       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         p_Result_3_fu_241        |    0    |    0    |    0    |
|          |           tmp_18_fu_379          |    0    |    0    |    0    |
|          |         p_Result_5_fu_422        |    0    |    0    |    0    |
|bitconcatenate|         p_Result_6_fu_433        |    0    |    0    |    0    |
|          |           rhs_1_fu_472           |    0    |    0    |    0    |
|          |         p_Result_8_fu_532        |    0    |    0    |    0    |
|          |         p_Result_4_fu_551        |    0    |    0    |    0    |
|          |           rhs_3_fu_575           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_249            |    0    |    0    |    0    |
|          |           tmp_3_fu_257           |    0    |    0    |    0    |
|          |           tmp_4_fu_271           |    0    |    0    |    0    |
| bitselect|           tmp_5_fu_285           |    0    |    0    |    0    |
|          |           tmp_6_fu_299           |    0    |    0    |    0    |
|          |           tmp_7_fu_313           |    0    |    0    |    0    |
|          |       p_Result_s_89_fu_721       |    0    |    0    |    0    |
|          |         p_Result_1_fu_728        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln573_fu_387        |    0    |    0    |    0    |
|          |        zext_ln573_1_fu_393       |    0    |    0    |    0    |
|          |        zext_ln1169_fu_441        |    0    |    0    |    0    |
|          |        zext_ln1171_fu_445        |    0    |    0    |    0    |
|          |        zext_ln573_2_fu_465       |    0    |    0    |    0    |
|          |        zext_ln1245_fu_469        |    0    |    0    |    0    |
|          |       zext_ln1245_1_fu_482       |    0    |    0    |    0    |
|          |         zext_ln712_fu_486        |    0    |    0    |    0    |
|          |        zext_ln712_1_fu_495       |    0    |    0    |    0    |
|   zext   |        zext_ln712_2_fu_515       |    0    |    0    |    0    |
|          |        zext_ln712_4_fu_519       |    0    |    0    |    0    |
|          |       zext_ln1169_1_fu_538       |    0    |    0    |    0    |
|          |       zext_ln1171_1_fu_542       |    0    |    0    |    0    |
|          |        zext_ln573_3_fu_567       |    0    |    0    |    0    |
|          |       zext_ln1245_2_fu_572       |    0    |    0    |    0    |
|          |       zext_ln1245_3_fu_589       |    0    |    0    |    0    |
|          |       zext_ln1169_2_fu_608       |    0    |    0    |    0    |
|          |       zext_ln1171_2_fu_611       |    0    |    0    |    0    |
|          |        zext_ln712_3_fu_643       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    20   |   894   |   752   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|      exp_x_msb_1_V_reg_910      |   50   |
| exp_x_msb_1_table_V_addr_reg_900|    8   |
|exp_x_msb_2_3_4_lsb_m_1_V_reg_905|   50   |
| exp_x_msb_3_4_lsb_m_1_V_reg_867 |   48   |
|  f_x_msb_2_table_V_addr_reg_862 |    8   |
|       f_x_msb_3_V_reg_836       |   32   |
|  f_x_msb_3_table_V_addr_reg_811 |    5   |
|      f_x_msb_4_h_V_reg_826      |    6   |
| f_x_msb_4_h_table_V_addr_reg_801|    3   |
|      f_x_msb_4_l_V_reg_831      |    7   |
| f_x_msb_4_l_table_V_addr_reg_806|    3   |
|       icmp_ln533_1_reg_948      |    1   |
|        icmp_ln533_reg_943       |    1   |
|        or_ln300_1_reg_816       |    1   |
|        or_ln300_3_reg_821       |    1   |
|         overf_1_reg_938         |    1   |
|        p_Result_5_reg_842       |   42   |
|        p_Result_s_reg_779       |    7   |
|         ret_V_3_reg_873         |    9   |
|          tmp_16_reg_784         |    8   |
|          tmp_17_reg_790         |    5   |
|           tmp_reg_773           |    1   |
|      trunc_ln1245_1_reg_895     |   46   |
|      trunc_ln640_1_reg_796      |    2   |
|      trunc_ln640_2_reg_879      |   41   |
|      trunc_ln712_2_reg_926      |   48   |
|         trunc_ln_reg_857        |   31   |
|          y_V_2_reg_931          |   46   |
|      zext_ln1169_1_reg_885      |   98   |
|      zext_ln1169_2_reg_916      |   100  |
|       zext_ln1169_reg_847       |   86   |
|      zext_ln1171_1_reg_890      |   98   |
|      zext_ln1171_2_reg_921      |   100  |
|       zext_ln1171_reg_852       |   86   |
+---------------------------------+--------+
|              Total              |  1079  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_169 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_182 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_195 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_221 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_449    |  p0  |   2  |  44  |   88   ||    9    |
|     grp_fu_449    |  p1  |   2  |  42  |   84   ||    9    |
|     grp_fu_545    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_545    |  p1  |   2  |  48  |   96   ||    9    |
|     grp_fu_614    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_614    |  p1  |   2  |  50  |   100  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   622  ||  5.379  ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |   894  |   752  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   99   |
|  Register |    -   |    -   |  1079  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    5   |  1973  |   851  |
+-----------+--------+--------+--------+--------+
