

================================================================
== Synthesis Summary Report of 'pulse_generator'
================================================================
+ General Information: 
    * Date:           Thu Nov  7 15:23:36 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        pulse_generator-vitis-hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+---------+-----+
    |      Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |         |         |     |
    |      & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |   LUT   | URAM|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+---------+-----+
    |+ pulse_generator  |     -|  6.32|        0|   0.000|         -|        1|     -|        no|     -|   -|  2 (~0%)|  4 (~0%)|    -|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---------+---------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+---------+---------+-----------+----------+
| Port    | Mode    | Direction | Bitwidth |
+---------+---------+-----------+----------+
| input_r | ap_none | in        | 1        |
| pulse   | ap_none | out       | 1        |
+---------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+--------+
| Interface | Type         | Ports  |
+-----------+--------------+--------+
| ap_clk    | clock        | ap_clk |
| ap_rst    | reset        | ap_rst |
| ap_ctrl   | ap_ctrl_none |        |
+-----------+--------------+--------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | in        | bool     |
| pulse    | out       | bool&    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| input    | input_r      | port    |
| pulse    | pulse        | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+------------------------------------------------------+
| Type      | Options                  | Location                                             |
+-----------+--------------------------+------------------------------------------------------+
| interface | ap_none port=input       | src/pulse_generator.cpp:6 in pulse_generator, input  |
| interface | ap_none port=pulse       | src/pulse_generator.cpp:7 in pulse_generator, pulse  |
| interface | ap_ctrl_none port=return | src/pulse_generator.cpp:8 in pulse_generator, return |
+-----------+--------------------------+------------------------------------------------------+


