

================================================================
== Synthesis Summary Report of 'main'
================================================================
+ General Information: 
    * Date:           Mon Aug 12 18:57:17 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        syr2k
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-----------+-------------+-------------+-----+
    |                      Modules                     |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |           |           |             |             |     |
    |                      & Loops                     |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM    |    DSP    |      FF     |     LUT     | URAM|
    +--------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-----------+-------------+-------------+-----+
    |+ main                                            |  Timing|  -1.35|    32709|  1.636e+05|         -|    32710|     -|        no|  124 (44%)|  131 (59%)|  45894 (43%)|  35642 (66%)|    -|
    | + main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2  |  Timing|  -1.17|     2050|  1.025e+04|         -|     2050|     -|        no|          -|          -|     58 (~0%)|    197 (~0%)|    -|
    |  o VITIS_LOOP_31_1_VITIS_LOOP_32_2               |      II|   3.65|     2048|  1.024e+04|         3|        2|  1024|       yes|          -|          -|            -|            -|    -|
    | o VITIS_LOOP_45_3                                |       -|   3.65|    15328|  7.666e+04|       479|        -|    32|        no|          -|          -|            -|            -|    -|
    |  + main_Pipeline_VITIS_LOOP_47_4                 |  Timing|  -1.35|      475|  2.375e+03|         -|      475|     -|        no|          -|          -|  16611 (15%)|   7459 (14%)|    -|
    |   o VITIS_LOOP_47_4                              |      II|   3.65|      473|  2.365e+03|       350|        4|    32|       yes|          -|          -|            -|            -|    -|
    | o VITIS_LOOP_11_1                                |       -|   3.65|    15328|  7.666e+04|       479|        -|    32|        no|          -|          -|            -|            -|    -|
    |  + main_Pipeline_VITIS_LOOP_13_2                 |  Timing|  -1.35|      475|  2.375e+03|         -|      475|     -|        no|          -|          -|  16611 (15%)|   7459 (14%)|    -|
    |   o VITIS_LOOP_13_2                              |      II|   3.65|      473|  2.365e+03|       350|        4|    32|       yes|          -|          -|            -|            -|    -|
    +--------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+-----------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 32       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------+-----+--------+-------------+----------+--------+---------+
| Name                                             | DSP | Pragma | Variable    | Op       | Impl   | Latency |
+--------------------------------------------------+-----+--------+-------------+----------+--------+---------+
| + main                                           | 131 |        |             |          |        |         |
|   add_ln55_fu_196_p2                             |     |        | add_ln55    | add      | fabric | 0       |
|   add_ln45_fu_202_p2                             |     |        | add_ln45    | add      | fabric | 0       |
|   fmul_32ns_32ns_32_8_max_dsp_1_U154             |     |        | A_load_1_14 | ram_1wnr | auto   | 1       |
|   add_ln22_fu_250_p2                             |     |        | add_ln22    | add      | fabric | 0       |
|   fmul_32ns_32ns_32_8_max_dsp_1_U138             |     |        | add_ln11    | add      | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2 | 0   |        |             |          |        |         |
|    add_ln31_fu_170_p2                            |     |        | add_ln31    | add      | fabric | 0       |
|    add_ln31_1_fu_196_p2                          |     |        | add_ln31_1  | add      | fabric | 0       |
|    add_ln33_fu_227_p2                            |     |        | add_ln33    | add      | fabric | 0       |
|    add_ln32_fu_233_p2                            |     |        | add_ln32    | add      | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_47_4                 | 0   |        |             |          |        |         |
|    add_ln47_fu_1538_p2                           |     |        | add_ln47    | add      | fabric | 0       |
|    add_ln48_fu_1561_p2                           |     |        | add_ln48    | add      | fabric | 0       |
|    add_ln53_fu_1747_p2                           |     |        | add_ln53    | add      | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_13_2                 | 0   |        |             |          |        |         |
|    add_ln13_fu_1538_p2                           |     |        | add_ln13    | add      | fabric | 0       |
|    add_ln14_fu_1561_p2                           |     |        | add_ln14    | add      | fabric | 0       |
|    add_ln20_fu_1747_p2                           |     |        | add_ln20    | add      | fabric | 0       |
+--------------------------------------------------+-----+--------+-------------+----------+--------+---------+


================================================================
== Storage Report
================================================================
+---------+---------------+------+------+------+--------+----------+------+---------+------------------+
| Name    | Usage         | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|         |               |      |      |      |        |          |      |         | Banks            |
+---------+---------------+------+------+------+--------+----------+------+---------+------------------+
| + main  |               |      | 124  | 0    |        |          |      |         |                  |
|   C_U   | ram_s2p array |      | 2    |      |        | C        | auto | 1       | 32, 1024, 1      |
|   A_U   | rom_np array  |      | 30   |      |        | A        | auto | 1       | 32, 1024, 1      |
|   B_U   | rom_np array  |      | 30   |      |        | B        | auto | 1       | 32, 1024, 1      |
|   A_s_U | rom_np array  |      | 30   |      |        | A_s      | auto | 1       | 32, 1024, 1      |
|   B_s_U | rom_np array  |      | 30   |      |        | B_s      | auto | 1       | 32, 1024, 1      |
|   C_s_U | ram_s2p array |      | 2    |      |        | C_s      | auto | 1       | 32, 1024, 1      |
+---------+---------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

