// Seed: 159046450
module module_0 (
    input wor id_0,
    output wire id_1,
    input supply0 id_2,
    input wor id_3,
    input wor id_4,
    output wor id_5,
    input tri0 id_6,
    input wand id_7,
    input wor id_8,
    input tri0 id_9,
    input tri0 void id_10
);
  if (1) begin
    begin
      tri0 id_12, id_13;
      begin
        assign id_5 = id_12;
      end
      wand id_14 = 1;
    end
  end else assign id_5 = id_7;
  assign id_5 = 1;
  assign id_1 = id_10;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input uwire id_5,
    input wand id_6,
    output wand id_7,
    input wor id_8,
    input supply0 id_9,
    output wand id_10
);
  assign id_7  = id_3;
  assign id_10 = id_3;
  wor id_12, id_13 = id_13, id_14, id_15, id_16;
  assign id_12 = 1;
  module_0(
      id_6, id_10, id_2, id_5, id_1, id_7, id_8, id_4, id_0, id_3, id_3
  );
endmodule
