INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/bd/led_show_num/ipshared/0cc9/led_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_num
WARNING: [VRFC 10-3380] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/bd/led_show_num/ipshared/0cc9/led_num.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/bd/led_show_num/ip/led_show_num_led_num_0_0/sim/led_show_num_led_num_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_show_num_led_num_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/bd/led_show_num/sim/led_show_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_show_num
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:245]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:248]
WARNING: [VRFC 10-2938] 'PCPlus4M' is already implicitly declared on line 239 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:251]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:294]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:295]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:297]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 294 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 295 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:303]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 297 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:304]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:309]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:310]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
