INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:37:27 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.530ns  (required time - arrival time)
  Source:                 buffer97/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            buffer97/dataReg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.128ns (22.674%)  route 3.847ns (77.326%))
  Logic Levels:           13  (CARRY4=3 LUT3=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2462, unset)         0.508     0.508    buffer97/control/clk
    SLICE_X23Y132        FDRE                                         r  buffer97/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer97/control/fullReg_reg/Q
                         net (fo=71, routed)          0.523     1.247    buffer97/control/fullReg_reg_0
    SLICE_X22Y130        LUT5 (Prop_lut5_I1_O)        0.043     1.290 r  buffer97/control/B_loadAddr[3]_INST_0_i_1/O
                         net (fo=13, routed)          0.396     1.686    buffer220/fifo/D[3]
    SLICE_X22Y127        LUT3 (Prop_lut3_I1_O)        0.043     1.729 r  buffer220/fifo/Memory[0][0]_i_20/O
                         net (fo=2, routed)           0.453     2.181    cmpi12/buffer220_outs[1]
    SLICE_X20Y126        LUT6 (Prop_lut6_I0_O)        0.043     2.224 r  cmpi12/Memory[0][0]_i_17/O
                         net (fo=1, routed)           0.000     2.224    cmpi12/Memory[0][0]_i_17_n_0
    SLICE_X20Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.470 r  cmpi12/Memory_reg[0][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.470    cmpi12/Memory_reg[0][0]_i_8_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.520 r  cmpi12/Memory_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.520    cmpi12/Memory_reg[0][0]_i_4_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.627 r  cmpi12/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=6, routed)           0.521     3.149    buffer229/fifo/result[0]
    SLICE_X37Y126        LUT3 (Prop_lut3_I0_O)        0.122     3.271 r  buffer229/fifo/i__i_4__4/O
                         net (fo=1, routed)           0.138     3.408    buffer229/fifo/i__i_4__4_n_0
    SLICE_X37Y126        LUT6 (Prop_lut6_I3_O)        0.043     3.451 f  buffer229/fifo/i__i_1__4/O
                         net (fo=8, routed)           0.233     3.684    buffer229/fifo/transmitValue_reg_0
    SLICE_X36Y125        LUT6 (Prop_lut6_I1_O)        0.043     3.727 r  buffer229/fifo/transmitValue_i_4__39/O
                         net (fo=3, routed)           0.605     4.332    fork74/control/generateBlocks[0].regblock/Memory[0][7]_i_3_0
    SLICE_X22Y129        LUT6 (Prop_lut6_I3_O)        0.043     4.375 r  fork74/control/generateBlocks[0].regblock/Memory[0][7]_i_9/O
                         net (fo=1, routed)           0.269     4.644    fork74/control/generateBlocks[4].regblock/Full_reg_3
    SLICE_X22Y133        LUT6 (Prop_lut6_I5_O)        0.043     4.687 r  fork74/control/generateBlocks[4].regblock/Memory[0][7]_i_3/O
                         net (fo=5, routed)           0.179     4.866    buffer218/fifo/anyBlockStop
    SLICE_X23Y132        LUT3 (Prop_lut3_I1_O)        0.043     4.909 r  buffer218/fifo/fullReg_i_3__6/O
                         net (fo=6, routed)           0.206     5.115    buffer96/control/fullReg_reg
    SLICE_X22Y132        LUT6 (Prop_lut6_I1_O)        0.043     5.158 r  buffer96/control/dataReg[7]_i_1__1/O
                         net (fo=8, routed)           0.325     5.483    buffer97/E[0]
    SLICE_X23Y131        FDRE                                         r  buffer97/dataReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=2462, unset)         0.483     4.183    buffer97/clk
    SLICE_X23Y131        FDRE                                         r  buffer97/dataReg_reg[4]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X23Y131        FDRE (Setup_fdre_C_CE)      -0.194     3.953    buffer97/dataReg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                 -1.530    




