#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sat Nov 15 23:10:15 2025
# Process ID         : 224731
# Current directory  : /home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado
# Command line       : vivado
# Log file           : /home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/vivado.log
# Journal file       : /home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/vivado.jou
# Running On         : Ubuntu
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : AMD Ryzen 7 5700G with Radeon Graphics
# CPU Frequency      : 3792.878 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 16769 MB
# Swap memory        : 4087 MB
# Total Virtual      : 20856 MB
# Available Virtual  : 17636 MB
#-----------------------------------------------------------
start_gui
open_project /home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/ECEN5713_FinalProject_DonavonFacey/ECEN5713_FinalProject_DonavonFacey.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/ECEN5713_FinalProject_DonavonFacey/ECEN5713_FinalProject_DonavonFacey.srcs/sources_1/bd/BlockDiagram/BlockDiagram.bd}
close_project
open_project /home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.xpr
open_bd_design {/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.srcs/sources_1/bd/kria_starter_kit/kria_starter_kit.bd}
create_bd_port -dir O -type clk PL_CLK
set_property location {1097 334} [get_bd_ports PL_CLK]
connect_bd_net [get_bd_ports PL_CLK] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
startgroup
create_bd_port -dir I -type rst PS_RESET
endgroup
set_property location {-21 373} [get_bd_ports PS_RESET]
connect_bd_net [get_bd_ports PS_RESET] [get_bd_pins rst_ps8_0_99M/aux_reset_in]
save_bd_design
close_bd_design [get_bd_designs kria_starter_kit]
generate_target all [get_files /home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.srcs/sources_1/bd/kria_starter_kit/kria_starter_kit.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.srcs/sources_1/bd/kria_starter_kit/kria_starter_kit.bd]
launch_runs kria_starter_kit_zynq_ultra_ps_e_0_0_synth_1 -jobs 4
wait_on_run kria_starter_kit_zynq_ultra_ps_e_0_0_synth_1
wait_on_run kria_starter_kit_zynq_ultra_ps_e_0_0_synth_1
synth_design -top TopLevelModule -part xck26-sfvc784-2LV-c -lint 
synth_design -top TopLevelModule -part xck26-sfvc784-2LV-c -lint 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
set_property platform.name {KV260_uptime_clock} [current_project]
set_property pfm_name {Xilinx:KV260:KV260_uptime_clock:1.0} [get_files -all {/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.srcs/sources_1/bd/kria_starter_kit/kria_starter_kit.bd}]
set_property platform.uses_pr {true} [current_project]
write_hw_platform -hw -include_bit -force -file /home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/UptimeClock.xsa
