vendor_name = ModelSim
source_file = 1, /home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.47/exercise47.vhd
source_file = 1, /home/roni/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/roni/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/roni/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/roni/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.47/db/exercise47.cbx.xml
design_name = hard_block
design_name = exercise47
instance = comp, \q~output\, q~output, exercise47, 1
instance = comp, \clk~input\, clk~input, exercise47, 1
instance = comp, \d~input\, d~input, exercise47, 1
instance = comp, \q~reg0\, q~reg0, exercise47, 1
