// Seed: 1997733444
module module_0;
  wire id_1;
endmodule
module module_1 ();
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
  assign id_1 = 1'b0 == 1;
  wire id_4;
  module_0();
endmodule
module module_2 (
    output tri0 id_0,
    output uwire id_1,
    input tri id_2
    , id_17,
    input wire id_3,
    input wor id_4,
    output tri0 id_5,
    output wire id_6,
    input wire id_7,
    output tri1 id_8,
    output tri1 id_9,
    input wor id_10,
    input uwire id_11,
    output wand id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply0 id_15
);
  module_0();
  assign id_9 = id_17;
endmodule
