// Seed: 4097291963
module module_0 #(
    parameter id_1 = 32'd86,
    parameter id_2 = 32'd0
);
  generate
    defparam id_1.id_2 = id_2;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  assign id_2 = id_2;
  tri1 id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [7:0] id_5;
  assign id_4 = 1 == id_1;
  uwire id_6 = 1;
  wire  id_7;
  assign id_5[1] = id_4;
  wire id_8;
  wire id_9;
endmodule
module module_2 (
    input supply1 id_0,
    input supply1 id_1,
    output wor id_2,
    input supply1 id_3,
    input wand id_4,
    output logic id_5,
    output wire id_6,
    input wand id_7,
    input wor id_8,
    output tri id_9,
    output tri0 id_10,
    input tri id_11,
    input wand id_12,
    input tri id_13,
    output tri0 id_14
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  tri1 id_16 = id_0 & !id_4;
  always_comb @(1) begin : LABEL_0
    id_5 <= 1;
  end
  wire id_17 = id_8;
  final $display;
endmodule
