strict digraph "compose( ,  )" {
	node [label="\N"];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6b4df23ed0>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6b4df23790>",
		fillcolor=turquoise,
		label="15:BL
q <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6b4df23210>]",
		style=filled,
		typ=Block];
	"15:IF" -> "15:BL"	[cond="['q']",
		label="(q == 12)",
		lineno=15];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6b4df23610>",
		fillcolor=turquoise,
		label="18:BL
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6b4df31150>]",
		style=filled,
		typ=Block];
	"15:IF" -> "18:BL"	[cond="['q']",
		label="!((q == 12))",
		lineno=15];
	"12:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6b4df371d0>",
		fillcolor=springgreen,
		label="12:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:IF" -> "15:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=12];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6b4dfb5690>",
		fillcolor=turquoise,
		label="12:BL
q <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6b4df37090>]",
		style=filled,
		typ=Block];
	"12:IF" -> "12:BL"	[cond="['reset']",
		label=reset,
		lineno=12];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"15:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f6b4dfb5f10>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q']"];
	"Leaf_11:AL" -> "11:AL";
	"18:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"12:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"11:AL" -> "12:IF"	[cond="[]",
		lineno=None];
}
