// Seed: 2111405802
module module_0;
  uwire [1 'b0 : 1] id_1;
  assign id_1 = 1;
  supply0 id_2;
  logic   id_3 = "";
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd21
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  output wire _id_2;
  output supply1 id_1;
  logic id_5[1 'b0 : id_2] = -1'h0;
  assign id_1 = 1'b0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output uwire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1 == -1;
  logic id_5;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = "";
endmodule
