<profile>

<section name = "Vivado HLS Report for 'read_from_ddr_3'" level="0">
<item name = "Date">Wed Aug 14 15:39:39 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">MLP</item>
<item name = "Solution">solution</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.888, 2.70</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">78402, 78402, 78403, 78403, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="read_from_ddr_3_Loop_U0">read_from_ddr_3_Loop, 78402, 78402, 78402, 78402, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 41, 124</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="read_from_ddr_3_Loop_U0">read_from_ddr_3_Loop, 0, 0, 41, 124</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="input_r_dout">in, 8, ap_fifo, input_r, pointer</column>
<column name="input_r_empty_n">in, 1, ap_fifo, input_r, pointer</column>
<column name="input_r_read">out, 1, ap_fifo, input_r, pointer</column>
<column name="buffer_r_address0">out, 17, ap_memory, buffer_r, array</column>
<column name="buffer_r_ce0">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_d0">out, 8, ap_memory, buffer_r, array</column>
<column name="buffer_r_q0">in, 8, ap_memory, buffer_r, array</column>
<column name="buffer_r_we0">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_address1">out, 17, ap_memory, buffer_r, array</column>
<column name="buffer_r_ce1">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_d1">out, 8, ap_memory, buffer_r, array</column>
<column name="buffer_r_q1">in, 8, ap_memory, buffer_r, array</column>
<column name="buffer_r_we1">out, 1, ap_memory, buffer_r, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_from_ddr.3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_from_ddr.3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_from_ddr.3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_from_ddr.3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_from_ddr.3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_from_ddr.3, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_from_ddr.3, return value</column>
</table>
</item>
</section>
</profile>
