// Seed: 3103932565
module module_0;
  wire id_1;
  assign id_2 = id_2;
  assign id_1 = (id_2);
  tri id_3, id_4 = 1;
  assign module_2.type_1 = 0;
endmodule
module module_1 (
    input  wire id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    input  wire id_4,
    input  wor  id_5,
    output wire id_6
);
  assign id_6 = id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    output tri1 id_0,
    output wor  id_1
);
  tri id_3;
  assign id_0 = id_3;
  module_0 modCall_1 ();
endmodule
