<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2A-18C" package="PBGA256" speed="8" partNumber="GW2A-LV18PG256C8/I7"/>
    <FileList>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\BUS.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\Buttom.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\Buttom_OutCtrl.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\Counter.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\Deviceclk.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\LED.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\LED_InCtrl.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\RAM.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\ROM.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\Switch.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\Switch_OutCtrl.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\Timer.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\Tube.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\Tube_InCtrl.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\UART.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\uart_recv.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\uart_rx.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\uart_send.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\bus\uart_tx.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\cpu\ALU.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\cpu\CLINT.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\cpu\CMP.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\cpu\CPU.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\cpu\CSR.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\cpu\Crtl.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\cpu\EX.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\cpu\ID.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\cpu\ID_EX.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\cpu\IF.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\cpu\IF_ID.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\cpu\REG.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\cpu\WB.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\para.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\top.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\utils\Buffer.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\utils\Buffer_Shift.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\utils\PPLreg.v" type="verilog"/>
        <File path="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\src\utils\RAM_Gen.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="global_freq" value="100.000"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU\impl\gwsynthesis\top.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="top_module" value="top"/>
        <Option type="vcc" value="1.0"/>
        <Option type="vccx" value="3.3"/>
        <Option type="verilog_language" value="verilog-2001"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
