# udp_rmii_100MHz

 This project implements 100 MHz Ethernet in Verilog, including ARP and UDP. It supports UDP fragments.
