
STM32F4_DSP_3_effects.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a1c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00050600  08009ba4  08009ba4  00019ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0805a1a4  0805a1a4  000704b0  2**0
                  CONTENTS
  4 .ARM          00000008  0805a1a4  0805a1a4  0006a1a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0805a1ac  0805a1ac  000704b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0805a1ac  0805a1ac  0006a1ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0805a1b0  0805a1b0  0006a1b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000004b0  20000000  0805a1b4  00070000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000704b0  2**0
                  CONTENTS
 10 .bss          00005b54  200004b0  200004b0  000704b0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20006004  20006004  000704b0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000704b0  2**0
                  CONTENTS, READONLY
 13 .comment      000000c2  00000000  00000000  000704e0  2**0
                  CONTENTS, READONLY
 14 .debug_info   000139c1  00000000  00000000  000705a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000335b  00000000  00000000  00083f63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000011b8  00000000  00000000  000872c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000d97  00000000  00000000  00088478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00022b12  00000000  00000000  0008920f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000168b1  00000000  00000000  000abd21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cb6f9  00000000  00000000  000c25d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004cf8  00000000  00000000  0018dccc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000084  00000000  00000000  001929c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200004b0 	.word	0x200004b0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009b8c 	.word	0x08009b8c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200004b4 	.word	0x200004b4
 80001c4:	08009b8c 	.word	0x08009b8c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b970 	b.w	80004c0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	460f      	mov	r7, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4694      	mov	ip, r2
 800020c:	d965      	bls.n	80002da <__udivmoddi4+0xe2>
 800020e:	fab2 f382 	clz	r3, r2
 8000212:	b143      	cbz	r3, 8000226 <__udivmoddi4+0x2e>
 8000214:	fa02 fc03 	lsl.w	ip, r2, r3
 8000218:	f1c3 0220 	rsb	r2, r3, #32
 800021c:	409f      	lsls	r7, r3
 800021e:	fa20 f202 	lsr.w	r2, r0, r2
 8000222:	4317      	orrs	r7, r2
 8000224:	409c      	lsls	r4, r3
 8000226:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800022a:	fa1f f58c 	uxth.w	r5, ip
 800022e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000232:	0c22      	lsrs	r2, r4, #16
 8000234:	fb0e 7711 	mls	r7, lr, r1, r7
 8000238:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800023c:	fb01 f005 	mul.w	r0, r1, r5
 8000240:	4290      	cmp	r0, r2
 8000242:	d90a      	bls.n	800025a <__udivmoddi4+0x62>
 8000244:	eb1c 0202 	adds.w	r2, ip, r2
 8000248:	f101 37ff 	add.w	r7, r1, #4294967295
 800024c:	f080 811c 	bcs.w	8000488 <__udivmoddi4+0x290>
 8000250:	4290      	cmp	r0, r2
 8000252:	f240 8119 	bls.w	8000488 <__udivmoddi4+0x290>
 8000256:	3902      	subs	r1, #2
 8000258:	4462      	add	r2, ip
 800025a:	1a12      	subs	r2, r2, r0
 800025c:	b2a4      	uxth	r4, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026a:	fb00 f505 	mul.w	r5, r0, r5
 800026e:	42a5      	cmp	r5, r4
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x90>
 8000272:	eb1c 0404 	adds.w	r4, ip, r4
 8000276:	f100 32ff 	add.w	r2, r0, #4294967295
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x294>
 800027e:	42a5      	cmp	r5, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x294>
 8000284:	4464      	add	r4, ip
 8000286:	3802      	subs	r0, #2
 8000288:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028c:	1b64      	subs	r4, r4, r5
 800028e:	2100      	movs	r1, #0
 8000290:	b11e      	cbz	r6, 800029a <__udivmoddi4+0xa2>
 8000292:	40dc      	lsrs	r4, r3
 8000294:	2300      	movs	r3, #0
 8000296:	e9c6 4300 	strd	r4, r3, [r6]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d908      	bls.n	80002b4 <__udivmoddi4+0xbc>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80ed 	beq.w	8000482 <__udivmoddi4+0x28a>
 80002a8:	2100      	movs	r1, #0
 80002aa:	e9c6 0500 	strd	r0, r5, [r6]
 80002ae:	4608      	mov	r0, r1
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	fab3 f183 	clz	r1, r3
 80002b8:	2900      	cmp	r1, #0
 80002ba:	d149      	bne.n	8000350 <__udivmoddi4+0x158>
 80002bc:	42ab      	cmp	r3, r5
 80002be:	d302      	bcc.n	80002c6 <__udivmoddi4+0xce>
 80002c0:	4282      	cmp	r2, r0
 80002c2:	f200 80f8 	bhi.w	80004b6 <__udivmoddi4+0x2be>
 80002c6:	1a84      	subs	r4, r0, r2
 80002c8:	eb65 0203 	sbc.w	r2, r5, r3
 80002cc:	2001      	movs	r0, #1
 80002ce:	4617      	mov	r7, r2
 80002d0:	2e00      	cmp	r6, #0
 80002d2:	d0e2      	beq.n	800029a <__udivmoddi4+0xa2>
 80002d4:	e9c6 4700 	strd	r4, r7, [r6]
 80002d8:	e7df      	b.n	800029a <__udivmoddi4+0xa2>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xe6>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x210>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ee:	fa1f fe8c 	uxth.w	lr, ip
 80002f2:	2101      	movs	r1, #1
 80002f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80002f8:	fb07 2015 	mls	r0, r7, r5, r2
 80002fc:	0c22      	lsrs	r2, r4, #16
 80002fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000302:	fb0e f005 	mul.w	r0, lr, r5
 8000306:	4290      	cmp	r0, r2
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x124>
 800030a:	eb1c 0202 	adds.w	r2, ip, r2
 800030e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4290      	cmp	r0, r2
 8000316:	f200 80cb 	bhi.w	80004b0 <__udivmoddi4+0x2b8>
 800031a:	4645      	mov	r5, r8
 800031c:	1a12      	subs	r2, r2, r0
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb2 f0f7 	udiv	r0, r2, r7
 8000324:	fb07 2210 	mls	r2, r7, r0, r2
 8000328:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800032c:	fb0e fe00 	mul.w	lr, lr, r0
 8000330:	45a6      	cmp	lr, r4
 8000332:	d908      	bls.n	8000346 <__udivmoddi4+0x14e>
 8000334:	eb1c 0404 	adds.w	r4, ip, r4
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295
 800033c:	d202      	bcs.n	8000344 <__udivmoddi4+0x14c>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f200 80bb 	bhi.w	80004ba <__udivmoddi4+0x2c2>
 8000344:	4610      	mov	r0, r2
 8000346:	eba4 040e 	sub.w	r4, r4, lr
 800034a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800034e:	e79f      	b.n	8000290 <__udivmoddi4+0x98>
 8000350:	f1c1 0720 	rsb	r7, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 fc07 	lsr.w	ip, r2, r7
 800035a:	ea4c 0c03 	orr.w	ip, ip, r3
 800035e:	fa05 f401 	lsl.w	r4, r5, r1
 8000362:	fa20 f307 	lsr.w	r3, r0, r7
 8000366:	40fd      	lsrs	r5, r7
 8000368:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000372:	fa1f fe8c 	uxth.w	lr, ip
 8000376:	fb09 5518 	mls	r5, r9, r8, r5
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000380:	fb08 f50e 	mul.w	r5, r8, lr
 8000384:	42a5      	cmp	r5, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	fa00 f001 	lsl.w	r0, r0, r1
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1c 0404 	adds.w	r4, ip, r4
 8000394:	f108 3aff 	add.w	sl, r8, #4294967295
 8000398:	f080 8088 	bcs.w	80004ac <__udivmoddi4+0x2b4>
 800039c:	42a5      	cmp	r5, r4
 800039e:	f240 8085 	bls.w	80004ac <__udivmoddi4+0x2b4>
 80003a2:	f1a8 0802 	sub.w	r8, r8, #2
 80003a6:	4464      	add	r4, ip
 80003a8:	1b64      	subs	r4, r4, r5
 80003aa:	b29d      	uxth	r5, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003bc:	45a6      	cmp	lr, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1c 0404 	adds.w	r4, ip, r4
 80003c4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003c8:	d26c      	bcs.n	80004a4 <__udivmoddi4+0x2ac>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	d96a      	bls.n	80004a4 <__udivmoddi4+0x2ac>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	4464      	add	r4, ip
 80003d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003d6:	fba3 9502 	umull	r9, r5, r3, r2
 80003da:	eba4 040e 	sub.w	r4, r4, lr
 80003de:	42ac      	cmp	r4, r5
 80003e0:	46c8      	mov	r8, r9
 80003e2:	46ae      	mov	lr, r5
 80003e4:	d356      	bcc.n	8000494 <__udivmoddi4+0x29c>
 80003e6:	d053      	beq.n	8000490 <__udivmoddi4+0x298>
 80003e8:	b156      	cbz	r6, 8000400 <__udivmoddi4+0x208>
 80003ea:	ebb0 0208 	subs.w	r2, r0, r8
 80003ee:	eb64 040e 	sbc.w	r4, r4, lr
 80003f2:	fa04 f707 	lsl.w	r7, r4, r7
 80003f6:	40ca      	lsrs	r2, r1
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	4317      	orrs	r7, r2
 80003fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000400:	4618      	mov	r0, r3
 8000402:	2100      	movs	r1, #0
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	f1c3 0120 	rsb	r1, r3, #32
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	fa20 f201 	lsr.w	r2, r0, r1
 8000414:	fa25 f101 	lsr.w	r1, r5, r1
 8000418:	409d      	lsls	r5, r3
 800041a:	432a      	orrs	r2, r5
 800041c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000420:	fa1f fe8c 	uxth.w	lr, ip
 8000424:	fbb1 f0f7 	udiv	r0, r1, r7
 8000428:	fb07 1510 	mls	r5, r7, r0, r1
 800042c:	0c11      	lsrs	r1, r2, #16
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	fb00 f50e 	mul.w	r5, r0, lr
 8000436:	428d      	cmp	r5, r1
 8000438:	fa04 f403 	lsl.w	r4, r4, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x258>
 800043e:	eb1c 0101 	adds.w	r1, ip, r1
 8000442:	f100 38ff 	add.w	r8, r0, #4294967295
 8000446:	d22f      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 8000448:	428d      	cmp	r5, r1
 800044a:	d92d      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800044c:	3802      	subs	r0, #2
 800044e:	4461      	add	r1, ip
 8000450:	1b49      	subs	r1, r1, r5
 8000452:	b292      	uxth	r2, r2
 8000454:	fbb1 f5f7 	udiv	r5, r1, r7
 8000458:	fb07 1115 	mls	r1, r7, r5, r1
 800045c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000460:	fb05 f10e 	mul.w	r1, r5, lr
 8000464:	4291      	cmp	r1, r2
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x282>
 8000468:	eb1c 0202 	adds.w	r2, ip, r2
 800046c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000470:	d216      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 8000472:	4291      	cmp	r1, r2
 8000474:	d914      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000476:	3d02      	subs	r5, #2
 8000478:	4462      	add	r2, ip
 800047a:	1a52      	subs	r2, r2, r1
 800047c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000480:	e738      	b.n	80002f4 <__udivmoddi4+0xfc>
 8000482:	4631      	mov	r1, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xa2>
 8000488:	4639      	mov	r1, r7
 800048a:	e6e6      	b.n	800025a <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x90>
 8000490:	4548      	cmp	r0, r9
 8000492:	d2a9      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000494:	ebb9 0802 	subs.w	r8, r9, r2
 8000498:	eb65 0e0c 	sbc.w	lr, r5, ip
 800049c:	3b01      	subs	r3, #1
 800049e:	e7a3      	b.n	80003e8 <__udivmoddi4+0x1f0>
 80004a0:	4645      	mov	r5, r8
 80004a2:	e7ea      	b.n	800047a <__udivmoddi4+0x282>
 80004a4:	462b      	mov	r3, r5
 80004a6:	e794      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a8:	4640      	mov	r0, r8
 80004aa:	e7d1      	b.n	8000450 <__udivmoddi4+0x258>
 80004ac:	46d0      	mov	r8, sl
 80004ae:	e77b      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004b0:	3d02      	subs	r5, #2
 80004b2:	4462      	add	r2, ip
 80004b4:	e732      	b.n	800031c <__udivmoddi4+0x124>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e70a      	b.n	80002d0 <__udivmoddi4+0xd8>
 80004ba:	4464      	add	r4, ip
 80004bc:	3802      	subs	r0, #2
 80004be:	e742      	b.n	8000346 <__udivmoddi4+0x14e>

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <Echo>:
	}


	//Echo
	int16_t Echo(int16_t InSample)
	{
 80004c4:	b480      	push	{r7}
 80004c6:	b085      	sub	sp, #20
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	4603      	mov	r3, r0
 80004cc:	80fb      	strh	r3, [r7, #6]
		float_t OutSample = 0;
 80004ce:	f04f 0300 	mov.w	r3, #0
 80004d2:	60fb      	str	r3, [r7, #12]

		OutSample = echo_buffer[echo_ptr];
 80004d4:	4b1c      	ldr	r3, [pc, #112]	; (8000548 <Echo+0x84>)
 80004d6:	881b      	ldrh	r3, [r3, #0]
 80004d8:	4a1c      	ldr	r2, [pc, #112]	; (800054c <Echo+0x88>)
 80004da:	009b      	lsls	r3, r3, #2
 80004dc:	4413      	add	r3, r2
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	60fb      	str	r3, [r7, #12]

		echo_buffer[echo_ptr] = (float_t)InSample + OutSample * ECHO_GAIN;
 80004e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80004e6:	ee07 3a90 	vmov	s15, r3
 80004ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80004ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80004f2:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80004f6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80004fa:	4b13      	ldr	r3, [pc, #76]	; (8000548 <Echo+0x84>)
 80004fc:	881b      	ldrh	r3, [r3, #0]
 80004fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000502:	4a12      	ldr	r2, [pc, #72]	; (800054c <Echo+0x88>)
 8000504:	009b      	lsls	r3, r3, #2
 8000506:	4413      	add	r3, r2
 8000508:	edc3 7a00 	vstr	s15, [r3]
		echo_ptr = (echo_ptr + 1) % ECHO_BUFF_SIZE;
 800050c:	4b0e      	ldr	r3, [pc, #56]	; (8000548 <Echo+0x84>)
 800050e:	881b      	ldrh	r3, [r3, #0]
 8000510:	3301      	adds	r3, #1
 8000512:	4a0f      	ldr	r2, [pc, #60]	; (8000550 <Echo+0x8c>)
 8000514:	fb82 1203 	smull	r1, r2, r2, r3
 8000518:	12d1      	asrs	r1, r2, #11
 800051a:	17da      	asrs	r2, r3, #31
 800051c:	1a8a      	subs	r2, r1, r2
 800051e:	f241 3188 	movw	r1, #5000	; 0x1388
 8000522:	fb01 f202 	mul.w	r2, r1, r2
 8000526:	1a9a      	subs	r2, r3, r2
 8000528:	b292      	uxth	r2, r2
 800052a:	4b07      	ldr	r3, [pc, #28]	; (8000548 <Echo+0x84>)
 800052c:	801a      	strh	r2, [r3, #0]

		return (int16_t)OutSample;
 800052e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000532:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000536:	ee17 3a90 	vmov	r3, s15
 800053a:	b21b      	sxth	r3, r3
	}
 800053c:	4618      	mov	r0, r3
 800053e:	3714      	adds	r7, #20
 8000540:	46bd      	mov	sp, r7
 8000542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000546:	4770      	bx	lr
 8000548:	20005d70 	.word	0x20005d70
 800054c:	20000f50 	.word	0x20000f50
 8000550:	68db8bad 	.word	0x68db8bad

08000554 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
		//Coeffs for the LP filter
		lp_b0 = b[0][0];
 800055a:	4b3f      	ldr	r3, [pc, #252]	; (8000658 <main+0x104>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	4a3f      	ldr	r2, [pc, #252]	; (800065c <main+0x108>)
 8000560:	6013      	str	r3, [r2, #0]
		lp_b1 = b[0][1];
 8000562:	4b3d      	ldr	r3, [pc, #244]	; (8000658 <main+0x104>)
 8000564:	685b      	ldr	r3, [r3, #4]
 8000566:	4a3e      	ldr	r2, [pc, #248]	; (8000660 <main+0x10c>)
 8000568:	6013      	str	r3, [r2, #0]
		lp_b2 = b[0][2];
 800056a:	4b3b      	ldr	r3, [pc, #236]	; (8000658 <main+0x104>)
 800056c:	689b      	ldr	r3, [r3, #8]
 800056e:	4a3d      	ldr	r2, [pc, #244]	; (8000664 <main+0x110>)
 8000570:	6013      	str	r3, [r2, #0]
		lp_a1 = a[0][1];
 8000572:	4b3d      	ldr	r3, [pc, #244]	; (8000668 <main+0x114>)
 8000574:	685b      	ldr	r3, [r3, #4]
 8000576:	4a3d      	ldr	r2, [pc, #244]	; (800066c <main+0x118>)
 8000578:	6013      	str	r3, [r2, #0]
		lp_a2 = a[0][2];
 800057a:	4b3b      	ldr	r3, [pc, #236]	; (8000668 <main+0x114>)
 800057c:	689b      	ldr	r3, [r3, #8]
 800057e:	4a3c      	ldr	r2, [pc, #240]	; (8000670 <main+0x11c>)
 8000580:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000582:	f001 fd0d 	bl	8001fa0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000586:	f000 f881 	bl	800068c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058a:	f000 f9e7 	bl	800095c <MX_GPIO_Init>
  MX_DMA_Init();
 800058e:	f000 f9c5 	bl	800091c <MX_DMA_Init>
  MX_I2C1_Init();
 8000592:	f000 f901 	bl	8000798 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000596:	f000 f92d 	bl	80007f4 <MX_I2S3_Init>
  MX_SPI1_Init();
 800059a:	f000 f95b 	bl	8000854 <MX_SPI1_Init>
  MX_USB_OTG_FS_PCD_Init();
 800059e:	f000 f98f 	bl	80008c0 <MX_USB_OTG_FS_PCD_Init>
  MX_CRC_Init();
 80005a2:	f000 f8dd 	bl	8000760 <MX_CRC_Init>
  MX_PDM2PCM_Init();
 80005a6:	f006 ffa5 	bl	80074f4 <MX_PDM2PCM_Init>
  /* USER CODE BEGIN 2 */

  	  	  /*** Input_Signal masyvo pradinis pildymas ***/
    	  for(int i = 0; i < BUFF_SIZE; i++)
 80005aa:	2300      	movs	r3, #0
 80005ac:	607b      	str	r3, [r7, #4]
 80005ae:	e019      	b.n	80005e4 <main+0x90>
    	  {
    		  Input_Signal[i] = audio_data[audio_ptr];
 80005b0:	4b30      	ldr	r3, [pc, #192]	; (8000674 <main+0x120>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	4a30      	ldr	r2, [pc, #192]	; (8000678 <main+0x124>)
 80005b6:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 80005ba:	4a30      	ldr	r2, [pc, #192]	; (800067c <main+0x128>)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

    		  audio_ptr++;
 80005c2:	4b2c      	ldr	r3, [pc, #176]	; (8000674 <main+0x120>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	3301      	adds	r3, #1
 80005c8:	4a2a      	ldr	r2, [pc, #168]	; (8000674 <main+0x120>)
 80005ca:	6013      	str	r3, [r2, #0]
    		  if(audio_ptr == audio_data_size) audio_ptr = 0;
 80005cc:	4b29      	ldr	r3, [pc, #164]	; (8000674 <main+0x120>)
 80005ce:	681a      	ldr	r2, [r3, #0]
 80005d0:	4b2b      	ldr	r3, [pc, #172]	; (8000680 <main+0x12c>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	429a      	cmp	r2, r3
 80005d6:	d102      	bne.n	80005de <main+0x8a>
 80005d8:	4b26      	ldr	r3, [pc, #152]	; (8000674 <main+0x120>)
 80005da:	2200      	movs	r2, #0
 80005dc:	601a      	str	r2, [r3, #0]
    	  for(int i = 0; i < BUFF_SIZE; i++)
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	3301      	adds	r3, #1
 80005e2:	607b      	str	r3, [r7, #4]
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	2b7f      	cmp	r3, #127	; 0x7f
 80005e8:	dde2      	ble.n	80005b0 <main+0x5c>
    	  }


    	  /*** Initialize the Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) ***/
    	  if(BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_AUTO, 60, SAMPLING_FREQ) != AUDIO_OK)
 80005ea:	f64a 4244 	movw	r2, #44100	; 0xac44
 80005ee:	213c      	movs	r1, #60	; 0x3c
 80005f0:	2004      	movs	r0, #4
 80005f2:	f001 fa9b 	bl	8001b2c <BSP_AUDIO_OUT_Init>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d001      	beq.n	8000600 <main+0xac>
    	  {
    		  Error_Handler();
 80005fc:	f000 fb84 	bl	8000d08 <Error_Handler>
    	  }


    	  /*** Fill Output Buffer ***/
    	  for(int i = 0; i < BUFF_SIZE; i++)
 8000600:	2300      	movs	r3, #0
 8000602:	603b      	str	r3, [r7, #0]
 8000604:	e015      	b.n	8000632 <main+0xde>
    	  {
    		  OutputBuffer[i<<1] = (int16_t)Input_Signal[i];
 8000606:	683b      	ldr	r3, [r7, #0]
 8000608:	005b      	lsls	r3, r3, #1
 800060a:	491c      	ldr	r1, [pc, #112]	; (800067c <main+0x128>)
 800060c:	683a      	ldr	r2, [r7, #0]
 800060e:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000612:	4a1c      	ldr	r2, [pc, #112]	; (8000684 <main+0x130>)
 8000614:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    	      OutputBuffer[(i<<1)+1] = (int16_t)Input_Signal[i];	//Mono Audio
 8000618:	683b      	ldr	r3, [r7, #0]
 800061a:	005b      	lsls	r3, r3, #1
 800061c:	3301      	adds	r3, #1
 800061e:	4917      	ldr	r1, [pc, #92]	; (800067c <main+0x128>)
 8000620:	683a      	ldr	r2, [r7, #0]
 8000622:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000626:	4a17      	ldr	r2, [pc, #92]	; (8000684 <main+0x130>)
 8000628:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    	  for(int i = 0; i < BUFF_SIZE; i++)
 800062c:	683b      	ldr	r3, [r7, #0]
 800062e:	3301      	adds	r3, #1
 8000630:	603b      	str	r3, [r7, #0]
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	2b7f      	cmp	r3, #127	; 0x7f
 8000636:	dde6      	ble.n	8000606 <main+0xb2>
    	  }


    	  /*** Start Audio play ***/
    	  BSP_AUDIO_OUT_Play((uint16_t*)&OutputBuffer[0], BUFF_SIZE*2);
 8000638:	f44f 7180 	mov.w	r1, #256	; 0x100
 800063c:	4811      	ldr	r0, [pc, #68]	; (8000684 <main+0x130>)
 800063e:	f001 fac3 	bl	8001bc8 <BSP_AUDIO_OUT_Play>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000642:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000646:	4810      	ldr	r0, [pc, #64]	; (8000688 <main+0x134>)
 8000648:	f002 fced 	bl	8003026 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 800064c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000650:	f001 fd18 	bl	8002084 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000654:	e7f5      	b.n	8000642 <main+0xee>
 8000656:	bf00      	nop
 8000658:	20000404 	.word	0x20000404
 800065c:	20000f3c 	.word	0x20000f3c
 8000660:	20000f40 	.word	0x20000f40
 8000664:	20000f44 	.word	0x20000f44
 8000668:	20000410 	.word	0x20000410
 800066c:	20000f48 	.word	0x20000f48
 8000670:	20000f4c 	.word	0x20000f4c
 8000674:	20000f38 	.word	0x20000f38
 8000678:	08009bdc 	.word	0x08009bdc
 800067c:	20000b38 	.word	0x20000b38
 8000680:	20000400 	.word	0x20000400
 8000684:	20000d38 	.word	0x20000d38
 8000688:	40020c00 	.word	0x40020c00

0800068c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b094      	sub	sp, #80	; 0x50
 8000690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000692:	f107 0320 	add.w	r3, r7, #32
 8000696:	2230      	movs	r2, #48	; 0x30
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f008 fe5e 	bl	800935c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a0:	f107 030c 	add.w	r3, r7, #12
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	609a      	str	r2, [r3, #8]
 80006ac:	60da      	str	r2, [r3, #12]
 80006ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b0:	2300      	movs	r3, #0
 80006b2:	60bb      	str	r3, [r7, #8]
 80006b4:	4b28      	ldr	r3, [pc, #160]	; (8000758 <SystemClock_Config+0xcc>)
 80006b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b8:	4a27      	ldr	r2, [pc, #156]	; (8000758 <SystemClock_Config+0xcc>)
 80006ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006be:	6413      	str	r3, [r2, #64]	; 0x40
 80006c0:	4b25      	ldr	r3, [pc, #148]	; (8000758 <SystemClock_Config+0xcc>)
 80006c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006c8:	60bb      	str	r3, [r7, #8]
 80006ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006cc:	2300      	movs	r3, #0
 80006ce:	607b      	str	r3, [r7, #4]
 80006d0:	4b22      	ldr	r3, [pc, #136]	; (800075c <SystemClock_Config+0xd0>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a21      	ldr	r2, [pc, #132]	; (800075c <SystemClock_Config+0xd0>)
 80006d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006da:	6013      	str	r3, [r2, #0]
 80006dc:	4b1f      	ldr	r3, [pc, #124]	; (800075c <SystemClock_Config+0xd0>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006e4:	607b      	str	r3, [r7, #4]
 80006e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006e8:	2301      	movs	r3, #1
 80006ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006f0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f2:	2302      	movs	r3, #2
 80006f4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006f6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006fc:	2308      	movs	r3, #8
 80006fe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000700:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000704:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000706:	2302      	movs	r3, #2
 8000708:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800070a:	2307      	movs	r3, #7
 800070c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800070e:	f107 0320 	add.w	r3, r7, #32
 8000712:	4618      	mov	r0, r3
 8000714:	f005 fa56 	bl	8005bc4 <HAL_RCC_OscConfig>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800071e:	f000 faf3 	bl	8000d08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000722:	230f      	movs	r3, #15
 8000724:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000726:	2302      	movs	r3, #2
 8000728:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072a:	2300      	movs	r3, #0
 800072c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800072e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000732:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000734:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000738:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800073a:	f107 030c 	add.w	r3, r7, #12
 800073e:	2105      	movs	r1, #5
 8000740:	4618      	mov	r0, r3
 8000742:	f005 fcb7 	bl	80060b4 <HAL_RCC_ClockConfig>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800074c:	f000 fadc 	bl	8000d08 <Error_Handler>
  }
}
 8000750:	bf00      	nop
 8000752:	3750      	adds	r7, #80	; 0x50
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	40023800 	.word	0x40023800
 800075c:	40007000 	.word	0x40007000

08000760 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000764:	4b0a      	ldr	r3, [pc, #40]	; (8000790 <MX_CRC_Init+0x30>)
 8000766:	4a0b      	ldr	r2, [pc, #44]	; (8000794 <MX_CRC_Init+0x34>)
 8000768:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800076a:	4809      	ldr	r0, [pc, #36]	; (8000790 <MX_CRC_Init+0x30>)
 800076c:	f001 fdbf 	bl	80022ee <HAL_CRC_Init>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000776:	f000 fac7 	bl	8000d08 <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 800077a:	4b05      	ldr	r3, [pc, #20]	; (8000790 <MX_CRC_Init+0x30>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	689a      	ldr	r2, [r3, #8]
 8000780:	4b03      	ldr	r3, [pc, #12]	; (8000790 <MX_CRC_Init+0x30>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	f042 0201 	orr.w	r2, r2, #1
 8000788:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800078a:	bf00      	nop
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	200004d0 	.word	0x200004d0
 8000794:	40023000 	.word	0x40023000

08000798 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800079c:	4b12      	ldr	r3, [pc, #72]	; (80007e8 <MX_I2C1_Init+0x50>)
 800079e:	4a13      	ldr	r2, [pc, #76]	; (80007ec <MX_I2C1_Init+0x54>)
 80007a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007a2:	4b11      	ldr	r3, [pc, #68]	; (80007e8 <MX_I2C1_Init+0x50>)
 80007a4:	4a12      	ldr	r2, [pc, #72]	; (80007f0 <MX_I2C1_Init+0x58>)
 80007a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007a8:	4b0f      	ldr	r3, [pc, #60]	; (80007e8 <MX_I2C1_Init+0x50>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007ae:	4b0e      	ldr	r3, [pc, #56]	; (80007e8 <MX_I2C1_Init+0x50>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007b4:	4b0c      	ldr	r3, [pc, #48]	; (80007e8 <MX_I2C1_Init+0x50>)
 80007b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007ba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007bc:	4b0a      	ldr	r3, [pc, #40]	; (80007e8 <MX_I2C1_Init+0x50>)
 80007be:	2200      	movs	r2, #0
 80007c0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007c2:	4b09      	ldr	r3, [pc, #36]	; (80007e8 <MX_I2C1_Init+0x50>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007c8:	4b07      	ldr	r3, [pc, #28]	; (80007e8 <MX_I2C1_Init+0x50>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007ce:	4b06      	ldr	r3, [pc, #24]	; (80007e8 <MX_I2C1_Init+0x50>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007d4:	4804      	ldr	r0, [pc, #16]	; (80007e8 <MX_I2C1_Init+0x50>)
 80007d6:	f002 fc41 	bl	800305c <HAL_I2C_Init>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007e0:	f000 fa92 	bl	8000d08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007e4:	bf00      	nop
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	200004d8 	.word	0x200004d8
 80007ec:	40005400 	.word	0x40005400
 80007f0:	000186a0 	.word	0x000186a0

080007f4 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80007f8:	4b13      	ldr	r3, [pc, #76]	; (8000848 <MX_I2S3_Init+0x54>)
 80007fa:	4a14      	ldr	r2, [pc, #80]	; (800084c <MX_I2S3_Init+0x58>)
 80007fc:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80007fe:	4b12      	ldr	r3, [pc, #72]	; (8000848 <MX_I2S3_Init+0x54>)
 8000800:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000804:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000806:	4b10      	ldr	r3, [pc, #64]	; (8000848 <MX_I2S3_Init+0x54>)
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800080c:	4b0e      	ldr	r3, [pc, #56]	; (8000848 <MX_I2S3_Init+0x54>)
 800080e:	2200      	movs	r2, #0
 8000810:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000812:	4b0d      	ldr	r3, [pc, #52]	; (8000848 <MX_I2S3_Init+0x54>)
 8000814:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000818:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800081a:	4b0b      	ldr	r3, [pc, #44]	; (8000848 <MX_I2S3_Init+0x54>)
 800081c:	4a0c      	ldr	r2, [pc, #48]	; (8000850 <MX_I2S3_Init+0x5c>)
 800081e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000820:	4b09      	ldr	r3, [pc, #36]	; (8000848 <MX_I2S3_Init+0x54>)
 8000822:	2200      	movs	r2, #0
 8000824:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000826:	4b08      	ldr	r3, [pc, #32]	; (8000848 <MX_I2S3_Init+0x54>)
 8000828:	2200      	movs	r2, #0
 800082a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800082c:	4b06      	ldr	r3, [pc, #24]	; (8000848 <MX_I2S3_Init+0x54>)
 800082e:	2200      	movs	r2, #0
 8000830:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000832:	4805      	ldr	r0, [pc, #20]	; (8000848 <MX_I2S3_Init+0x54>)
 8000834:	f003 fc10 	bl	8004058 <HAL_I2S_Init>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800083e:	f000 fa63 	bl	8000d08 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000842:	bf00      	nop
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	2000052c 	.word	0x2000052c
 800084c:	40003c00 	.word	0x40003c00
 8000850:	00017700 	.word	0x00017700

08000854 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000858:	4b17      	ldr	r3, [pc, #92]	; (80008b8 <MX_SPI1_Init+0x64>)
 800085a:	4a18      	ldr	r2, [pc, #96]	; (80008bc <MX_SPI1_Init+0x68>)
 800085c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800085e:	4b16      	ldr	r3, [pc, #88]	; (80008b8 <MX_SPI1_Init+0x64>)
 8000860:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000864:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000866:	4b14      	ldr	r3, [pc, #80]	; (80008b8 <MX_SPI1_Init+0x64>)
 8000868:	2200      	movs	r2, #0
 800086a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800086c:	4b12      	ldr	r3, [pc, #72]	; (80008b8 <MX_SPI1_Init+0x64>)
 800086e:	2200      	movs	r2, #0
 8000870:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000872:	4b11      	ldr	r3, [pc, #68]	; (80008b8 <MX_SPI1_Init+0x64>)
 8000874:	2200      	movs	r2, #0
 8000876:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000878:	4b0f      	ldr	r3, [pc, #60]	; (80008b8 <MX_SPI1_Init+0x64>)
 800087a:	2200      	movs	r2, #0
 800087c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800087e:	4b0e      	ldr	r3, [pc, #56]	; (80008b8 <MX_SPI1_Init+0x64>)
 8000880:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000884:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000886:	4b0c      	ldr	r3, [pc, #48]	; (80008b8 <MX_SPI1_Init+0x64>)
 8000888:	2200      	movs	r2, #0
 800088a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800088c:	4b0a      	ldr	r3, [pc, #40]	; (80008b8 <MX_SPI1_Init+0x64>)
 800088e:	2200      	movs	r2, #0
 8000890:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000892:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <MX_SPI1_Init+0x64>)
 8000894:	2200      	movs	r2, #0
 8000896:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000898:	4b07      	ldr	r3, [pc, #28]	; (80008b8 <MX_SPI1_Init+0x64>)
 800089a:	2200      	movs	r2, #0
 800089c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800089e:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <MX_SPI1_Init+0x64>)
 80008a0:	220a      	movs	r2, #10
 80008a2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008a4:	4804      	ldr	r0, [pc, #16]	; (80008b8 <MX_SPI1_Init+0x64>)
 80008a6:	f005 ff7d 	bl	80067a4 <HAL_SPI_Init>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80008b0:	f000 fa2a 	bl	8000d08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008b4:	bf00      	nop
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	200005d4 	.word	0x200005d4
 80008bc:	40013000 	.word	0x40013000

080008c0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80008c4:	4b14      	ldr	r3, [pc, #80]	; (8000918 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008c6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80008ca:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80008cc:	4b12      	ldr	r3, [pc, #72]	; (8000918 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008ce:	2204      	movs	r2, #4
 80008d0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80008d2:	4b11      	ldr	r3, [pc, #68]	; (8000918 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008d4:	2202      	movs	r2, #2
 80008d6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80008d8:	4b0f      	ldr	r3, [pc, #60]	; (8000918 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008da:	2200      	movs	r2, #0
 80008dc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80008de:	4b0e      	ldr	r3, [pc, #56]	; (8000918 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008e0:	2202      	movs	r2, #2
 80008e2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80008e4:	4b0c      	ldr	r3, [pc, #48]	; (8000918 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80008ea:	4b0b      	ldr	r3, [pc, #44]	; (8000918 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80008f0:	4b09      	ldr	r3, [pc, #36]	; (8000918 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80008f6:	4b08      	ldr	r3, [pc, #32]	; (8000918 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008f8:	2201      	movs	r2, #1
 80008fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80008fc:	4b06      	ldr	r3, [pc, #24]	; (8000918 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008fe:	2200      	movs	r2, #0
 8000900:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000902:	4805      	ldr	r0, [pc, #20]	; (8000918 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000904:	f004 f934 	bl	8004b70 <HAL_PCD_Init>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800090e:	f000 f9fb 	bl	8000d08 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000912:	bf00      	nop
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	2000062c 	.word	0x2000062c

0800091c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	607b      	str	r3, [r7, #4]
 8000926:	4b0c      	ldr	r3, [pc, #48]	; (8000958 <MX_DMA_Init+0x3c>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092a:	4a0b      	ldr	r2, [pc, #44]	; (8000958 <MX_DMA_Init+0x3c>)
 800092c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000930:	6313      	str	r3, [r2, #48]	; 0x30
 8000932:	4b09      	ldr	r3, [pc, #36]	; (8000958 <MX_DMA_Init+0x3c>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000936:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800093a:	607b      	str	r3, [r7, #4]
 800093c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800093e:	2200      	movs	r2, #0
 8000940:	2100      	movs	r1, #0
 8000942:	2010      	movs	r0, #16
 8000944:	f001 fc9d 	bl	8002282 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000948:	2010      	movs	r0, #16
 800094a:	f001 fcb6 	bl	80022ba <HAL_NVIC_EnableIRQ>

}
 800094e:	bf00      	nop
 8000950:	3708      	adds	r7, #8
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	40023800 	.word	0x40023800

0800095c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b08c      	sub	sp, #48	; 0x30
 8000960:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000962:	f107 031c 	add.w	r3, r7, #28
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
 800096a:	605a      	str	r2, [r3, #4]
 800096c:	609a      	str	r2, [r3, #8]
 800096e:	60da      	str	r2, [r3, #12]
 8000970:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	61bb      	str	r3, [r7, #24]
 8000976:	4b72      	ldr	r3, [pc, #456]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097a:	4a71      	ldr	r2, [pc, #452]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 800097c:	f043 0310 	orr.w	r3, r3, #16
 8000980:	6313      	str	r3, [r2, #48]	; 0x30
 8000982:	4b6f      	ldr	r3, [pc, #444]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	f003 0310 	and.w	r3, r3, #16
 800098a:	61bb      	str	r3, [r7, #24]
 800098c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	617b      	str	r3, [r7, #20]
 8000992:	4b6b      	ldr	r3, [pc, #428]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000996:	4a6a      	ldr	r2, [pc, #424]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 8000998:	f043 0304 	orr.w	r3, r3, #4
 800099c:	6313      	str	r3, [r2, #48]	; 0x30
 800099e:	4b68      	ldr	r3, [pc, #416]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	f003 0304 	and.w	r3, r3, #4
 80009a6:	617b      	str	r3, [r7, #20]
 80009a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	613b      	str	r3, [r7, #16]
 80009ae:	4b64      	ldr	r3, [pc, #400]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	4a63      	ldr	r2, [pc, #396]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 80009b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009b8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ba:	4b61      	ldr	r3, [pc, #388]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009c2:	613b      	str	r3, [r7, #16]
 80009c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	60fb      	str	r3, [r7, #12]
 80009ca:	4b5d      	ldr	r3, [pc, #372]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ce:	4a5c      	ldr	r2, [pc, #368]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 80009d0:	f043 0301 	orr.w	r3, r3, #1
 80009d4:	6313      	str	r3, [r2, #48]	; 0x30
 80009d6:	4b5a      	ldr	r3, [pc, #360]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	f003 0301 	and.w	r3, r3, #1
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	60bb      	str	r3, [r7, #8]
 80009e6:	4b56      	ldr	r3, [pc, #344]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ea:	4a55      	ldr	r2, [pc, #340]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 80009ec:	f043 0302 	orr.w	r3, r3, #2
 80009f0:	6313      	str	r3, [r2, #48]	; 0x30
 80009f2:	4b53      	ldr	r3, [pc, #332]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	f003 0302 	and.w	r3, r3, #2
 80009fa:	60bb      	str	r3, [r7, #8]
 80009fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009fe:	2300      	movs	r3, #0
 8000a00:	607b      	str	r3, [r7, #4]
 8000a02:	4b4f      	ldr	r3, [pc, #316]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 8000a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a06:	4a4e      	ldr	r2, [pc, #312]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 8000a08:	f043 0308 	orr.w	r3, r3, #8
 8000a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a0e:	4b4c      	ldr	r3, [pc, #304]	; (8000b40 <MX_GPIO_Init+0x1e4>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a12:	f003 0308 	and.w	r3, r3, #8
 8000a16:	607b      	str	r3, [r7, #4]
 8000a18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	2108      	movs	r1, #8
 8000a1e:	4849      	ldr	r0, [pc, #292]	; (8000b44 <MX_GPIO_Init+0x1e8>)
 8000a20:	f002 fae8 	bl	8002ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000a24:	2201      	movs	r2, #1
 8000a26:	2101      	movs	r1, #1
 8000a28:	4847      	ldr	r0, [pc, #284]	; (8000b48 <MX_GPIO_Init+0x1ec>)
 8000a2a:	f002 fae3 	bl	8002ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000a2e:	2200      	movs	r2, #0
 8000a30:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000a34:	4845      	ldr	r0, [pc, #276]	; (8000b4c <MX_GPIO_Init+0x1f0>)
 8000a36:	f002 fadd 	bl	8002ff4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000a3a:	2308      	movs	r3, #8
 8000a3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a3e:	2301      	movs	r3, #1
 8000a40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a46:	2300      	movs	r3, #0
 8000a48:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000a4a:	f107 031c 	add.w	r3, r7, #28
 8000a4e:	4619      	mov	r1, r3
 8000a50:	483c      	ldr	r0, [pc, #240]	; (8000b44 <MX_GPIO_Init+0x1e8>)
 8000a52:	f002 f837 	bl	8002ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000a56:	2301      	movs	r3, #1
 8000a58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a62:	2300      	movs	r3, #0
 8000a64:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a66:	f107 031c 	add.w	r3, r7, #28
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4836      	ldr	r0, [pc, #216]	; (8000b48 <MX_GPIO_Init+0x1ec>)
 8000a6e:	f002 f829 	bl	8002ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000a72:	2308      	movs	r3, #8
 8000a74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a76:	2302      	movs	r3, #2
 8000a78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a82:	2305      	movs	r3, #5
 8000a84:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000a86:	f107 031c 	add.w	r3, r7, #28
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	482e      	ldr	r0, [pc, #184]	; (8000b48 <MX_GPIO_Init+0x1ec>)
 8000a8e:	f002 f819 	bl	8002ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a92:	2301      	movs	r3, #1
 8000a94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a96:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000a9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000aa0:	f107 031c 	add.w	r3, r7, #28
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	482a      	ldr	r0, [pc, #168]	; (8000b50 <MX_GPIO_Init+0x1f4>)
 8000aa8:	f002 f80c 	bl	8002ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000aac:	2304      	movs	r3, #4
 8000aae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000ab8:	f107 031c 	add.w	r3, r7, #28
 8000abc:	4619      	mov	r1, r3
 8000abe:	4825      	ldr	r0, [pc, #148]	; (8000b54 <MX_GPIO_Init+0x1f8>)
 8000ac0:	f002 f800 	bl	8002ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000ac4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ac8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aca:	2302      	movs	r3, #2
 8000acc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ad6:	2305      	movs	r3, #5
 8000ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000ada:	f107 031c 	add.w	r3, r7, #28
 8000ade:	4619      	mov	r1, r3
 8000ae0:	481c      	ldr	r0, [pc, #112]	; (8000b54 <MX_GPIO_Init+0x1f8>)
 8000ae2:	f001 ffef 	bl	8002ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000ae6:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000aea:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aec:	2301      	movs	r3, #1
 8000aee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af0:	2300      	movs	r3, #0
 8000af2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af4:	2300      	movs	r3, #0
 8000af6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000af8:	f107 031c 	add.w	r3, r7, #28
 8000afc:	4619      	mov	r1, r3
 8000afe:	4813      	ldr	r0, [pc, #76]	; (8000b4c <MX_GPIO_Init+0x1f0>)
 8000b00:	f001 ffe0 	bl	8002ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000b04:	2320      	movs	r3, #32
 8000b06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b10:	f107 031c 	add.w	r3, r7, #28
 8000b14:	4619      	mov	r1, r3
 8000b16:	480d      	ldr	r0, [pc, #52]	; (8000b4c <MX_GPIO_Init+0x1f0>)
 8000b18:	f001 ffd4 	bl	8002ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b20:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000b24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b26:	2300      	movs	r3, #0
 8000b28:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000b2a:	f107 031c 	add.w	r3, r7, #28
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4804      	ldr	r0, [pc, #16]	; (8000b44 <MX_GPIO_Init+0x1e8>)
 8000b32:	f001 ffc7 	bl	8002ac4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b36:	bf00      	nop
 8000b38:	3730      	adds	r7, #48	; 0x30
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	40023800 	.word	0x40023800
 8000b44:	40021000 	.word	0x40021000
 8000b48:	40020800 	.word	0x40020800
 8000b4c:	40020c00 	.word	0x40020c00
 8000b50:	40020000 	.word	0x40020000
 8000b54:	40020400 	.word	0x40020400

08000b58 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:
	/* 1/2 buferio pertrauktis
	 * - atliekame 1-os dalies reiksmi atnaujinima
	 * - atliekame 1-os dalies filtravima ir t.t.
	 */
	void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
	{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0

		/*** Input_Signal masyvo pildymas ***/
		for(int i = 0; i < BUFF_SIZE/2; i++)
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60fb      	str	r3, [r7, #12]
 8000b62:	e019      	b.n	8000b98 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x40>
		{
		  	Input_Signal[i] = audio_data[audio_ptr];
 8000b64:	4b29      	ldr	r3, [pc, #164]	; (8000c0c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xb4>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a29      	ldr	r2, [pc, #164]	; (8000c10 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xb8>)
 8000b6a:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8000b6e:	4a29      	ldr	r2, [pc, #164]	; (8000c14 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xbc>)
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		  	audio_ptr++;
 8000b76:	4b25      	ldr	r3, [pc, #148]	; (8000c0c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xb4>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	3301      	adds	r3, #1
 8000b7c:	4a23      	ldr	r2, [pc, #140]	; (8000c0c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xb4>)
 8000b7e:	6013      	str	r3, [r2, #0]
		  	if(audio_ptr == audio_data_size) audio_ptr = 0;
 8000b80:	4b22      	ldr	r3, [pc, #136]	; (8000c0c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xb4>)
 8000b82:	681a      	ldr	r2, [r3, #0]
 8000b84:	4b24      	ldr	r3, [pc, #144]	; (8000c18 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xc0>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	429a      	cmp	r2, r3
 8000b8a:	d102      	bne.n	8000b92 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x3a>
 8000b8c:	4b1f      	ldr	r3, [pc, #124]	; (8000c0c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xb4>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	601a      	str	r2, [r3, #0]
		for(int i = 0; i < BUFF_SIZE/2; i++)
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	3301      	adds	r3, #1
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	2b3f      	cmp	r3, #63	; 0x3f
 8000b9c:	dde2      	ble.n	8000b64 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xc>
		}

		/*** Signalo apdorojimas ***/
		for(int i = 0; i < BUFF_SIZE/2; i++)
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60bb      	str	r3, [r7, #8]
 8000ba2:	e00f      	b.n	8000bc4 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x6c>

			//Distortion demo
			//Output_Signal[i] = Distortion(Input_Signal[i]);

			//Echo demo
			Output_Signal[i] = Echo(Input_Signal[i]);
 8000ba4:	4a1b      	ldr	r2, [pc, #108]	; (8000c14 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xbc>)
 8000ba6:	68bb      	ldr	r3, [r7, #8]
 8000ba8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000bac:	4618      	mov	r0, r3
 8000bae:	f7ff fc89 	bl	80004c4 <Echo>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	4a19      	ldr	r2, [pc, #100]	; (8000c1c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xc4>)
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = 0; i < BUFF_SIZE/2; i++)
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	60bb      	str	r3, [r7, #8]
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	2b3f      	cmp	r3, #63	; 0x3f
 8000bc8:	ddec      	ble.n	8000ba4 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x4c>

		}

		 /*** Fill Output Buffer ***/
		 for(int i = 0; i < BUFF_SIZE/2; i++)
 8000bca:	2300      	movs	r3, #0
 8000bcc:	607b      	str	r3, [r7, #4]
 8000bce:	e015      	b.n	8000bfc <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xa4>
		 {
			 //OutputBuffer[i<<1] = (int16_t)Input_Signal[i];
			 //OutputBuffer[(i<<1)+1] = (int16_t)Input_Signal[i];
			 OutputBuffer[(i<<1)] = (int16_t)Output_Signal[i];
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	005b      	lsls	r3, r3, #1
 8000bd4:	4911      	ldr	r1, [pc, #68]	; (8000c1c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xc4>)
 8000bd6:	687a      	ldr	r2, [r7, #4]
 8000bd8:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000bdc:	4a10      	ldr	r2, [pc, #64]	; (8000c20 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xc8>)
 8000bde:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			 OutputBuffer[(i<<1)+1] = (int16_t)Output_Signal[i];
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	005b      	lsls	r3, r3, #1
 8000be6:	3301      	adds	r3, #1
 8000be8:	490c      	ldr	r1, [pc, #48]	; (8000c1c <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xc4>)
 8000bea:	687a      	ldr	r2, [r7, #4]
 8000bec:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000bf0:	4a0b      	ldr	r2, [pc, #44]	; (8000c20 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0xc8>)
 8000bf2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		 for(int i = 0; i < BUFF_SIZE/2; i++)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	607b      	str	r3, [r7, #4]
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2b3f      	cmp	r3, #63	; 0x3f
 8000c00:	dde6      	ble.n	8000bd0 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x78>
		 }


	} //END BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
 8000c02:	bf00      	nop
 8000c04:	bf00      	nop
 8000c06:	3710      	adds	r7, #16
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	20000f38 	.word	0x20000f38
 8000c10:	08009bdc 	.word	0x08009bdc
 8000c14:	20000b38 	.word	0x20000b38
 8000c18:	20000400 	.word	0x20000400
 8000c1c:	20000c38 	.word	0x20000c38
 8000c20:	20000d38 	.word	0x20000d38

08000c24 <BSP_AUDIO_OUT_TransferComplete_CallBack>:
	 * - nukreipiame rodykle i bufferio pradzia
	 * - atliekame 2-os dalies reiksmiu atnaujinima
	 * - atliekame 2-os dalies filtravima ir t.t.	 *
	 */
	void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
	{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
		BSP_AUDIO_OUT_ChangeBuffer((uint16_t*)&OutputBuffer[0], BUFF_SIZE*2);
 8000c2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c2e:	482f      	ldr	r0, [pc, #188]	; (8000cec <BSP_AUDIO_OUT_TransferComplete_CallBack+0xc8>)
 8000c30:	f000 fff4 	bl	8001c1c <BSP_AUDIO_OUT_ChangeBuffer>
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000c34:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c38:	482d      	ldr	r0, [pc, #180]	; (8000cf0 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xcc>)
 8000c3a:	f002 f9f4 	bl	8003026 <HAL_GPIO_TogglePin>

		/*** Input_Signal masyvo pildymas ***/
		for(int i = BUFF_SIZE/2; i < BUFF_SIZE; i++)
 8000c3e:	2340      	movs	r3, #64	; 0x40
 8000c40:	60fb      	str	r3, [r7, #12]
 8000c42:	e019      	b.n	8000c78 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x54>
		{
		  	Input_Signal[i] = audio_data[audio_ptr];
 8000c44:	4b2b      	ldr	r3, [pc, #172]	; (8000cf4 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xd0>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a2b      	ldr	r2, [pc, #172]	; (8000cf8 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xd4>)
 8000c4a:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8000c4e:	4a2b      	ldr	r2, [pc, #172]	; (8000cfc <BSP_AUDIO_OUT_TransferComplete_CallBack+0xd8>)
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		  	audio_ptr++;
 8000c56:	4b27      	ldr	r3, [pc, #156]	; (8000cf4 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xd0>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	4a25      	ldr	r2, [pc, #148]	; (8000cf4 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xd0>)
 8000c5e:	6013      	str	r3, [r2, #0]
		  	if(audio_ptr == audio_data_size) audio_ptr = 0;
 8000c60:	4b24      	ldr	r3, [pc, #144]	; (8000cf4 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xd0>)
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	4b26      	ldr	r3, [pc, #152]	; (8000d00 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xdc>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	429a      	cmp	r2, r3
 8000c6a:	d102      	bne.n	8000c72 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x4e>
 8000c6c:	4b21      	ldr	r3, [pc, #132]	; (8000cf4 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xd0>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	601a      	str	r2, [r3, #0]
		for(int i = BUFF_SIZE/2; i < BUFF_SIZE; i++)
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	3301      	adds	r3, #1
 8000c76:	60fb      	str	r3, [r7, #12]
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	2b7f      	cmp	r3, #127	; 0x7f
 8000c7c:	dde2      	ble.n	8000c44 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x20>
		}

		/*** Signalo apdorojimas ***/
		for(int i = BUFF_SIZE/2; i < BUFF_SIZE; i++)
 8000c7e:	2340      	movs	r3, #64	; 0x40
 8000c80:	60bb      	str	r3, [r7, #8]
 8000c82:	e00f      	b.n	8000ca4 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x80>

			//Distortion demo
			//Output_Signal[i] = Distortion(Input_Signal[i]);

			//Echo demo
			Output_Signal[i] = Echo(Input_Signal[i]);
 8000c84:	4a1d      	ldr	r2, [pc, #116]	; (8000cfc <BSP_AUDIO_OUT_TransferComplete_CallBack+0xd8>)
 8000c86:	68bb      	ldr	r3, [r7, #8]
 8000c88:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f7ff fc19 	bl	80004c4 <Echo>
 8000c92:	4603      	mov	r3, r0
 8000c94:	4619      	mov	r1, r3
 8000c96:	4a1b      	ldr	r2, [pc, #108]	; (8000d04 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xe0>)
 8000c98:	68bb      	ldr	r3, [r7, #8]
 8000c9a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = BUFF_SIZE/2; i < BUFF_SIZE; i++)
 8000c9e:	68bb      	ldr	r3, [r7, #8]
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	60bb      	str	r3, [r7, #8]
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	2b7f      	cmp	r3, #127	; 0x7f
 8000ca8:	ddec      	ble.n	8000c84 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x60>
		}

		 /*** Fill Output Buffer ***/
		 for(int i = BUFF_SIZE/2; i < BUFF_SIZE; i++)
 8000caa:	2340      	movs	r3, #64	; 0x40
 8000cac:	607b      	str	r3, [r7, #4]
 8000cae:	e015      	b.n	8000cdc <BSP_AUDIO_OUT_TransferComplete_CallBack+0xb8>
		 {
			 //OutputBuffer[i<<1] = (int16_t)Input_Signal[i];
		     //OutputBuffer[(i<<1)+1] = (int16_t)Input_Signal[i];
		     OutputBuffer[(i<<1)] = (int16_t)Output_Signal[i];
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	005b      	lsls	r3, r3, #1
 8000cb4:	4913      	ldr	r1, [pc, #76]	; (8000d04 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xe0>)
 8000cb6:	687a      	ldr	r2, [r7, #4]
 8000cb8:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000cbc:	4a0b      	ldr	r2, [pc, #44]	; (8000cec <BSP_AUDIO_OUT_TransferComplete_CallBack+0xc8>)
 8000cbe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		     OutputBuffer[(i<<1)+1] = (int16_t)Output_Signal[i];
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	005b      	lsls	r3, r3, #1
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	490e      	ldr	r1, [pc, #56]	; (8000d04 <BSP_AUDIO_OUT_TransferComplete_CallBack+0xe0>)
 8000cca:	687a      	ldr	r2, [r7, #4]
 8000ccc:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000cd0:	4a06      	ldr	r2, [pc, #24]	; (8000cec <BSP_AUDIO_OUT_TransferComplete_CallBack+0xc8>)
 8000cd2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		 for(int i = BUFF_SIZE/2; i < BUFF_SIZE; i++)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	607b      	str	r3, [r7, #4]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2b7f      	cmp	r3, #127	; 0x7f
 8000ce0:	dde6      	ble.n	8000cb0 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x8c>
		 }

	} //BSP_AUDIO_OUT_TransferComplete_CallBack(void)
 8000ce2:	bf00      	nop
 8000ce4:	bf00      	nop
 8000ce6:	3710      	adds	r7, #16
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20000d38 	.word	0x20000d38
 8000cf0:	40020c00 	.word	0x40020c00
 8000cf4:	20000f38 	.word	0x20000f38
 8000cf8:	08009bdc 	.word	0x08009bdc
 8000cfc:	20000b38 	.word	0x20000b38
 8000d00:	20000400 	.word	0x20000400
 8000d04:	20000c38 	.word	0x20000c38

08000d08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d0c:	b672      	cpsid	i
}
 8000d0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, GPIO_PIN_SET);
 8000d10:	2201      	movs	r2, #1
 8000d12:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d16:	4802      	ldr	r0, [pc, #8]	; (8000d20 <Error_Handler+0x18>)
 8000d18:	f002 f96c 	bl	8002ff4 <HAL_GPIO_WritePin>
  while (1)
 8000d1c:	e7fe      	b.n	8000d1c <Error_Handler+0x14>
 8000d1e:	bf00      	nop
 8000d20:	40020c00 	.word	0x40020c00

08000d24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	607b      	str	r3, [r7, #4]
 8000d2e:	4b10      	ldr	r3, [pc, #64]	; (8000d70 <HAL_MspInit+0x4c>)
 8000d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d32:	4a0f      	ldr	r2, [pc, #60]	; (8000d70 <HAL_MspInit+0x4c>)
 8000d34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d38:	6453      	str	r3, [r2, #68]	; 0x44
 8000d3a:	4b0d      	ldr	r3, [pc, #52]	; (8000d70 <HAL_MspInit+0x4c>)
 8000d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d42:	607b      	str	r3, [r7, #4]
 8000d44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	603b      	str	r3, [r7, #0]
 8000d4a:	4b09      	ldr	r3, [pc, #36]	; (8000d70 <HAL_MspInit+0x4c>)
 8000d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4e:	4a08      	ldr	r2, [pc, #32]	; (8000d70 <HAL_MspInit+0x4c>)
 8000d50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d54:	6413      	str	r3, [r2, #64]	; 0x40
 8000d56:	4b06      	ldr	r3, [pc, #24]	; (8000d70 <HAL_MspInit+0x4c>)
 8000d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d5e:	603b      	str	r3, [r7, #0]
 8000d60:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d62:	2007      	movs	r0, #7
 8000d64:	f001 fa82 	bl	800226c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d68:	bf00      	nop
 8000d6a:	3708      	adds	r7, #8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	40023800 	.word	0x40023800

08000d74 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b085      	sub	sp, #20
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a0b      	ldr	r2, [pc, #44]	; (8000db0 <HAL_CRC_MspInit+0x3c>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d10d      	bne.n	8000da2 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	60fb      	str	r3, [r7, #12]
 8000d8a:	4b0a      	ldr	r3, [pc, #40]	; (8000db4 <HAL_CRC_MspInit+0x40>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8e:	4a09      	ldr	r2, [pc, #36]	; (8000db4 <HAL_CRC_MspInit+0x40>)
 8000d90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d94:	6313      	str	r3, [r2, #48]	; 0x30
 8000d96:	4b07      	ldr	r3, [pc, #28]	; (8000db4 <HAL_CRC_MspInit+0x40>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d9e:	60fb      	str	r3, [r7, #12]
 8000da0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000da2:	bf00      	nop
 8000da4:	3714      	adds	r7, #20
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	40023000 	.word	0x40023000
 8000db4:	40023800 	.word	0x40023800

08000db8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b08a      	sub	sp, #40	; 0x28
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc0:	f107 0314 	add.w	r3, r7, #20
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	605a      	str	r2, [r3, #4]
 8000dca:	609a      	str	r2, [r3, #8]
 8000dcc:	60da      	str	r2, [r3, #12]
 8000dce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4a19      	ldr	r2, [pc, #100]	; (8000e3c <HAL_I2C_MspInit+0x84>)
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d12c      	bne.n	8000e34 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dda:	2300      	movs	r3, #0
 8000ddc:	613b      	str	r3, [r7, #16]
 8000dde:	4b18      	ldr	r3, [pc, #96]	; (8000e40 <HAL_I2C_MspInit+0x88>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de2:	4a17      	ldr	r2, [pc, #92]	; (8000e40 <HAL_I2C_MspInit+0x88>)
 8000de4:	f043 0302 	orr.w	r3, r3, #2
 8000de8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dea:	4b15      	ldr	r3, [pc, #84]	; (8000e40 <HAL_I2C_MspInit+0x88>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dee:	f003 0302 	and.w	r3, r3, #2
 8000df2:	613b      	str	r3, [r7, #16]
 8000df4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000df6:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000dfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dfc:	2312      	movs	r3, #18
 8000dfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e00:	2301      	movs	r3, #1
 8000e02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e04:	2300      	movs	r3, #0
 8000e06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e08:	2304      	movs	r3, #4
 8000e0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e0c:	f107 0314 	add.w	r3, r7, #20
 8000e10:	4619      	mov	r1, r3
 8000e12:	480c      	ldr	r0, [pc, #48]	; (8000e44 <HAL_I2C_MspInit+0x8c>)
 8000e14:	f001 fe56 	bl	8002ac4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e18:	2300      	movs	r3, #0
 8000e1a:	60fb      	str	r3, [r7, #12]
 8000e1c:	4b08      	ldr	r3, [pc, #32]	; (8000e40 <HAL_I2C_MspInit+0x88>)
 8000e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e20:	4a07      	ldr	r2, [pc, #28]	; (8000e40 <HAL_I2C_MspInit+0x88>)
 8000e22:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e26:	6413      	str	r3, [r2, #64]	; 0x40
 8000e28:	4b05      	ldr	r3, [pc, #20]	; (8000e40 <HAL_I2C_MspInit+0x88>)
 8000e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e30:	60fb      	str	r3, [r7, #12]
 8000e32:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000e34:	bf00      	nop
 8000e36:	3728      	adds	r7, #40	; 0x28
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	40005400 	.word	0x40005400
 8000e40:	40023800 	.word	0x40023800
 8000e44:	40020400 	.word	0x40020400

08000e48 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a0a      	ldr	r2, [pc, #40]	; (8000e80 <HAL_I2C_MspDeInit+0x38>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d10e      	bne.n	8000e78 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8000e5a:	4b0a      	ldr	r3, [pc, #40]	; (8000e84 <HAL_I2C_MspDeInit+0x3c>)
 8000e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e5e:	4a09      	ldr	r2, [pc, #36]	; (8000e84 <HAL_I2C_MspDeInit+0x3c>)
 8000e60:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000e64:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 8000e66:	2140      	movs	r1, #64	; 0x40
 8000e68:	4807      	ldr	r0, [pc, #28]	; (8000e88 <HAL_I2C_MspDeInit+0x40>)
 8000e6a:	f001 ffc7 	bl	8002dfc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 8000e6e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e72:	4805      	ldr	r0, [pc, #20]	; (8000e88 <HAL_I2C_MspDeInit+0x40>)
 8000e74:	f001 ffc2 	bl	8002dfc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8000e78:	bf00      	nop
 8000e7a:	3708      	adds	r7, #8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	40005400 	.word	0x40005400
 8000e84:	40023800 	.word	0x40023800
 8000e88:	40020400 	.word	0x40020400

08000e8c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b08e      	sub	sp, #56	; 0x38
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ea4:	f107 0314 	add.w	r3, r7, #20
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	609a      	str	r2, [r3, #8]
 8000eb0:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a49      	ldr	r2, [pc, #292]	; (8000fdc <HAL_I2S_MspInit+0x150>)
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	f040 808b 	bne.w	8000fd4 <HAL_I2S_MspInit+0x148>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000ec2:	23c0      	movs	r3, #192	; 0xc0
 8000ec4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000eca:	f107 0314 	add.w	r3, r7, #20
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f005 fafc 	bl	80064cc <HAL_RCCEx_PeriphCLKConfig>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8000eda:	f7ff ff15 	bl	8000d08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000ede:	2300      	movs	r3, #0
 8000ee0:	613b      	str	r3, [r7, #16]
 8000ee2:	4b3f      	ldr	r3, [pc, #252]	; (8000fe0 <HAL_I2S_MspInit+0x154>)
 8000ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee6:	4a3e      	ldr	r2, [pc, #248]	; (8000fe0 <HAL_I2S_MspInit+0x154>)
 8000ee8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000eec:	6413      	str	r3, [r2, #64]	; 0x40
 8000eee:	4b3c      	ldr	r3, [pc, #240]	; (8000fe0 <HAL_I2S_MspInit+0x154>)
 8000ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000ef6:	613b      	str	r3, [r7, #16]
 8000ef8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	60fb      	str	r3, [r7, #12]
 8000efe:	4b38      	ldr	r3, [pc, #224]	; (8000fe0 <HAL_I2S_MspInit+0x154>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f02:	4a37      	ldr	r2, [pc, #220]	; (8000fe0 <HAL_I2S_MspInit+0x154>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0a:	4b35      	ldr	r3, [pc, #212]	; (8000fe0 <HAL_I2S_MspInit+0x154>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	60fb      	str	r3, [r7, #12]
 8000f14:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	60bb      	str	r3, [r7, #8]
 8000f1a:	4b31      	ldr	r3, [pc, #196]	; (8000fe0 <HAL_I2S_MspInit+0x154>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	4a30      	ldr	r2, [pc, #192]	; (8000fe0 <HAL_I2S_MspInit+0x154>)
 8000f20:	f043 0304 	orr.w	r3, r3, #4
 8000f24:	6313      	str	r3, [r2, #48]	; 0x30
 8000f26:	4b2e      	ldr	r3, [pc, #184]	; (8000fe0 <HAL_I2S_MspInit+0x154>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2a:	f003 0304 	and.w	r3, r3, #4
 8000f2e:	60bb      	str	r3, [r7, #8]
 8000f30:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000f32:	2310      	movs	r3, #16
 8000f34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f36:	2302      	movs	r3, #2
 8000f38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f42:	2306      	movs	r3, #6
 8000f44:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000f46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4825      	ldr	r0, [pc, #148]	; (8000fe4 <HAL_I2S_MspInit+0x158>)
 8000f4e:	f001 fdb9 	bl	8002ac4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000f52:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000f56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f60:	2300      	movs	r3, #0
 8000f62:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f64:	2306      	movs	r3, #6
 8000f66:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	481e      	ldr	r0, [pc, #120]	; (8000fe8 <HAL_I2S_MspInit+0x15c>)
 8000f70:	f001 fda8 	bl	8002ac4 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8000f74:	4b1d      	ldr	r3, [pc, #116]	; (8000fec <HAL_I2S_MspInit+0x160>)
 8000f76:	4a1e      	ldr	r2, [pc, #120]	; (8000ff0 <HAL_I2S_MspInit+0x164>)
 8000f78:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8000f7a:	4b1c      	ldr	r3, [pc, #112]	; (8000fec <HAL_I2S_MspInit+0x160>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f80:	4b1a      	ldr	r3, [pc, #104]	; (8000fec <HAL_I2S_MspInit+0x160>)
 8000f82:	2240      	movs	r2, #64	; 0x40
 8000f84:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f86:	4b19      	ldr	r3, [pc, #100]	; (8000fec <HAL_I2S_MspInit+0x160>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f8c:	4b17      	ldr	r3, [pc, #92]	; (8000fec <HAL_I2S_MspInit+0x160>)
 8000f8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f92:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f94:	4b15      	ldr	r3, [pc, #84]	; (8000fec <HAL_I2S_MspInit+0x160>)
 8000f96:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f9a:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f9c:	4b13      	ldr	r3, [pc, #76]	; (8000fec <HAL_I2S_MspInit+0x160>)
 8000f9e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fa2:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8000fa4:	4b11      	ldr	r3, [pc, #68]	; (8000fec <HAL_I2S_MspInit+0x160>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000faa:	4b10      	ldr	r3, [pc, #64]	; (8000fec <HAL_I2S_MspInit+0x160>)
 8000fac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000fb0:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000fb2:	4b0e      	ldr	r3, [pc, #56]	; (8000fec <HAL_I2S_MspInit+0x160>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000fb8:	480c      	ldr	r0, [pc, #48]	; (8000fec <HAL_I2S_MspInit+0x160>)
 8000fba:	f001 f9b5 	bl	8002328 <HAL_DMA_Init>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <HAL_I2S_MspInit+0x13c>
    {
      Error_Handler();
 8000fc4:	f7ff fea0 	bl	8000d08 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	4a08      	ldr	r2, [pc, #32]	; (8000fec <HAL_I2S_MspInit+0x160>)
 8000fcc:	639a      	str	r2, [r3, #56]	; 0x38
 8000fce:	4a07      	ldr	r2, [pc, #28]	; (8000fec <HAL_I2S_MspInit+0x160>)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000fd4:	bf00      	nop
 8000fd6:	3738      	adds	r7, #56	; 0x38
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	40003c00 	.word	0x40003c00
 8000fe0:	40023800 	.word	0x40023800
 8000fe4:	40020000 	.word	0x40020000
 8000fe8:	40020800 	.word	0x40020800
 8000fec:	20000574 	.word	0x20000574
 8000ff0:	40026088 	.word	0x40026088

08000ff4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08a      	sub	sp, #40	; 0x28
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffc:	f107 0314 	add.w	r3, r7, #20
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]
 800100a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a19      	ldr	r2, [pc, #100]	; (8001078 <HAL_SPI_MspInit+0x84>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d12b      	bne.n	800106e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001016:	2300      	movs	r3, #0
 8001018:	613b      	str	r3, [r7, #16]
 800101a:	4b18      	ldr	r3, [pc, #96]	; (800107c <HAL_SPI_MspInit+0x88>)
 800101c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800101e:	4a17      	ldr	r2, [pc, #92]	; (800107c <HAL_SPI_MspInit+0x88>)
 8001020:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001024:	6453      	str	r3, [r2, #68]	; 0x44
 8001026:	4b15      	ldr	r3, [pc, #84]	; (800107c <HAL_SPI_MspInit+0x88>)
 8001028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800102e:	613b      	str	r3, [r7, #16]
 8001030:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001032:	2300      	movs	r3, #0
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	4b11      	ldr	r3, [pc, #68]	; (800107c <HAL_SPI_MspInit+0x88>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103a:	4a10      	ldr	r2, [pc, #64]	; (800107c <HAL_SPI_MspInit+0x88>)
 800103c:	f043 0301 	orr.w	r3, r3, #1
 8001040:	6313      	str	r3, [r2, #48]	; 0x30
 8001042:	4b0e      	ldr	r3, [pc, #56]	; (800107c <HAL_SPI_MspInit+0x88>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001046:	f003 0301 	and.w	r3, r3, #1
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800104e:	23e0      	movs	r3, #224	; 0xe0
 8001050:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001052:	2302      	movs	r3, #2
 8001054:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105a:	2300      	movs	r3, #0
 800105c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800105e:	2305      	movs	r3, #5
 8001060:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001062:	f107 0314 	add.w	r3, r7, #20
 8001066:	4619      	mov	r1, r3
 8001068:	4805      	ldr	r0, [pc, #20]	; (8001080 <HAL_SPI_MspInit+0x8c>)
 800106a:	f001 fd2b 	bl	8002ac4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800106e:	bf00      	nop
 8001070:	3728      	adds	r7, #40	; 0x28
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40013000 	.word	0x40013000
 800107c:	40023800 	.word	0x40023800
 8001080:	40020000 	.word	0x40020000

08001084 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	; 0x28
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	f107 0314 	add.w	r3, r7, #20
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80010a4:	d147      	bne.n	8001136 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]
 80010aa:	4b25      	ldr	r3, [pc, #148]	; (8001140 <HAL_PCD_MspInit+0xbc>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ae:	4a24      	ldr	r2, [pc, #144]	; (8001140 <HAL_PCD_MspInit+0xbc>)
 80010b0:	f043 0301 	orr.w	r3, r3, #1
 80010b4:	6313      	str	r3, [r2, #48]	; 0x30
 80010b6:	4b22      	ldr	r3, [pc, #136]	; (8001140 <HAL_PCD_MspInit+0xbc>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ba:	f003 0301 	and.w	r3, r3, #1
 80010be:	613b      	str	r3, [r7, #16]
 80010c0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80010c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010c8:	2300      	movs	r3, #0
 80010ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010cc:	2300      	movs	r3, #0
 80010ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80010d0:	f107 0314 	add.w	r3, r7, #20
 80010d4:	4619      	mov	r1, r3
 80010d6:	481b      	ldr	r0, [pc, #108]	; (8001144 <HAL_PCD_MspInit+0xc0>)
 80010d8:	f001 fcf4 	bl	8002ac4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80010dc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80010e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e2:	2302      	movs	r3, #2
 80010e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ea:	2300      	movs	r3, #0
 80010ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80010ee:	230a      	movs	r3, #10
 80010f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f2:	f107 0314 	add.w	r3, r7, #20
 80010f6:	4619      	mov	r1, r3
 80010f8:	4812      	ldr	r0, [pc, #72]	; (8001144 <HAL_PCD_MspInit+0xc0>)
 80010fa:	f001 fce3 	bl	8002ac4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80010fe:	4b10      	ldr	r3, [pc, #64]	; (8001140 <HAL_PCD_MspInit+0xbc>)
 8001100:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001102:	4a0f      	ldr	r2, [pc, #60]	; (8001140 <HAL_PCD_MspInit+0xbc>)
 8001104:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001108:	6353      	str	r3, [r2, #52]	; 0x34
 800110a:	2300      	movs	r3, #0
 800110c:	60fb      	str	r3, [r7, #12]
 800110e:	4b0c      	ldr	r3, [pc, #48]	; (8001140 <HAL_PCD_MspInit+0xbc>)
 8001110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001112:	4a0b      	ldr	r2, [pc, #44]	; (8001140 <HAL_PCD_MspInit+0xbc>)
 8001114:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001118:	6453      	str	r3, [r2, #68]	; 0x44
 800111a:	4b09      	ldr	r3, [pc, #36]	; (8001140 <HAL_PCD_MspInit+0xbc>)
 800111c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800111e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001126:	2200      	movs	r2, #0
 8001128:	2100      	movs	r1, #0
 800112a:	2043      	movs	r0, #67	; 0x43
 800112c:	f001 f8a9 	bl	8002282 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001130:	2043      	movs	r0, #67	; 0x43
 8001132:	f001 f8c2 	bl	80022ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001136:	bf00      	nop
 8001138:	3728      	adds	r7, #40	; 0x28
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40023800 	.word	0x40023800
 8001144:	40020000 	.word	0x40020000

08001148 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800114c:	e7fe      	b.n	800114c <NMI_Handler+0x4>

0800114e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800114e:	b480      	push	{r7}
 8001150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001152:	e7fe      	b.n	8001152 <HardFault_Handler+0x4>

08001154 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001158:	e7fe      	b.n	8001158 <MemManage_Handler+0x4>

0800115a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800115a:	b480      	push	{r7}
 800115c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800115e:	e7fe      	b.n	800115e <BusFault_Handler+0x4>

08001160 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001164:	e7fe      	b.n	8001164 <UsageFault_Handler+0x4>

08001166 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001166:	b480      	push	{r7}
 8001168:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800116a:	bf00      	nop
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001178:	bf00      	nop
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr

08001182 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001182:	b480      	push	{r7}
 8001184:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr

08001190 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001194:	f000 ff56 	bl	8002044 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001198:	bf00      	nop
 800119a:	bd80      	pop	{r7, pc}

0800119c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80011a0:	4802      	ldr	r0, [pc, #8]	; (80011ac <DMA1_Stream5_IRQHandler+0x10>)
 80011a2:	f001 fa25 	bl	80025f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20000574 	.word	0x20000574

080011b0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80011b4:	4802      	ldr	r0, [pc, #8]	; (80011c0 <OTG_FS_IRQHandler+0x10>)
 80011b6:	f003 fdf8 	bl	8004daa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	2000062c 	.word	0x2000062c

080011c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011c8:	4b06      	ldr	r3, [pc, #24]	; (80011e4 <SystemInit+0x20>)
 80011ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011ce:	4a05      	ldr	r2, [pc, #20]	; (80011e4 <SystemInit+0x20>)
 80011d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011d8:	bf00      	nop
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	e000ed00 	.word	0xe000ed00

080011e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80011e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001220 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011ec:	480d      	ldr	r0, [pc, #52]	; (8001224 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80011ee:	490e      	ldr	r1, [pc, #56]	; (8001228 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80011f0:	4a0e      	ldr	r2, [pc, #56]	; (800122c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011f4:	e002      	b.n	80011fc <LoopCopyDataInit>

080011f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011fa:	3304      	adds	r3, #4

080011fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001200:	d3f9      	bcc.n	80011f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001202:	4a0b      	ldr	r2, [pc, #44]	; (8001230 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001204:	4c0b      	ldr	r4, [pc, #44]	; (8001234 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001206:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001208:	e001      	b.n	800120e <LoopFillZerobss>

0800120a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800120a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800120c:	3204      	adds	r2, #4

0800120e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800120e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001210:	d3fb      	bcc.n	800120a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001212:	f7ff ffd7 	bl	80011c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001216:	f008 f8af 	bl	8009378 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800121a:	f7ff f99b 	bl	8000554 <main>
  bx  lr    
 800121e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001220:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001224:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001228:	200004b0 	.word	0x200004b0
  ldr r2, =_sidata
 800122c:	0805a1b4 	.word	0x0805a1b4
  ldr r2, =_sbss
 8001230:	200004b0 	.word	0x200004b0
  ldr r4, =_ebss
 8001234:	20006004 	.word	0x20006004

08001238 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001238:	e7fe      	b.n	8001238 <ADC_IRQHandler>
	...

0800123c <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af00      	add	r7, sp, #0
 8001242:	607b      	str	r3, [r7, #4]
 8001244:	4603      	mov	r3, r0
 8001246:	81fb      	strh	r3, [r7, #14]
 8001248:	460b      	mov	r3, r1
 800124a:	81bb      	strh	r3, [r7, #12]
 800124c:	4613      	mov	r3, r2
 800124e:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8001250:	2300      	movs	r3, #0
 8001252:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8001254:	f000 fc04 	bl	8001a60 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8001258:	89fb      	ldrh	r3, [r7, #14]
 800125a:	b2db      	uxtb	r3, r3
 800125c:	2201      	movs	r2, #1
 800125e:	2102      	movs	r1, #2
 8001260:	4618      	mov	r0, r3
 8001262:	f000 fb01 	bl	8001868 <CODEC_IO_Write>
 8001266:	4603      	mov	r3, r0
 8001268:	461a      	mov	r2, r3
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	4413      	add	r3, r2
 800126e:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8001270:	89bb      	ldrh	r3, [r7, #12]
 8001272:	3b01      	subs	r3, #1
 8001274:	2b03      	cmp	r3, #3
 8001276:	d81b      	bhi.n	80012b0 <cs43l22_Init+0x74>
 8001278:	a201      	add	r2, pc, #4	; (adr r2, 8001280 <cs43l22_Init+0x44>)
 800127a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800127e:	bf00      	nop
 8001280:	08001291 	.word	0x08001291
 8001284:	08001299 	.word	0x08001299
 8001288:	080012a1 	.word	0x080012a1
 800128c:	080012a9 	.word	0x080012a9
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8001290:	4b5b      	ldr	r3, [pc, #364]	; (8001400 <cs43l22_Init+0x1c4>)
 8001292:	22fa      	movs	r2, #250	; 0xfa
 8001294:	701a      	strb	r2, [r3, #0]
    break;
 8001296:	e00f      	b.n	80012b8 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8001298:	4b59      	ldr	r3, [pc, #356]	; (8001400 <cs43l22_Init+0x1c4>)
 800129a:	22af      	movs	r2, #175	; 0xaf
 800129c:	701a      	strb	r2, [r3, #0]
    break;
 800129e:	e00b      	b.n	80012b8 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 80012a0:	4b57      	ldr	r3, [pc, #348]	; (8001400 <cs43l22_Init+0x1c4>)
 80012a2:	22aa      	movs	r2, #170	; 0xaa
 80012a4:	701a      	strb	r2, [r3, #0]
    break;
 80012a6:	e007      	b.n	80012b8 <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 80012a8:	4b55      	ldr	r3, [pc, #340]	; (8001400 <cs43l22_Init+0x1c4>)
 80012aa:	2205      	movs	r2, #5
 80012ac:	701a      	strb	r2, [r3, #0]
    break;    
 80012ae:	e003      	b.n	80012b8 <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 80012b0:	4b53      	ldr	r3, [pc, #332]	; (8001400 <cs43l22_Init+0x1c4>)
 80012b2:	2205      	movs	r2, #5
 80012b4:	701a      	strb	r2, [r3, #0]
    break;    
 80012b6:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80012b8:	89fb      	ldrh	r3, [r7, #14]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	4a50      	ldr	r2, [pc, #320]	; (8001400 <cs43l22_Init+0x1c4>)
 80012be:	7812      	ldrb	r2, [r2, #0]
 80012c0:	b2d2      	uxtb	r2, r2
 80012c2:	2104      	movs	r1, #4
 80012c4:	4618      	mov	r0, r3
 80012c6:	f000 facf 	bl	8001868 <CODEC_IO_Write>
 80012ca:	4603      	mov	r3, r0
 80012cc:	461a      	mov	r2, r3
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	4413      	add	r3, r2
 80012d2:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 80012d4:	89fb      	ldrh	r3, [r7, #14]
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	2281      	movs	r2, #129	; 0x81
 80012da:	2105      	movs	r1, #5
 80012dc:	4618      	mov	r0, r3
 80012de:	f000 fac3 	bl	8001868 <CODEC_IO_Write>
 80012e2:	4603      	mov	r3, r0
 80012e4:	461a      	mov	r2, r3
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	4413      	add	r3, r2
 80012ea:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 80012ec:	89fb      	ldrh	r3, [r7, #14]
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	2204      	movs	r2, #4
 80012f2:	2106      	movs	r1, #6
 80012f4:	4618      	mov	r0, r3
 80012f6:	f000 fab7 	bl	8001868 <CODEC_IO_Write>
 80012fa:	4603      	mov	r3, r0
 80012fc:	461a      	mov	r2, r3
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	4413      	add	r3, r2
 8001302:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8001304:	7afa      	ldrb	r2, [r7, #11]
 8001306:	89fb      	ldrh	r3, [r7, #14]
 8001308:	4611      	mov	r1, r2
 800130a:	4618      	mov	r0, r3
 800130c:	f000 f964 	bl	80015d8 <cs43l22_SetVolume>
 8001310:	4602      	mov	r2, r0
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	4413      	add	r3, r2
 8001316:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8001318:	89bb      	ldrh	r3, [r7, #12]
 800131a:	2b02      	cmp	r3, #2
 800131c:	d023      	beq.n	8001366 <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 800131e:	89fb      	ldrh	r3, [r7, #14]
 8001320:	b2db      	uxtb	r3, r3
 8001322:	2206      	movs	r2, #6
 8001324:	210f      	movs	r1, #15
 8001326:	4618      	mov	r0, r3
 8001328:	f000 fa9e 	bl	8001868 <CODEC_IO_Write>
 800132c:	4603      	mov	r3, r0
 800132e:	461a      	mov	r2, r3
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	4413      	add	r3, r2
 8001334:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8001336:	89fb      	ldrh	r3, [r7, #14]
 8001338:	b2db      	uxtb	r3, r3
 800133a:	2200      	movs	r2, #0
 800133c:	2124      	movs	r1, #36	; 0x24
 800133e:	4618      	mov	r0, r3
 8001340:	f000 fa92 	bl	8001868 <CODEC_IO_Write>
 8001344:	4603      	mov	r3, r0
 8001346:	461a      	mov	r2, r3
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	4413      	add	r3, r2
 800134c:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 800134e:	89fb      	ldrh	r3, [r7, #14]
 8001350:	b2db      	uxtb	r3, r3
 8001352:	2200      	movs	r2, #0
 8001354:	2125      	movs	r1, #37	; 0x25
 8001356:	4618      	mov	r0, r3
 8001358:	f000 fa86 	bl	8001868 <CODEC_IO_Write>
 800135c:	4603      	mov	r3, r0
 800135e:	461a      	mov	r2, r3
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	4413      	add	r3, r2
 8001364:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8001366:	89fb      	ldrh	r3, [r7, #14]
 8001368:	b2db      	uxtb	r3, r3
 800136a:	2200      	movs	r2, #0
 800136c:	210a      	movs	r1, #10
 800136e:	4618      	mov	r0, r3
 8001370:	f000 fa7a 	bl	8001868 <CODEC_IO_Write>
 8001374:	4603      	mov	r3, r0
 8001376:	461a      	mov	r2, r3
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	4413      	add	r3, r2
 800137c:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 800137e:	89fb      	ldrh	r3, [r7, #14]
 8001380:	b2db      	uxtb	r3, r3
 8001382:	2204      	movs	r2, #4
 8001384:	210e      	movs	r1, #14
 8001386:	4618      	mov	r0, r3
 8001388:	f000 fa6e 	bl	8001868 <CODEC_IO_Write>
 800138c:	4603      	mov	r3, r0
 800138e:	461a      	mov	r2, r3
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	4413      	add	r3, r2
 8001394:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8001396:	89fb      	ldrh	r3, [r7, #14]
 8001398:	b2db      	uxtb	r3, r3
 800139a:	2200      	movs	r2, #0
 800139c:	2127      	movs	r1, #39	; 0x27
 800139e:	4618      	mov	r0, r3
 80013a0:	f000 fa62 	bl	8001868 <CODEC_IO_Write>
 80013a4:	4603      	mov	r3, r0
 80013a6:	461a      	mov	r2, r3
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	4413      	add	r3, r2
 80013ac:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 80013ae:	89fb      	ldrh	r3, [r7, #14]
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	220f      	movs	r2, #15
 80013b4:	211f      	movs	r1, #31
 80013b6:	4618      	mov	r0, r3
 80013b8:	f000 fa56 	bl	8001868 <CODEC_IO_Write>
 80013bc:	4603      	mov	r3, r0
 80013be:	461a      	mov	r2, r3
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	4413      	add	r3, r2
 80013c4:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 80013c6:	89fb      	ldrh	r3, [r7, #14]
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	220a      	movs	r2, #10
 80013cc:	211a      	movs	r1, #26
 80013ce:	4618      	mov	r0, r3
 80013d0:	f000 fa4a 	bl	8001868 <CODEC_IO_Write>
 80013d4:	4603      	mov	r3, r0
 80013d6:	461a      	mov	r2, r3
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	4413      	add	r3, r2
 80013dc:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 80013de:	89fb      	ldrh	r3, [r7, #14]
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	220a      	movs	r2, #10
 80013e4:	211b      	movs	r1, #27
 80013e6:	4618      	mov	r0, r3
 80013e8:	f000 fa3e 	bl	8001868 <CODEC_IO_Write>
 80013ec:	4603      	mov	r3, r0
 80013ee:	461a      	mov	r2, r3
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	4413      	add	r3, r2
 80013f4:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 80013f6:	697b      	ldr	r3, [r7, #20]
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3718      	adds	r7, #24
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	20005d72 	.word	0x20005d72

08001404 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8001408:	f000 fb62 	bl	8001ad0 <AUDIO_IO_DeInit>
}
 800140c:	bf00      	nop
 800140e:	bd80      	pop	{r7, pc}

08001410 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 800141a:	f000 fb21 	bl	8001a60 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 800141e:	88fb      	ldrh	r3, [r7, #6]
 8001420:	b2db      	uxtb	r3, r3
 8001422:	2101      	movs	r1, #1
 8001424:	4618      	mov	r0, r3
 8001426:	f000 fb6d 	bl	8001b04 <AUDIO_IO_Read>
 800142a:	4603      	mov	r3, r0
 800142c:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	f023 0307 	bic.w	r3, r3, #7
 8001434:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8001436:	7bfb      	ldrb	r3, [r7, #15]
}
 8001438:	4618      	mov	r0, r3
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	6039      	str	r1, [r7, #0]
 800144a:	80fb      	strh	r3, [r7, #6]
 800144c:	4613      	mov	r3, r2
 800144e:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8001450:	2300      	movs	r3, #0
 8001452:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8001454:	4b16      	ldr	r3, [pc, #88]	; (80014b0 <cs43l22_Play+0x70>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	2b01      	cmp	r3, #1
 800145a:	d123      	bne.n	80014a4 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 800145c:	88fb      	ldrh	r3, [r7, #6]
 800145e:	b2db      	uxtb	r3, r3
 8001460:	2206      	movs	r2, #6
 8001462:	210e      	movs	r1, #14
 8001464:	4618      	mov	r0, r3
 8001466:	f000 f9ff 	bl	8001868 <CODEC_IO_Write>
 800146a:	4603      	mov	r3, r0
 800146c:	461a      	mov	r2, r3
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	4413      	add	r3, r2
 8001472:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001474:	88fb      	ldrh	r3, [r7, #6]
 8001476:	2100      	movs	r1, #0
 8001478:	4618      	mov	r0, r3
 800147a:	f000 f919 	bl	80016b0 <cs43l22_SetMute>
 800147e:	4602      	mov	r2, r0
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	4413      	add	r3, r2
 8001484:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8001486:	88fb      	ldrh	r3, [r7, #6]
 8001488:	b2db      	uxtb	r3, r3
 800148a:	229e      	movs	r2, #158	; 0x9e
 800148c:	2102      	movs	r1, #2
 800148e:	4618      	mov	r0, r3
 8001490:	f000 f9ea 	bl	8001868 <CODEC_IO_Write>
 8001494:	4603      	mov	r3, r0
 8001496:	461a      	mov	r2, r3
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	4413      	add	r3, r2
 800149c:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 800149e:	4b04      	ldr	r3, [pc, #16]	; (80014b0 <cs43l22_Play+0x70>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 80014a4:	68fb      	ldr	r3, [r7, #12]
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3710      	adds	r7, #16
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	20000450 	.word	0x20000450

080014b4 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	4603      	mov	r3, r0
 80014bc:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80014c2:	88fb      	ldrh	r3, [r7, #6]
 80014c4:	2101      	movs	r1, #1
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 f8f2 	bl	80016b0 <cs43l22_SetMute>
 80014cc:	4602      	mov	r2, r0
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	4413      	add	r3, r2
 80014d2:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 80014d4:	88fb      	ldrh	r3, [r7, #6]
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	2201      	movs	r2, #1
 80014da:	2102      	movs	r1, #2
 80014dc:	4618      	mov	r0, r3
 80014de:	f000 f9c3 	bl	8001868 <CODEC_IO_Write>
 80014e2:	4603      	mov	r3, r0
 80014e4:	461a      	mov	r2, r3
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	4413      	add	r3, r2
 80014ea:	60fb      	str	r3, [r7, #12]
 
  return counter;
 80014ec:	68fb      	ldr	r3, [r7, #12]
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	3710      	adds	r7, #16
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8001506:	2300      	movs	r3, #0
 8001508:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800150a:	88fb      	ldrh	r3, [r7, #6]
 800150c:	2100      	movs	r1, #0
 800150e:	4618      	mov	r0, r3
 8001510:	f000 f8ce 	bl	80016b0 <cs43l22_SetMute>
 8001514:	4602      	mov	r2, r0
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	4413      	add	r3, r2
 800151a:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 800151c:	2300      	movs	r3, #0
 800151e:	60bb      	str	r3, [r7, #8]
 8001520:	e002      	b.n	8001528 <cs43l22_Resume+0x30>
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	3301      	adds	r3, #1
 8001526:	60bb      	str	r3, [r7, #8]
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	2bfe      	cmp	r3, #254	; 0xfe
 800152c:	d9f9      	bls.n	8001522 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 800152e:	88fb      	ldrh	r3, [r7, #6]
 8001530:	b2db      	uxtb	r3, r3
 8001532:	4a0e      	ldr	r2, [pc, #56]	; (800156c <cs43l22_Resume+0x74>)
 8001534:	7812      	ldrb	r2, [r2, #0]
 8001536:	b2d2      	uxtb	r2, r2
 8001538:	2104      	movs	r1, #4
 800153a:	4618      	mov	r0, r3
 800153c:	f000 f994 	bl	8001868 <CODEC_IO_Write>
 8001540:	4603      	mov	r3, r0
 8001542:	461a      	mov	r2, r3
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	4413      	add	r3, r2
 8001548:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 800154a:	88fb      	ldrh	r3, [r7, #6]
 800154c:	b2db      	uxtb	r3, r3
 800154e:	229e      	movs	r2, #158	; 0x9e
 8001550:	2102      	movs	r1, #2
 8001552:	4618      	mov	r0, r3
 8001554:	f000 f988 	bl	8001868 <CODEC_IO_Write>
 8001558:	4603      	mov	r3, r0
 800155a:	461a      	mov	r2, r3
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	4413      	add	r3, r2
 8001560:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8001562:	68fb      	ldr	r3, [r7, #12]
}
 8001564:	4618      	mov	r0, r3
 8001566:	3710      	adds	r7, #16
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	20005d72 	.word	0x20005d72

08001570 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	6039      	str	r1, [r7, #0]
 800157a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800157c:	2300      	movs	r3, #0
 800157e:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001580:	88fb      	ldrh	r3, [r7, #6]
 8001582:	2101      	movs	r1, #1
 8001584:	4618      	mov	r0, r3
 8001586:	f000 f893 	bl	80016b0 <cs43l22_SetMute>
 800158a:	4602      	mov	r2, r0
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	4413      	add	r3, r2
 8001590:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001592:	88fb      	ldrh	r3, [r7, #6]
 8001594:	b2db      	uxtb	r3, r3
 8001596:	2204      	movs	r2, #4
 8001598:	210e      	movs	r1, #14
 800159a:	4618      	mov	r0, r3
 800159c:	f000 f964 	bl	8001868 <CODEC_IO_Write>
 80015a0:	4603      	mov	r3, r0
 80015a2:	461a      	mov	r2, r3
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	4413      	add	r3, r2
 80015a8:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 80015aa:	88fb      	ldrh	r3, [r7, #6]
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	229f      	movs	r2, #159	; 0x9f
 80015b0:	2102      	movs	r1, #2
 80015b2:	4618      	mov	r0, r3
 80015b4:	f000 f958 	bl	8001868 <CODEC_IO_Write>
 80015b8:	4603      	mov	r3, r0
 80015ba:	461a      	mov	r2, r3
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	4413      	add	r3, r2
 80015c0:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 80015c2:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <cs43l22_Stop+0x64>)
 80015c4:	2201      	movs	r2, #1
 80015c6:	701a      	strb	r2, [r3, #0]
  return counter;    
 80015c8:	68fb      	ldr	r3, [r7, #12]
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3710      	adds	r7, #16
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20000450 	.word	0x20000450

080015d8 <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	460a      	mov	r2, r1
 80015e2:	80fb      	strh	r3, [r7, #6]
 80015e4:	4613      	mov	r3, r2
 80015e6:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 80015ec:	797b      	ldrb	r3, [r7, #5]
 80015ee:	2b64      	cmp	r3, #100	; 0x64
 80015f0:	d80b      	bhi.n	800160a <cs43l22_SetVolume+0x32>
 80015f2:	797a      	ldrb	r2, [r7, #5]
 80015f4:	4613      	mov	r3, r2
 80015f6:	021b      	lsls	r3, r3, #8
 80015f8:	1a9b      	subs	r3, r3, r2
 80015fa:	4a25      	ldr	r2, [pc, #148]	; (8001690 <cs43l22_SetVolume+0xb8>)
 80015fc:	fb82 1203 	smull	r1, r2, r2, r3
 8001600:	1152      	asrs	r2, r2, #5
 8001602:	17db      	asrs	r3, r3, #31
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	b2db      	uxtb	r3, r3
 8001608:	e000      	b.n	800160c <cs43l22_SetVolume+0x34>
 800160a:	23ff      	movs	r3, #255	; 0xff
 800160c:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 800160e:	7afb      	ldrb	r3, [r7, #11]
 8001610:	2be6      	cmp	r3, #230	; 0xe6
 8001612:	d91c      	bls.n	800164e <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001614:	88fb      	ldrh	r3, [r7, #6]
 8001616:	b2d8      	uxtb	r0, r3
 8001618:	7afb      	ldrb	r3, [r7, #11]
 800161a:	3319      	adds	r3, #25
 800161c:	b2db      	uxtb	r3, r3
 800161e:	461a      	mov	r2, r3
 8001620:	2120      	movs	r1, #32
 8001622:	f000 f921 	bl	8001868 <CODEC_IO_Write>
 8001626:	4603      	mov	r3, r0
 8001628:	461a      	mov	r2, r3
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	4413      	add	r3, r2
 800162e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8001630:	88fb      	ldrh	r3, [r7, #6]
 8001632:	b2d8      	uxtb	r0, r3
 8001634:	7afb      	ldrb	r3, [r7, #11]
 8001636:	3319      	adds	r3, #25
 8001638:	b2db      	uxtb	r3, r3
 800163a:	461a      	mov	r2, r3
 800163c:	2121      	movs	r1, #33	; 0x21
 800163e:	f000 f913 	bl	8001868 <CODEC_IO_Write>
 8001642:	4603      	mov	r3, r0
 8001644:	461a      	mov	r2, r3
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	4413      	add	r3, r2
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	e01b      	b.n	8001686 <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 800164e:	88fb      	ldrh	r3, [r7, #6]
 8001650:	b2d8      	uxtb	r0, r3
 8001652:	7afb      	ldrb	r3, [r7, #11]
 8001654:	3319      	adds	r3, #25
 8001656:	b2db      	uxtb	r3, r3
 8001658:	461a      	mov	r2, r3
 800165a:	2120      	movs	r1, #32
 800165c:	f000 f904 	bl	8001868 <CODEC_IO_Write>
 8001660:	4603      	mov	r3, r0
 8001662:	461a      	mov	r2, r3
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	4413      	add	r3, r2
 8001668:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 800166a:	88fb      	ldrh	r3, [r7, #6]
 800166c:	b2d8      	uxtb	r0, r3
 800166e:	7afb      	ldrb	r3, [r7, #11]
 8001670:	3319      	adds	r3, #25
 8001672:	b2db      	uxtb	r3, r3
 8001674:	461a      	mov	r2, r3
 8001676:	2121      	movs	r1, #33	; 0x21
 8001678:	f000 f8f6 	bl	8001868 <CODEC_IO_Write>
 800167c:	4603      	mov	r3, r0
 800167e:	461a      	mov	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	4413      	add	r3, r2
 8001684:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8001686:	68fb      	ldr	r3, [r7, #12]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3710      	adds	r7, #16
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	51eb851f 	.word	0x51eb851f

08001694 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	6039      	str	r1, [r7, #0]
 800169e:	80fb      	strh	r3, [r7, #6]
  return 0;
 80016a0:	2300      	movs	r3, #0
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	370c      	adds	r7, #12
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
	...

080016b0 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	6039      	str	r1, [r7, #0]
 80016ba:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	2b01      	cmp	r3, #1
 80016c4:	d124      	bne.n	8001710 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 80016c6:	88fb      	ldrh	r3, [r7, #6]
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	22ff      	movs	r2, #255	; 0xff
 80016cc:	2104      	movs	r1, #4
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 f8ca 	bl	8001868 <CODEC_IO_Write>
 80016d4:	4603      	mov	r3, r0
 80016d6:	461a      	mov	r2, r3
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	4413      	add	r3, r2
 80016dc:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 80016de:	88fb      	ldrh	r3, [r7, #6]
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	2201      	movs	r2, #1
 80016e4:	2122      	movs	r1, #34	; 0x22
 80016e6:	4618      	mov	r0, r3
 80016e8:	f000 f8be 	bl	8001868 <CODEC_IO_Write>
 80016ec:	4603      	mov	r3, r0
 80016ee:	461a      	mov	r2, r3
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	4413      	add	r3, r2
 80016f4:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 80016f6:	88fb      	ldrh	r3, [r7, #6]
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2201      	movs	r2, #1
 80016fc:	2123      	movs	r1, #35	; 0x23
 80016fe:	4618      	mov	r0, r3
 8001700:	f000 f8b2 	bl	8001868 <CODEC_IO_Write>
 8001704:	4603      	mov	r3, r0
 8001706:	461a      	mov	r2, r3
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	4413      	add	r3, r2
 800170c:	60fb      	str	r3, [r7, #12]
 800170e:	e025      	b.n	800175c <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8001710:	88fb      	ldrh	r3, [r7, #6]
 8001712:	b2db      	uxtb	r3, r3
 8001714:	2200      	movs	r2, #0
 8001716:	2122      	movs	r1, #34	; 0x22
 8001718:	4618      	mov	r0, r3
 800171a:	f000 f8a5 	bl	8001868 <CODEC_IO_Write>
 800171e:	4603      	mov	r3, r0
 8001720:	461a      	mov	r2, r3
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	4413      	add	r3, r2
 8001726:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8001728:	88fb      	ldrh	r3, [r7, #6]
 800172a:	b2db      	uxtb	r3, r3
 800172c:	2200      	movs	r2, #0
 800172e:	2123      	movs	r1, #35	; 0x23
 8001730:	4618      	mov	r0, r3
 8001732:	f000 f899 	bl	8001868 <CODEC_IO_Write>
 8001736:	4603      	mov	r3, r0
 8001738:	461a      	mov	r2, r3
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	4413      	add	r3, r2
 800173e:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001740:	88fb      	ldrh	r3, [r7, #6]
 8001742:	b2db      	uxtb	r3, r3
 8001744:	4a08      	ldr	r2, [pc, #32]	; (8001768 <cs43l22_SetMute+0xb8>)
 8001746:	7812      	ldrb	r2, [r2, #0]
 8001748:	b2d2      	uxtb	r2, r2
 800174a:	2104      	movs	r1, #4
 800174c:	4618      	mov	r0, r3
 800174e:	f000 f88b 	bl	8001868 <CODEC_IO_Write>
 8001752:	4603      	mov	r3, r0
 8001754:	461a      	mov	r2, r3
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	4413      	add	r3, r2
 800175a:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 800175c:	68fb      	ldr	r3, [r7, #12]
}
 800175e:	4618      	mov	r0, r3
 8001760:	3710      	adds	r7, #16
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	20005d72 	.word	0x20005d72

0800176c <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	4603      	mov	r3, r0
 8001774:	460a      	mov	r2, r1
 8001776:	80fb      	strh	r3, [r7, #6]
 8001778:	4613      	mov	r3, r2
 800177a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 800177c:	2300      	movs	r3, #0
 800177e:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001780:	797b      	ldrb	r3, [r7, #5]
 8001782:	3b01      	subs	r3, #1
 8001784:	2b03      	cmp	r3, #3
 8001786:	d84b      	bhi.n	8001820 <cs43l22_SetOutputMode+0xb4>
 8001788:	a201      	add	r2, pc, #4	; (adr r2, 8001790 <cs43l22_SetOutputMode+0x24>)
 800178a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800178e:	bf00      	nop
 8001790:	080017a1 	.word	0x080017a1
 8001794:	080017c1 	.word	0x080017c1
 8001798:	080017e1 	.word	0x080017e1
 800179c:	08001801 	.word	0x08001801
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 80017a0:	88fb      	ldrh	r3, [r7, #6]
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	22fa      	movs	r2, #250	; 0xfa
 80017a6:	2104      	movs	r1, #4
 80017a8:	4618      	mov	r0, r3
 80017aa:	f000 f85d 	bl	8001868 <CODEC_IO_Write>
 80017ae:	4603      	mov	r3, r0
 80017b0:	461a      	mov	r2, r3
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	4413      	add	r3, r2
 80017b6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 80017b8:	4b24      	ldr	r3, [pc, #144]	; (800184c <cs43l22_SetOutputMode+0xe0>)
 80017ba:	22fa      	movs	r2, #250	; 0xfa
 80017bc:	701a      	strb	r2, [r3, #0]
      break;
 80017be:	e03f      	b.n	8001840 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 80017c0:	88fb      	ldrh	r3, [r7, #6]
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	22af      	movs	r2, #175	; 0xaf
 80017c6:	2104      	movs	r1, #4
 80017c8:	4618      	mov	r0, r3
 80017ca:	f000 f84d 	bl	8001868 <CODEC_IO_Write>
 80017ce:	4603      	mov	r3, r0
 80017d0:	461a      	mov	r2, r3
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	4413      	add	r3, r2
 80017d6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 80017d8:	4b1c      	ldr	r3, [pc, #112]	; (800184c <cs43l22_SetOutputMode+0xe0>)
 80017da:	22af      	movs	r2, #175	; 0xaf
 80017dc:	701a      	strb	r2, [r3, #0]
      break;
 80017de:	e02f      	b.n	8001840 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 80017e0:	88fb      	ldrh	r3, [r7, #6]
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	22aa      	movs	r2, #170	; 0xaa
 80017e6:	2104      	movs	r1, #4
 80017e8:	4618      	mov	r0, r3
 80017ea:	f000 f83d 	bl	8001868 <CODEC_IO_Write>
 80017ee:	4603      	mov	r3, r0
 80017f0:	461a      	mov	r2, r3
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	4413      	add	r3, r2
 80017f6:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 80017f8:	4b14      	ldr	r3, [pc, #80]	; (800184c <cs43l22_SetOutputMode+0xe0>)
 80017fa:	22aa      	movs	r2, #170	; 0xaa
 80017fc:	701a      	strb	r2, [r3, #0]
      break;
 80017fe:	e01f      	b.n	8001840 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001800:	88fb      	ldrh	r3, [r7, #6]
 8001802:	b2db      	uxtb	r3, r3
 8001804:	2205      	movs	r2, #5
 8001806:	2104      	movs	r1, #4
 8001808:	4618      	mov	r0, r3
 800180a:	f000 f82d 	bl	8001868 <CODEC_IO_Write>
 800180e:	4603      	mov	r3, r0
 8001810:	461a      	mov	r2, r3
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	4413      	add	r3, r2
 8001816:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001818:	4b0c      	ldr	r3, [pc, #48]	; (800184c <cs43l22_SetOutputMode+0xe0>)
 800181a:	2205      	movs	r2, #5
 800181c:	701a      	strb	r2, [r3, #0]
      break;    
 800181e:	e00f      	b.n	8001840 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001820:	88fb      	ldrh	r3, [r7, #6]
 8001822:	b2db      	uxtb	r3, r3
 8001824:	2205      	movs	r2, #5
 8001826:	2104      	movs	r1, #4
 8001828:	4618      	mov	r0, r3
 800182a:	f000 f81d 	bl	8001868 <CODEC_IO_Write>
 800182e:	4603      	mov	r3, r0
 8001830:	461a      	mov	r2, r3
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	4413      	add	r3, r2
 8001836:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8001838:	4b04      	ldr	r3, [pc, #16]	; (800184c <cs43l22_SetOutputMode+0xe0>)
 800183a:	2205      	movs	r2, #5
 800183c:	701a      	strb	r2, [r3, #0]
      break;
 800183e:	bf00      	nop
  }  
  return counter;
 8001840:	68fb      	ldr	r3, [r7, #12]
}
 8001842:	4618      	mov	r0, r3
 8001844:	3710      	adds	r7, #16
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	20005d72 	.word	0x20005d72

08001850 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	4603      	mov	r3, r0
 8001858:	80fb      	strh	r3, [r7, #6]
  return 0;
 800185a:	2300      	movs	r3, #0
}
 800185c:	4618      	mov	r0, r3
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	71fb      	strb	r3, [r7, #7]
 8001872:	460b      	mov	r3, r1
 8001874:	71bb      	strb	r3, [r7, #6]
 8001876:	4613      	mov	r3, r2
 8001878:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 800187a:	2300      	movs	r3, #0
 800187c:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 800187e:	797a      	ldrb	r2, [r7, #5]
 8001880:	79b9      	ldrb	r1, [r7, #6]
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	4618      	mov	r0, r3
 8001886:	f000 f92a 	bl	8001ade <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	b2db      	uxtb	r3, r3
}
 800188e:	4618      	mov	r0, r3
 8001890:	3710      	adds	r7, #16
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
	...

08001898 <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 800189c:	480e      	ldr	r0, [pc, #56]	; (80018d8 <I2Cx_Init+0x40>)
 800189e:	f002 f871 	bl	8003984 <HAL_I2C_GetState>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d114      	bne.n	80018d2 <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 80018a8:	4b0b      	ldr	r3, [pc, #44]	; (80018d8 <I2Cx_Init+0x40>)
 80018aa:	4a0c      	ldr	r2, [pc, #48]	; (80018dc <I2Cx_Init+0x44>)
 80018ac:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018ae:	4b0a      	ldr	r3, [pc, #40]	; (80018d8 <I2Cx_Init+0x40>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 80018b4:	4b08      	ldr	r3, [pc, #32]	; (80018d8 <I2Cx_Init+0x40>)
 80018b6:	2233      	movs	r2, #51	; 0x33
 80018b8:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018ba:	4b07      	ldr	r3, [pc, #28]	; (80018d8 <I2Cx_Init+0x40>)
 80018bc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018c0:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 80018c2:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <I2Cx_Init+0x40>)
 80018c4:	4a06      	ldr	r2, [pc, #24]	; (80018e0 <I2Cx_Init+0x48>)
 80018c6:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 80018c8:	f000 f876 	bl	80019b8 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 80018cc:	4802      	ldr	r0, [pc, #8]	; (80018d8 <I2Cx_Init+0x40>)
 80018ce:	f001 fbc5 	bl	800305c <HAL_I2C_Init>
  }
}
 80018d2:	bf00      	nop
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	20005d74 	.word	0x20005d74
 80018dc:	000186a0 	.word	0x000186a0
 80018e0:	40005400 	.word	0x40005400

080018e4 <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b088      	sub	sp, #32
 80018e8:	af04      	add	r7, sp, #16
 80018ea:	4603      	mov	r3, r0
 80018ec:	71fb      	strb	r3, [r7, #7]
 80018ee:	460b      	mov	r3, r1
 80018f0:	71bb      	strb	r3, [r7, #6]
 80018f2:	4613      	mov	r3, r2
 80018f4:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80018f6:	2300      	movs	r3, #0
 80018f8:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	b299      	uxth	r1, r3
 80018fe:	79bb      	ldrb	r3, [r7, #6]
 8001900:	b29a      	uxth	r2, r3
 8001902:	4b0c      	ldr	r3, [pc, #48]	; (8001934 <I2Cx_WriteData+0x50>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	9302      	str	r3, [sp, #8]
 8001908:	2301      	movs	r3, #1
 800190a:	9301      	str	r3, [sp, #4]
 800190c:	1d7b      	adds	r3, r7, #5
 800190e:	9300      	str	r3, [sp, #0]
 8001910:	2301      	movs	r3, #1
 8001912:	4809      	ldr	r0, [pc, #36]	; (8001938 <I2Cx_WriteData+0x54>)
 8001914:	f001 fd16 	bl	8003344 <HAL_I2C_Mem_Write>
 8001918:	4603      	mov	r3, r0
 800191a:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 800191c:	7bfb      	ldrb	r3, [r7, #15]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d003      	beq.n	800192a <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8001922:	79fb      	ldrb	r3, [r7, #7]
 8001924:	4618      	mov	r0, r3
 8001926:	f000 f837 	bl	8001998 <I2Cx_Error>
  }
}
 800192a:	bf00      	nop
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	20000454 	.word	0x20000454
 8001938:	20005d74 	.word	0x20005d74

0800193c <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b088      	sub	sp, #32
 8001940:	af04      	add	r7, sp, #16
 8001942:	4603      	mov	r3, r0
 8001944:	460a      	mov	r2, r1
 8001946:	71fb      	strb	r3, [r7, #7]
 8001948:	4613      	mov	r3, r2
 800194a:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800194c:	2300      	movs	r3, #0
 800194e:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8001950:	2300      	movs	r3, #0
 8001952:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 8001954:	79fb      	ldrb	r3, [r7, #7]
 8001956:	b299      	uxth	r1, r3
 8001958:	79bb      	ldrb	r3, [r7, #6]
 800195a:	b29a      	uxth	r2, r3
 800195c:	4b0c      	ldr	r3, [pc, #48]	; (8001990 <I2Cx_ReadData+0x54>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	9302      	str	r3, [sp, #8]
 8001962:	2301      	movs	r3, #1
 8001964:	9301      	str	r3, [sp, #4]
 8001966:	f107 030e 	add.w	r3, r7, #14
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	2301      	movs	r3, #1
 800196e:	4809      	ldr	r0, [pc, #36]	; (8001994 <I2Cx_ReadData+0x58>)
 8001970:	f001 fde2 	bl	8003538 <HAL_I2C_Mem_Read>
 8001974:	4603      	mov	r3, r0
 8001976:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8001978:	7bfb      	ldrb	r3, [r7, #15]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d003      	beq.n	8001986 <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 800197e:	79fb      	ldrb	r3, [r7, #7]
 8001980:	4618      	mov	r0, r3
 8001982:	f000 f809 	bl	8001998 <I2Cx_Error>
  }
  return value;
 8001986:	7bbb      	ldrb	r3, [r7, #14]
}
 8001988:	4618      	mov	r0, r3
 800198a:	3710      	adds	r7, #16
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	20000454 	.word	0x20000454
 8001994:	20005d74 	.word	0x20005d74

08001998 <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 80019a2:	4804      	ldr	r0, [pc, #16]	; (80019b4 <I2Cx_Error+0x1c>)
 80019a4:	f001 fc9e 	bl	80032e4 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 80019a8:	f7ff ff76 	bl	8001898 <I2Cx_Init>
}
 80019ac:	bf00      	nop
 80019ae:	3708      	adds	r7, #8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	20005d74 	.word	0x20005d74

080019b8 <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b088      	sub	sp, #32
 80019bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	60bb      	str	r3, [r7, #8]
 80019c2:	4b25      	ldr	r3, [pc, #148]	; (8001a58 <I2Cx_MspInit+0xa0>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	4a24      	ldr	r2, [pc, #144]	; (8001a58 <I2Cx_MspInit+0xa0>)
 80019c8:	f043 0302 	orr.w	r3, r3, #2
 80019cc:	6313      	str	r3, [r2, #48]	; 0x30
 80019ce:	4b22      	ldr	r3, [pc, #136]	; (8001a58 <I2Cx_MspInit+0xa0>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	60bb      	str	r3, [r7, #8]
 80019d8:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 80019da:	f44f 7310 	mov.w	r3, #576	; 0x240
 80019de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019e0:	2312      	movs	r3, #18
 80019e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80019e4:	2302      	movs	r3, #2
 80019e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80019e8:	2300      	movs	r3, #0
 80019ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 80019ec:	2304      	movs	r3, #4
 80019ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 80019f0:	f107 030c 	add.w	r3, r7, #12
 80019f4:	4619      	mov	r1, r3
 80019f6:	4819      	ldr	r0, [pc, #100]	; (8001a5c <I2Cx_MspInit+0xa4>)
 80019f8:	f001 f864 	bl	8002ac4 <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80019fc:	2300      	movs	r3, #0
 80019fe:	607b      	str	r3, [r7, #4]
 8001a00:	4b15      	ldr	r3, [pc, #84]	; (8001a58 <I2Cx_MspInit+0xa0>)
 8001a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a04:	4a14      	ldr	r2, [pc, #80]	; (8001a58 <I2Cx_MspInit+0xa0>)
 8001a06:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a0a:	6413      	str	r3, [r2, #64]	; 0x40
 8001a0c:	4b12      	ldr	r3, [pc, #72]	; (8001a58 <I2Cx_MspInit+0xa0>)
 8001a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a14:	607b      	str	r3, [r7, #4]
 8001a16:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8001a18:	4b0f      	ldr	r3, [pc, #60]	; (8001a58 <I2Cx_MspInit+0xa0>)
 8001a1a:	6a1b      	ldr	r3, [r3, #32]
 8001a1c:	4a0e      	ldr	r2, [pc, #56]	; (8001a58 <I2Cx_MspInit+0xa0>)
 8001a1e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a22:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001a24:	4b0c      	ldr	r3, [pc, #48]	; (8001a58 <I2Cx_MspInit+0xa0>)
 8001a26:	6a1b      	ldr	r3, [r3, #32]
 8001a28:	4a0b      	ldr	r2, [pc, #44]	; (8001a58 <I2Cx_MspInit+0xa0>)
 8001a2a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001a2e:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8001a30:	2200      	movs	r2, #0
 8001a32:	2100      	movs	r1, #0
 8001a34:	201f      	movs	r0, #31
 8001a36:	f000 fc24 	bl	8002282 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001a3a:	201f      	movs	r0, #31
 8001a3c:	f000 fc3d 	bl	80022ba <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8001a40:	2200      	movs	r2, #0
 8001a42:	2100      	movs	r1, #0
 8001a44:	2020      	movs	r0, #32
 8001a46:	f000 fc1c 	bl	8002282 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 8001a4a:	2020      	movs	r0, #32
 8001a4c:	f000 fc35 	bl	80022ba <HAL_NVIC_EnableIRQ>
}
 8001a50:	bf00      	nop
 8001a52:	3720      	adds	r7, #32
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	40023800 	.word	0x40023800
 8001a5c:	40020400 	.word	0x40020400

08001a60 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	603b      	str	r3, [r7, #0]
 8001a6a:	4b17      	ldr	r3, [pc, #92]	; (8001ac8 <AUDIO_IO_Init+0x68>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6e:	4a16      	ldr	r2, [pc, #88]	; (8001ac8 <AUDIO_IO_Init+0x68>)
 8001a70:	f043 0308 	orr.w	r3, r3, #8
 8001a74:	6313      	str	r3, [r2, #48]	; 0x30
 8001a76:	4b14      	ldr	r3, [pc, #80]	; (8001ac8 <AUDIO_IO_Init+0x68>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7a:	f003 0308 	and.w	r3, r3, #8
 8001a7e:	603b      	str	r3, [r7, #0]
 8001a80:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 8001a82:	2310      	movs	r3, #16
 8001a84:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a86:	2301      	movs	r3, #1
 8001a88:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8001a8a:	2302      	movs	r3, #2
 8001a8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 8001a92:	1d3b      	adds	r3, r7, #4
 8001a94:	4619      	mov	r1, r3
 8001a96:	480d      	ldr	r0, [pc, #52]	; (8001acc <AUDIO_IO_Init+0x6c>)
 8001a98:	f001 f814 	bl	8002ac4 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8001a9c:	f7ff fefc 	bl	8001898 <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	2110      	movs	r1, #16
 8001aa4:	4809      	ldr	r0, [pc, #36]	; (8001acc <AUDIO_IO_Init+0x6c>)
 8001aa6:	f001 faa5 	bl	8002ff4 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001aaa:	2005      	movs	r0, #5
 8001aac:	f000 faea 	bl	8002084 <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	2110      	movs	r1, #16
 8001ab4:	4805      	ldr	r0, [pc, #20]	; (8001acc <AUDIO_IO_Init+0x6c>)
 8001ab6:	f001 fa9d 	bl	8002ff4 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8001aba:	2005      	movs	r0, #5
 8001abc:	f000 fae2 	bl	8002084 <HAL_Delay>
}
 8001ac0:	bf00      	nop
 8001ac2:	3718      	adds	r7, #24
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	40023800 	.word	0x40023800
 8001acc:	40020c00 	.word	0x40020c00

08001ad0 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  
}
 8001ad4:	bf00      	nop
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr

08001ade <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	71fb      	strb	r3, [r7, #7]
 8001ae8:	460b      	mov	r3, r1
 8001aea:	71bb      	strb	r3, [r7, #6]
 8001aec:	4613      	mov	r3, r2
 8001aee:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8001af0:	797a      	ldrb	r2, [r7, #5]
 8001af2:	79b9      	ldrb	r1, [r7, #6]
 8001af4:	79fb      	ldrb	r3, [r7, #7]
 8001af6:	4618      	mov	r0, r3
 8001af8:	f7ff fef4 	bl	80018e4 <I2Cx_WriteData>
}
 8001afc:	bf00      	nop
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	460a      	mov	r2, r1
 8001b0e:	71fb      	strb	r3, [r7, #7]
 8001b10:	4613      	mov	r3, r2
 8001b12:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8001b14:	79ba      	ldrb	r2, [r7, #6]
 8001b16:	79fb      	ldrb	r3, [r7, #7]
 8001b18:	4611      	mov	r1, r2
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff ff0e 	bl	800193c <I2Cx_ReadData>
 8001b20:	4603      	mov	r3, r0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
	...

08001b2c <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8001b2c:	b590      	push	{r4, r7, lr}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	4603      	mov	r3, r0
 8001b34:	603a      	str	r2, [r7, #0]
 8001b36:	80fb      	strh	r3, [r7, #6]
 8001b38:	460b      	mov	r3, r1
 8001b3a:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8001b40:	2200      	movs	r2, #0
 8001b42:	6839      	ldr	r1, [r7, #0]
 8001b44:	481c      	ldr	r0, [pc, #112]	; (8001bb8 <BSP_AUDIO_OUT_Init+0x8c>)
 8001b46:	f000 f89f 	bl	8001c88 <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 8001b4a:	4b1b      	ldr	r3, [pc, #108]	; (8001bb8 <BSP_AUDIO_OUT_Init+0x8c>)
 8001b4c:	4a1b      	ldr	r2, [pc, #108]	; (8001bbc <BSP_AUDIO_OUT_Init+0x90>)
 8001b4e:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8001b50:	4819      	ldr	r0, [pc, #100]	; (8001bb8 <BSP_AUDIO_OUT_Init+0x8c>)
 8001b52:	f002 fc69 	bl	8004428 <HAL_I2S_GetState>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d103      	bne.n	8001b64 <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	4816      	ldr	r0, [pc, #88]	; (8001bb8 <BSP_AUDIO_OUT_Init+0x8c>)
 8001b60:	f000 f8ec 	bl	8001d3c <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 8001b64:	6838      	ldr	r0, [r7, #0]
 8001b66:	f000 f9b1 	bl	8001ecc <I2S3_Init>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 8001b74:	7bfb      	ldrb	r3, [r7, #15]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d10e      	bne.n	8001b98 <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 8001b7a:	4b11      	ldr	r3, [pc, #68]	; (8001bc0 <BSP_AUDIO_OUT_Init+0x94>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	2094      	movs	r0, #148	; 0x94
 8001b80:	4798      	blx	r3
 8001b82:	4603      	mov	r3, r0
 8001b84:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 8001b88:	2be0      	cmp	r3, #224	; 0xe0
 8001b8a:	d103      	bne.n	8001b94 <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8001b8c:	4b0d      	ldr	r3, [pc, #52]	; (8001bc4 <BSP_AUDIO_OUT_Init+0x98>)
 8001b8e:	4a0c      	ldr	r2, [pc, #48]	; (8001bc0 <BSP_AUDIO_OUT_Init+0x94>)
 8001b90:	601a      	str	r2, [r3, #0]
 8001b92:	e001      	b.n	8001b98 <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 8001b98:	7bfb      	ldrb	r3, [r7, #15]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d107      	bne.n	8001bae <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8001b9e:	4b09      	ldr	r3, [pc, #36]	; (8001bc4 <BSP_AUDIO_OUT_Init+0x98>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	681c      	ldr	r4, [r3, #0]
 8001ba4:	797a      	ldrb	r2, [r7, #5]
 8001ba6:	88f9      	ldrh	r1, [r7, #6]
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	2094      	movs	r0, #148	; 0x94
 8001bac:	47a0      	blx	r4
  }
  
  return ret;
 8001bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3714      	adds	r7, #20
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd90      	pop	{r4, r7, pc}
 8001bb8:	20005dcc 	.word	0x20005dcc
 8001bbc:	40003c00 	.word	0x40003c00
 8001bc0:	20000420 	.word	0x20000420
 8001bc4:	20005dc8 	.word	0x20005dc8

08001bc8 <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8001bd2:	4b10      	ldr	r3, [pc, #64]	; (8001c14 <BSP_AUDIO_OUT_Play+0x4c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	683a      	ldr	r2, [r7, #0]
 8001bda:	b292      	uxth	r2, r2
 8001bdc:	6879      	ldr	r1, [r7, #4]
 8001bde:	2094      	movs	r0, #148	; 0x94
 8001be0:	4798      	blx	r3
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e00f      	b.n	8001c0c <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001bf2:	d203      	bcs.n	8001bfc <BSP_AUDIO_OUT_Play+0x34>
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	085b      	lsrs	r3, r3, #1
 8001bf8:	b29b      	uxth	r3, r3
 8001bfa:	e001      	b.n	8001c00 <BSP_AUDIO_OUT_Play+0x38>
 8001bfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c00:	461a      	mov	r2, r3
 8001c02:	6879      	ldr	r1, [r7, #4]
 8001c04:	4804      	ldr	r0, [pc, #16]	; (8001c18 <BSP_AUDIO_OUT_Play+0x50>)
 8001c06:	f002 fb67 	bl	80042d8 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8001c0a:	2300      	movs	r3, #0
  }
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3708      	adds	r7, #8
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	20005dc8 	.word	0x20005dc8
 8001c18:	20005dcc 	.word	0x20005dcc

08001c1c <BSP_AUDIO_OUT_ChangeBuffer>:
  * @brief  Sends n-Bytes on the I2S interface.
  * @param  pData: Pointer to data address 
  * @param  Size: Number of data to be written
  */
void BSP_AUDIO_OUT_ChangeBuffer(uint16_t *pData, uint16_t Size)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	460b      	mov	r3, r1
 8001c26:	807b      	strh	r3, [r7, #2]
  HAL_I2S_Transmit_DMA(&hAudioOutI2s, pData, Size); 
 8001c28:	887b      	ldrh	r3, [r7, #2]
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	6879      	ldr	r1, [r7, #4]
 8001c2e:	4803      	ldr	r0, [pc, #12]	; (8001c3c <BSP_AUDIO_OUT_ChangeBuffer+0x20>)
 8001c30:	f002 fb52 	bl	80042d8 <HAL_I2S_Transmit_DMA>
}
 8001c34:	bf00      	nop
 8001c36:	3708      	adds	r7, #8
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	20005dcc 	.word	0x20005dcc

08001c40 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a04      	ldr	r2, [pc, #16]	; (8001c60 <HAL_I2S_TxCpltCallback+0x20>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d101      	bne.n	8001c56 <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 8001c52:	f7fe ffe7 	bl	8000c24 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 8001c56:	bf00      	nop
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40003c00 	.word	0x40003c00

08001c64 <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a04      	ldr	r2, [pc, #16]	; (8001c84 <HAL_I2S_TxHalfCpltCallback+0x20>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d101      	bne.n	8001c7a <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8001c76:	f7fe ff6f 	bl	8000b58 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 8001c7a:	bf00      	nop
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	40003c00 	.word	0x40003c00

08001c88 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b08a      	sub	sp, #40	; 0x28
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 8001c94:	2300      	movs	r3, #0
 8001c96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001c9a:	23ff      	movs	r3, #255	; 0xff
 8001c9c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001ca6:	e010      	b.n	8001cca <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 8001ca8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001cac:	4a20      	ldr	r2, [pc, #128]	; (8001d30 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 8001cae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cb2:	68ba      	ldr	r2, [r7, #8]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d103      	bne.n	8001cc0 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 8001cb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001cbc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 8001cc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001cca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001cce:	2b07      	cmp	r3, #7
 8001cd0:	d9ea      	bls.n	8001ca8 <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 8001cd2:	f107 0314 	add.w	r3, r7, #20
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f004 fcda 	bl	8006690 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 8001cdc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001ce0:	f003 0307 	and.w	r3, r3, #7
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d113      	bne.n	8001d10 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8001cec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001cf0:	4a10      	ldr	r2, [pc, #64]	; (8001d34 <BSP_AUDIO_OUT_ClockConfig+0xac>)
 8001cf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cf6:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8001cf8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001cfc:	4a0e      	ldr	r2, [pc, #56]	; (8001d38 <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 8001cfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d02:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001d04:	f107 0314 	add.w	r3, r7, #20
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f004 fbdf 	bl	80064cc <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8001d0e:	e00b      	b.n	8001d28 <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001d10:	2301      	movs	r3, #1
 8001d12:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 8001d14:	f44f 7381 	mov.w	r3, #258	; 0x102
 8001d18:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8001d1e:	f107 0314 	add.w	r3, r7, #20
 8001d22:	4618      	mov	r0, r3
 8001d24:	f004 fbd2 	bl	80064cc <HAL_RCCEx_PeriphCLKConfig>
}
 8001d28:	bf00      	nop
 8001d2a:	3728      	adds	r7, #40	; 0x28
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	0805a124 	.word	0x0805a124
 8001d34:	0805a144 	.word	0x0805a144
 8001d38:	0805a164 	.word	0x0805a164

08001d3c <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08c      	sub	sp, #48	; 0x30
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	61bb      	str	r3, [r7, #24]
 8001d4a:	4b56      	ldr	r3, [pc, #344]	; (8001ea4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4e:	4a55      	ldr	r2, [pc, #340]	; (8001ea4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001d50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d54:	6413      	str	r3, [r2, #64]	; 0x40
 8001d56:	4b53      	ldr	r3, [pc, #332]	; (8001ea4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d5e:	61bb      	str	r3, [r7, #24]
 8001d60:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	617b      	str	r3, [r7, #20]
 8001d66:	4b4f      	ldr	r3, [pc, #316]	; (8001ea4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	4a4e      	ldr	r2, [pc, #312]	; (8001ea4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001d6c:	f043 0304 	orr.w	r3, r3, #4
 8001d70:	6313      	str	r3, [r2, #48]	; 0x30
 8001d72:	4b4c      	ldr	r3, [pc, #304]	; (8001ea4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	f003 0304 	and.w	r3, r3, #4
 8001d7a:	617b      	str	r3, [r7, #20]
 8001d7c:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	613b      	str	r3, [r7, #16]
 8001d82:	4b48      	ldr	r3, [pc, #288]	; (8001ea4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d86:	4a47      	ldr	r2, [pc, #284]	; (8001ea4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001d88:	f043 0301 	orr.w	r3, r3, #1
 8001d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d8e:	4b45      	ldr	r3, [pc, #276]	; (8001ea4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	613b      	str	r3, [r7, #16]
 8001d98:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 8001d9a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001d9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8001da0:	2302      	movs	r3, #2
 8001da2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8001da4:	2300      	movs	r3, #0
 8001da6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 8001da8:	2302      	movs	r3, #2
 8001daa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 8001dac:	2306      	movs	r3, #6
 8001dae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 8001db0:	f107 031c 	add.w	r3, r7, #28
 8001db4:	4619      	mov	r1, r3
 8001db6:	483c      	ldr	r0, [pc, #240]	; (8001ea8 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8001db8:	f000 fe84 	bl	8002ac4 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 8001dbc:	2310      	movs	r3, #16
 8001dbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 8001dc0:	f107 031c 	add.w	r3, r7, #28
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4839      	ldr	r0, [pc, #228]	; (8001eac <BSP_AUDIO_OUT_MspInit+0x170>)
 8001dc8:	f000 fe7c 	bl	8002ac4 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	4b34      	ldr	r3, [pc, #208]	; (8001ea4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd4:	4a33      	ldr	r2, [pc, #204]	; (8001ea4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001dd6:	f043 0304 	orr.w	r3, r3, #4
 8001dda:	6313      	str	r3, [r2, #48]	; 0x30
 8001ddc:	4b31      	ldr	r3, [pc, #196]	; (8001ea4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de0:	f003 0304 	and.w	r3, r3, #4
 8001de4:	60fb      	str	r3, [r7, #12]
 8001de6:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 8001de8:	2380      	movs	r3, #128	; 0x80
 8001dea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8001dec:	f107 031c 	add.w	r3, r7, #28
 8001df0:	4619      	mov	r1, r3
 8001df2:	482d      	ldr	r0, [pc, #180]	; (8001ea8 <BSP_AUDIO_OUT_MspInit+0x16c>)
 8001df4:	f000 fe66 	bl	8002ac4 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	4b29      	ldr	r3, [pc, #164]	; (8001ea4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e00:	4a28      	ldr	r2, [pc, #160]	; (8001ea4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001e02:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e06:	6313      	str	r3, [r2, #48]	; 0x30
 8001e08:	4b26      	ldr	r3, [pc, #152]	; (8001ea4 <BSP_AUDIO_OUT_MspInit+0x168>)
 8001e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e10:	60bb      	str	r3, [r7, #8]
 8001e12:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a25      	ldr	r2, [pc, #148]	; (8001eb0 <BSP_AUDIO_OUT_MspInit+0x174>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d136      	bne.n	8001e8c <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8001e1e:	4b25      	ldr	r3, [pc, #148]	; (8001eb4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8001e24:	4b23      	ldr	r3, [pc, #140]	; (8001eb4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001e26:	2240      	movs	r2, #64	; 0x40
 8001e28:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8001e2a:	4b22      	ldr	r3, [pc, #136]	; (8001eb4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8001e30:	4b20      	ldr	r3, [pc, #128]	; (8001eb4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001e32:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e36:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8001e38:	4b1e      	ldr	r3, [pc, #120]	; (8001eb4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001e3a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e3e:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8001e40:	4b1c      	ldr	r3, [pc, #112]	; (8001eb4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001e42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e46:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8001e48:	4b1a      	ldr	r3, [pc, #104]	; (8001eb4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8001e4e:	4b19      	ldr	r3, [pc, #100]	; (8001eb4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001e50:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001e54:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8001e56:	4b17      	ldr	r3, [pc, #92]	; (8001eb4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001e58:	2204      	movs	r2, #4
 8001e5a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8001e5c:	4b15      	ldr	r3, [pc, #84]	; (8001eb4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001e5e:	2203      	movs	r2, #3
 8001e60:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8001e62:	4b14      	ldr	r3, [pc, #80]	; (8001eb4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8001e68:	4b12      	ldr	r3, [pc, #72]	; (8001eb4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	631a      	str	r2, [r3, #48]	; 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 8001e6e:	4b11      	ldr	r3, [pc, #68]	; (8001eb4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001e70:	4a11      	ldr	r2, [pc, #68]	; (8001eb8 <BSP_AUDIO_OUT_MspInit+0x17c>)
 8001e72:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4a0f      	ldr	r2, [pc, #60]	; (8001eb4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001e78:	639a      	str	r2, [r3, #56]	; 0x38
 8001e7a:	4a0e      	ldr	r2, [pc, #56]	; (8001eb4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8001e80:	480c      	ldr	r0, [pc, #48]	; (8001eb4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001e82:	f000 faff 	bl	8002484 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 8001e86:	480b      	ldr	r0, [pc, #44]	; (8001eb4 <BSP_AUDIO_OUT_MspInit+0x178>)
 8001e88:	f000 fa4e 	bl	8002328 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	210e      	movs	r1, #14
 8001e90:	202f      	movs	r0, #47	; 0x2f
 8001e92:	f000 f9f6 	bl	8002282 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 8001e96:	202f      	movs	r0, #47	; 0x2f
 8001e98:	f000 fa0f 	bl	80022ba <HAL_NVIC_EnableIRQ>
}
 8001e9c:	bf00      	nop
 8001e9e:	3730      	adds	r7, #48	; 0x30
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40023800 	.word	0x40023800
 8001ea8:	40020800 	.word	0x40020800
 8001eac:	40020000 	.word	0x40020000
 8001eb0:	40003c00 	.word	0x40003c00
 8001eb4:	20005e14 	.word	0x20005e14
 8001eb8:	400260b8 	.word	0x400260b8

08001ebc <BSP_AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
}
 8001ec0:	bf00      	nop
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
	...

08001ecc <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 8001ed4:	4b17      	ldr	r3, [pc, #92]	; (8001f34 <I2S3_Init+0x68>)
 8001ed6:	4a18      	ldr	r2, [pc, #96]	; (8001f38 <I2S3_Init+0x6c>)
 8001ed8:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 8001eda:	4b16      	ldr	r3, [pc, #88]	; (8001f34 <I2S3_Init+0x68>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	69da      	ldr	r2, [r3, #28]
 8001ee0:	4b14      	ldr	r3, [pc, #80]	; (8001f34 <I2S3_Init+0x68>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ee8:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 8001eea:	4a12      	ldr	r2, [pc, #72]	; (8001f34 <I2S3_Init+0x68>)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 8001ef0:	4b10      	ldr	r3, [pc, #64]	; (8001f34 <I2S3_Init+0x68>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 8001ef6:	4b0f      	ldr	r3, [pc, #60]	; (8001f34 <I2S3_Init+0x68>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8001efc:	4b0d      	ldr	r3, [pc, #52]	; (8001f34 <I2S3_Init+0x68>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 8001f02:	4b0c      	ldr	r3, [pc, #48]	; (8001f34 <I2S3_Init+0x68>)
 8001f04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f08:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8001f0a:	4b0a      	ldr	r3, [pc, #40]	; (8001f34 <I2S3_Init+0x68>)
 8001f0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f10:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8001f12:	4b08      	ldr	r3, [pc, #32]	; (8001f34 <I2S3_Init+0x68>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8001f18:	4806      	ldr	r0, [pc, #24]	; (8001f34 <I2S3_Init+0x68>)
 8001f1a:	f002 f89d 	bl	8004058 <HAL_I2S_Init>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d001      	beq.n	8001f28 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	e000      	b.n	8001f2a <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8001f28:	2300      	movs	r3, #0
  }
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	20005dcc 	.word	0x20005dcc
 8001f38:	40003c00 	.word	0x40003c00

08001f3c <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8001f44:	f000 f804 	bl	8001f50 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8001f48:	bf00      	nop
 8001f4a:	3708      	adds	r7, #8
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 8001f5e:	b480      	push	{r7}
 8001f60:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8001f62:	bf00      	nop
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a07      	ldr	r2, [pc, #28]	; (8001f98 <HAL_I2S_ErrorCallback+0x2c>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d101      	bne.n	8001f82 <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8001f7e:	f7ff ff9d 	bl	8001ebc <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a05      	ldr	r2, [pc, #20]	; (8001f9c <HAL_I2S_ErrorCallback+0x30>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d101      	bne.n	8001f90 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 8001f8c:	f7ff ffe7 	bl	8001f5e <BSP_AUDIO_IN_Error_Callback>
  }
}
 8001f90:	bf00      	nop
 8001f92:	3708      	adds	r7, #8
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	40003c00 	.word	0x40003c00
 8001f9c:	40003800 	.word	0x40003800

08001fa0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fa4:	4b0e      	ldr	r3, [pc, #56]	; (8001fe0 <HAL_Init+0x40>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a0d      	ldr	r2, [pc, #52]	; (8001fe0 <HAL_Init+0x40>)
 8001faa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fb0:	4b0b      	ldr	r3, [pc, #44]	; (8001fe0 <HAL_Init+0x40>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a0a      	ldr	r2, [pc, #40]	; (8001fe0 <HAL_Init+0x40>)
 8001fb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fbc:	4b08      	ldr	r3, [pc, #32]	; (8001fe0 <HAL_Init+0x40>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a07      	ldr	r2, [pc, #28]	; (8001fe0 <HAL_Init+0x40>)
 8001fc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fc8:	2003      	movs	r0, #3
 8001fca:	f000 f94f 	bl	800226c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fce:	2000      	movs	r0, #0
 8001fd0:	f000 f808 	bl	8001fe4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fd4:	f7fe fea6 	bl	8000d24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fd8:	2300      	movs	r3, #0
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40023c00 	.word	0x40023c00

08001fe4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fec:	4b12      	ldr	r3, [pc, #72]	; (8002038 <HAL_InitTick+0x54>)
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	4b12      	ldr	r3, [pc, #72]	; (800203c <HAL_InitTick+0x58>)
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ffa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002002:	4618      	mov	r0, r3
 8002004:	f000 f967 	bl	80022d6 <HAL_SYSTICK_Config>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e00e      	b.n	8002030 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2b0f      	cmp	r3, #15
 8002016:	d80a      	bhi.n	800202e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002018:	2200      	movs	r2, #0
 800201a:	6879      	ldr	r1, [r7, #4]
 800201c:	f04f 30ff 	mov.w	r0, #4294967295
 8002020:	f000 f92f 	bl	8002282 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002024:	4a06      	ldr	r2, [pc, #24]	; (8002040 <HAL_InitTick+0x5c>)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800202a:	2300      	movs	r3, #0
 800202c:	e000      	b.n	8002030 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
}
 8002030:	4618      	mov	r0, r3
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	2000041c 	.word	0x2000041c
 800203c:	2000045c 	.word	0x2000045c
 8002040:	20000458 	.word	0x20000458

08002044 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002048:	4b06      	ldr	r3, [pc, #24]	; (8002064 <HAL_IncTick+0x20>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	461a      	mov	r2, r3
 800204e:	4b06      	ldr	r3, [pc, #24]	; (8002068 <HAL_IncTick+0x24>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4413      	add	r3, r2
 8002054:	4a04      	ldr	r2, [pc, #16]	; (8002068 <HAL_IncTick+0x24>)
 8002056:	6013      	str	r3, [r2, #0]
}
 8002058:	bf00      	nop
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	2000045c 	.word	0x2000045c
 8002068:	20005e74 	.word	0x20005e74

0800206c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  return uwTick;
 8002070:	4b03      	ldr	r3, [pc, #12]	; (8002080 <HAL_GetTick+0x14>)
 8002072:	681b      	ldr	r3, [r3, #0]
}
 8002074:	4618      	mov	r0, r3
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	20005e74 	.word	0x20005e74

08002084 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800208c:	f7ff ffee 	bl	800206c <HAL_GetTick>
 8002090:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800209c:	d005      	beq.n	80020aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800209e:	4b0a      	ldr	r3, [pc, #40]	; (80020c8 <HAL_Delay+0x44>)
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	461a      	mov	r2, r3
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	4413      	add	r3, r2
 80020a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80020aa:	bf00      	nop
 80020ac:	f7ff ffde 	bl	800206c <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	68fa      	ldr	r2, [r7, #12]
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d8f7      	bhi.n	80020ac <HAL_Delay+0x28>
  {
  }
}
 80020bc:	bf00      	nop
 80020be:	bf00      	nop
 80020c0:	3710      	adds	r7, #16
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	2000045c 	.word	0x2000045c

080020cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b085      	sub	sp, #20
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f003 0307 	and.w	r3, r3, #7
 80020da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020dc:	4b0c      	ldr	r3, [pc, #48]	; (8002110 <__NVIC_SetPriorityGrouping+0x44>)
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020e2:	68ba      	ldr	r2, [r7, #8]
 80020e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020e8:	4013      	ands	r3, r2
 80020ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020fe:	4a04      	ldr	r2, [pc, #16]	; (8002110 <__NVIC_SetPriorityGrouping+0x44>)
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	60d3      	str	r3, [r2, #12]
}
 8002104:	bf00      	nop
 8002106:	3714      	adds	r7, #20
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	e000ed00 	.word	0xe000ed00

08002114 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002118:	4b04      	ldr	r3, [pc, #16]	; (800212c <__NVIC_GetPriorityGrouping+0x18>)
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	0a1b      	lsrs	r3, r3, #8
 800211e:	f003 0307 	and.w	r3, r3, #7
}
 8002122:	4618      	mov	r0, r3
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	e000ed00 	.word	0xe000ed00

08002130 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	4603      	mov	r3, r0
 8002138:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800213a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213e:	2b00      	cmp	r3, #0
 8002140:	db0b      	blt.n	800215a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002142:	79fb      	ldrb	r3, [r7, #7]
 8002144:	f003 021f 	and.w	r2, r3, #31
 8002148:	4907      	ldr	r1, [pc, #28]	; (8002168 <__NVIC_EnableIRQ+0x38>)
 800214a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800214e:	095b      	lsrs	r3, r3, #5
 8002150:	2001      	movs	r0, #1
 8002152:	fa00 f202 	lsl.w	r2, r0, r2
 8002156:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800215a:	bf00      	nop
 800215c:	370c      	adds	r7, #12
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	e000e100 	.word	0xe000e100

0800216c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	6039      	str	r1, [r7, #0]
 8002176:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217c:	2b00      	cmp	r3, #0
 800217e:	db0a      	blt.n	8002196 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	b2da      	uxtb	r2, r3
 8002184:	490c      	ldr	r1, [pc, #48]	; (80021b8 <__NVIC_SetPriority+0x4c>)
 8002186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800218a:	0112      	lsls	r2, r2, #4
 800218c:	b2d2      	uxtb	r2, r2
 800218e:	440b      	add	r3, r1
 8002190:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002194:	e00a      	b.n	80021ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	b2da      	uxtb	r2, r3
 800219a:	4908      	ldr	r1, [pc, #32]	; (80021bc <__NVIC_SetPriority+0x50>)
 800219c:	79fb      	ldrb	r3, [r7, #7]
 800219e:	f003 030f 	and.w	r3, r3, #15
 80021a2:	3b04      	subs	r3, #4
 80021a4:	0112      	lsls	r2, r2, #4
 80021a6:	b2d2      	uxtb	r2, r2
 80021a8:	440b      	add	r3, r1
 80021aa:	761a      	strb	r2, [r3, #24]
}
 80021ac:	bf00      	nop
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr
 80021b8:	e000e100 	.word	0xe000e100
 80021bc:	e000ed00 	.word	0xe000ed00

080021c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b089      	sub	sp, #36	; 0x24
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	60b9      	str	r1, [r7, #8]
 80021ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	f003 0307 	and.w	r3, r3, #7
 80021d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	f1c3 0307 	rsb	r3, r3, #7
 80021da:	2b04      	cmp	r3, #4
 80021dc:	bf28      	it	cs
 80021de:	2304      	movcs	r3, #4
 80021e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021e2:	69fb      	ldr	r3, [r7, #28]
 80021e4:	3304      	adds	r3, #4
 80021e6:	2b06      	cmp	r3, #6
 80021e8:	d902      	bls.n	80021f0 <NVIC_EncodePriority+0x30>
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	3b03      	subs	r3, #3
 80021ee:	e000      	b.n	80021f2 <NVIC_EncodePriority+0x32>
 80021f0:	2300      	movs	r3, #0
 80021f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021f4:	f04f 32ff 	mov.w	r2, #4294967295
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	43da      	mvns	r2, r3
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	401a      	ands	r2, r3
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002208:	f04f 31ff 	mov.w	r1, #4294967295
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	fa01 f303 	lsl.w	r3, r1, r3
 8002212:	43d9      	mvns	r1, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002218:	4313      	orrs	r3, r2
         );
}
 800221a:	4618      	mov	r0, r3
 800221c:	3724      	adds	r7, #36	; 0x24
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
	...

08002228 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3b01      	subs	r3, #1
 8002234:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002238:	d301      	bcc.n	800223e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800223a:	2301      	movs	r3, #1
 800223c:	e00f      	b.n	800225e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800223e:	4a0a      	ldr	r2, [pc, #40]	; (8002268 <SysTick_Config+0x40>)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	3b01      	subs	r3, #1
 8002244:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002246:	210f      	movs	r1, #15
 8002248:	f04f 30ff 	mov.w	r0, #4294967295
 800224c:	f7ff ff8e 	bl	800216c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002250:	4b05      	ldr	r3, [pc, #20]	; (8002268 <SysTick_Config+0x40>)
 8002252:	2200      	movs	r2, #0
 8002254:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002256:	4b04      	ldr	r3, [pc, #16]	; (8002268 <SysTick_Config+0x40>)
 8002258:	2207      	movs	r2, #7
 800225a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800225c:	2300      	movs	r3, #0
}
 800225e:	4618      	mov	r0, r3
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	e000e010 	.word	0xe000e010

0800226c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f7ff ff29 	bl	80020cc <__NVIC_SetPriorityGrouping>
}
 800227a:	bf00      	nop
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002282:	b580      	push	{r7, lr}
 8002284:	b086      	sub	sp, #24
 8002286:	af00      	add	r7, sp, #0
 8002288:	4603      	mov	r3, r0
 800228a:	60b9      	str	r1, [r7, #8]
 800228c:	607a      	str	r2, [r7, #4]
 800228e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002290:	2300      	movs	r3, #0
 8002292:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002294:	f7ff ff3e 	bl	8002114 <__NVIC_GetPriorityGrouping>
 8002298:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	68b9      	ldr	r1, [r7, #8]
 800229e:	6978      	ldr	r0, [r7, #20]
 80022a0:	f7ff ff8e 	bl	80021c0 <NVIC_EncodePriority>
 80022a4:	4602      	mov	r2, r0
 80022a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022aa:	4611      	mov	r1, r2
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7ff ff5d 	bl	800216c <__NVIC_SetPriority>
}
 80022b2:	bf00      	nop
 80022b4:	3718      	adds	r7, #24
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b082      	sub	sp, #8
 80022be:	af00      	add	r7, sp, #0
 80022c0:	4603      	mov	r3, r0
 80022c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7ff ff31 	bl	8002130 <__NVIC_EnableIRQ>
}
 80022ce:	bf00      	nop
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}

080022d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022d6:	b580      	push	{r7, lr}
 80022d8:	b082      	sub	sp, #8
 80022da:	af00      	add	r7, sp, #0
 80022dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f7ff ffa2 	bl	8002228 <SysTick_Config>
 80022e4:	4603      	mov	r3, r0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80022ee:	b580      	push	{r7, lr}
 80022f0:	b082      	sub	sp, #8
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d101      	bne.n	8002300 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e00e      	b.n	800231e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	795b      	ldrb	r3, [r3, #5]
 8002304:	b2db      	uxtb	r3, r3
 8002306:	2b00      	cmp	r3, #0
 8002308:	d105      	bne.n	8002316 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f7fe fd2f 	bl	8000d74 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2201      	movs	r2, #1
 800231a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	3708      	adds	r7, #8
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
	...

08002328 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b086      	sub	sp, #24
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002330:	2300      	movs	r3, #0
 8002332:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002334:	f7ff fe9a 	bl	800206c <HAL_GetTick>
 8002338:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d101      	bne.n	8002344 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e099      	b.n	8002478 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2202      	movs	r2, #2
 8002348:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2200      	movs	r2, #0
 8002350:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f022 0201 	bic.w	r2, r2, #1
 8002362:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002364:	e00f      	b.n	8002386 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002366:	f7ff fe81 	bl	800206c <HAL_GetTick>
 800236a:	4602      	mov	r2, r0
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	2b05      	cmp	r3, #5
 8002372:	d908      	bls.n	8002386 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2220      	movs	r2, #32
 8002378:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2203      	movs	r2, #3
 800237e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e078      	b.n	8002478 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0301 	and.w	r3, r3, #1
 8002390:	2b00      	cmp	r3, #0
 8002392:	d1e8      	bne.n	8002366 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800239c:	697a      	ldr	r2, [r7, #20]
 800239e:	4b38      	ldr	r3, [pc, #224]	; (8002480 <HAL_DMA_Init+0x158>)
 80023a0:	4013      	ands	r3, r2
 80023a2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	691b      	ldr	r3, [r3, #16]
 80023b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	699b      	ldr	r3, [r3, #24]
 80023c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6a1b      	ldr	r3, [r3, #32]
 80023d0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023d2:	697a      	ldr	r2, [r7, #20]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023dc:	2b04      	cmp	r3, #4
 80023de:	d107      	bne.n	80023f0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e8:	4313      	orrs	r3, r2
 80023ea:	697a      	ldr	r2, [r7, #20]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	697a      	ldr	r2, [r7, #20]
 80023f6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	695b      	ldr	r3, [r3, #20]
 80023fe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	f023 0307 	bic.w	r3, r3, #7
 8002406:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800240c:	697a      	ldr	r2, [r7, #20]
 800240e:	4313      	orrs	r3, r2
 8002410:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002416:	2b04      	cmp	r3, #4
 8002418:	d117      	bne.n	800244a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800241e:	697a      	ldr	r2, [r7, #20]
 8002420:	4313      	orrs	r3, r2
 8002422:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002428:	2b00      	cmp	r3, #0
 800242a:	d00e      	beq.n	800244a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f000 facd 	bl	80029cc <DMA_CheckFifoParam>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d008      	beq.n	800244a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2240      	movs	r2, #64	; 0x40
 800243c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2201      	movs	r2, #1
 8002442:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002446:	2301      	movs	r3, #1
 8002448:	e016      	b.n	8002478 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	697a      	ldr	r2, [r7, #20]
 8002450:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 fa84 	bl	8002960 <DMA_CalcBaseAndBitshift>
 8002458:	4603      	mov	r3, r0
 800245a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002460:	223f      	movs	r2, #63	; 0x3f
 8002462:	409a      	lsls	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2201      	movs	r2, #1
 8002472:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002476:	2300      	movs	r3, #0
}
 8002478:	4618      	mov	r0, r3
 800247a:	3718      	adds	r7, #24
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	f010803f 	.word	0xf010803f

08002484 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d101      	bne.n	8002496 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e050      	b.n	8002538 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800249c:	b2db      	uxtb	r3, r3
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d101      	bne.n	80024a6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80024a2:	2302      	movs	r3, #2
 80024a4:	e048      	b.n	8002538 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f022 0201 	bic.w	r2, r2, #1
 80024b4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	2200      	movs	r2, #0
 80024bc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	2200      	movs	r2, #0
 80024c4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2200      	movs	r2, #0
 80024cc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2200      	movs	r2, #0
 80024d4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2200      	movs	r2, #0
 80024dc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	2221      	movs	r2, #33	; 0x21
 80024e4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f000 fa3a 	bl	8002960 <DMA_CalcBaseAndBitshift>
 80024ec:	4603      	mov	r3, r0
 80024ee:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2200      	movs	r2, #0
 8002500:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2200      	movs	r2, #0
 800250c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2200      	movs	r2, #0
 8002512:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002518:	223f      	movs	r2, #63	; 0x3f
 800251a:	409a      	lsls	r2, r3
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002536:	2300      	movs	r3, #0
}
 8002538:	4618      	mov	r0, r3
 800253a:	3710      	adds	r7, #16
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}

08002540 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
 800254c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800254e:	2300      	movs	r3, #0
 8002550:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002556:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800255e:	2b01      	cmp	r3, #1
 8002560:	d101      	bne.n	8002566 <HAL_DMA_Start_IT+0x26>
 8002562:	2302      	movs	r3, #2
 8002564:	e040      	b.n	80025e8 <HAL_DMA_Start_IT+0xa8>
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	2201      	movs	r2, #1
 800256a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b01      	cmp	r3, #1
 8002578:	d12f      	bne.n	80025da <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2202      	movs	r2, #2
 800257e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2200      	movs	r2, #0
 8002586:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	68b9      	ldr	r1, [r7, #8]
 800258e:	68f8      	ldr	r0, [r7, #12]
 8002590:	f000 f9b8 	bl	8002904 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002598:	223f      	movs	r2, #63	; 0x3f
 800259a:	409a      	lsls	r2, r3
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f042 0216 	orr.w	r2, r2, #22
 80025ae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d007      	beq.n	80025c8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f042 0208 	orr.w	r2, r2, #8
 80025c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f042 0201 	orr.w	r2, r2, #1
 80025d6:	601a      	str	r2, [r3, #0]
 80025d8:	e005      	b.n	80025e6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2200      	movs	r2, #0
 80025de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80025e2:	2302      	movs	r3, #2
 80025e4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80025e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3718      	adds	r7, #24
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80025f8:	2300      	movs	r3, #0
 80025fa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80025fc:	4b8e      	ldr	r3, [pc, #568]	; (8002838 <HAL_DMA_IRQHandler+0x248>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a8e      	ldr	r2, [pc, #568]	; (800283c <HAL_DMA_IRQHandler+0x24c>)
 8002602:	fba2 2303 	umull	r2, r3, r2, r3
 8002606:	0a9b      	lsrs	r3, r3, #10
 8002608:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800260e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800261a:	2208      	movs	r2, #8
 800261c:	409a      	lsls	r2, r3
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	4013      	ands	r3, r2
 8002622:	2b00      	cmp	r3, #0
 8002624:	d01a      	beq.n	800265c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0304 	and.w	r3, r3, #4
 8002630:	2b00      	cmp	r3, #0
 8002632:	d013      	beq.n	800265c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f022 0204 	bic.w	r2, r2, #4
 8002642:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002648:	2208      	movs	r2, #8
 800264a:	409a      	lsls	r2, r3
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002654:	f043 0201 	orr.w	r2, r3, #1
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002660:	2201      	movs	r2, #1
 8002662:	409a      	lsls	r2, r3
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	4013      	ands	r3, r2
 8002668:	2b00      	cmp	r3, #0
 800266a:	d012      	beq.n	8002692 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	695b      	ldr	r3, [r3, #20]
 8002672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002676:	2b00      	cmp	r3, #0
 8002678:	d00b      	beq.n	8002692 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800267e:	2201      	movs	r2, #1
 8002680:	409a      	lsls	r2, r3
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800268a:	f043 0202 	orr.w	r2, r3, #2
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002696:	2204      	movs	r2, #4
 8002698:	409a      	lsls	r2, r3
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	4013      	ands	r3, r2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d012      	beq.n	80026c8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0302 	and.w	r3, r3, #2
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d00b      	beq.n	80026c8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026b4:	2204      	movs	r2, #4
 80026b6:	409a      	lsls	r2, r3
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026c0:	f043 0204 	orr.w	r2, r3, #4
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026cc:	2210      	movs	r2, #16
 80026ce:	409a      	lsls	r2, r3
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	4013      	ands	r3, r2
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d043      	beq.n	8002760 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 0308 	and.w	r3, r3, #8
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d03c      	beq.n	8002760 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026ea:	2210      	movs	r2, #16
 80026ec:	409a      	lsls	r2, r3
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d018      	beq.n	8002732 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d108      	bne.n	8002720 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002712:	2b00      	cmp	r3, #0
 8002714:	d024      	beq.n	8002760 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	4798      	blx	r3
 800271e:	e01f      	b.n	8002760 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002724:	2b00      	cmp	r3, #0
 8002726:	d01b      	beq.n	8002760 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	4798      	blx	r3
 8002730:	e016      	b.n	8002760 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800273c:	2b00      	cmp	r3, #0
 800273e:	d107      	bne.n	8002750 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f022 0208 	bic.w	r2, r2, #8
 800274e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002754:	2b00      	cmp	r3, #0
 8002756:	d003      	beq.n	8002760 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002764:	2220      	movs	r2, #32
 8002766:	409a      	lsls	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	4013      	ands	r3, r2
 800276c:	2b00      	cmp	r3, #0
 800276e:	f000 808f 	beq.w	8002890 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0310 	and.w	r3, r3, #16
 800277c:	2b00      	cmp	r3, #0
 800277e:	f000 8087 	beq.w	8002890 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002786:	2220      	movs	r2, #32
 8002788:	409a      	lsls	r2, r3
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002794:	b2db      	uxtb	r3, r3
 8002796:	2b05      	cmp	r3, #5
 8002798:	d136      	bne.n	8002808 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f022 0216 	bic.w	r2, r2, #22
 80027a8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	695a      	ldr	r2, [r3, #20]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027b8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d103      	bne.n	80027ca <HAL_DMA_IRQHandler+0x1da>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d007      	beq.n	80027da <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f022 0208 	bic.w	r2, r2, #8
 80027d8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027de:	223f      	movs	r2, #63	; 0x3f
 80027e0:	409a      	lsls	r2, r3
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2201      	movs	r2, #1
 80027ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d07e      	beq.n	80028fc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	4798      	blx	r3
        }
        return;
 8002806:	e079      	b.n	80028fc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d01d      	beq.n	8002852 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d10d      	bne.n	8002840 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002828:	2b00      	cmp	r3, #0
 800282a:	d031      	beq.n	8002890 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	4798      	blx	r3
 8002834:	e02c      	b.n	8002890 <HAL_DMA_IRQHandler+0x2a0>
 8002836:	bf00      	nop
 8002838:	2000041c 	.word	0x2000041c
 800283c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002844:	2b00      	cmp	r3, #0
 8002846:	d023      	beq.n	8002890 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	4798      	blx	r3
 8002850:	e01e      	b.n	8002890 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800285c:	2b00      	cmp	r3, #0
 800285e:	d10f      	bne.n	8002880 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f022 0210 	bic.w	r2, r2, #16
 800286e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002884:	2b00      	cmp	r3, #0
 8002886:	d003      	beq.n	8002890 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002894:	2b00      	cmp	r3, #0
 8002896:	d032      	beq.n	80028fe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800289c:	f003 0301 	and.w	r3, r3, #1
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d022      	beq.n	80028ea <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2205      	movs	r2, #5
 80028a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 0201 	bic.w	r2, r2, #1
 80028ba:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	3301      	adds	r3, #1
 80028c0:	60bb      	str	r3, [r7, #8]
 80028c2:	697a      	ldr	r2, [r7, #20]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d307      	bcc.n	80028d8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1f2      	bne.n	80028bc <HAL_DMA_IRQHandler+0x2cc>
 80028d6:	e000      	b.n	80028da <HAL_DMA_IRQHandler+0x2ea>
          break;
 80028d8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2201      	movs	r2, #1
 80028de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d005      	beq.n	80028fe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	4798      	blx	r3
 80028fa:	e000      	b.n	80028fe <HAL_DMA_IRQHandler+0x30e>
        return;
 80028fc:	bf00      	nop
    }
  }
}
 80028fe:	3718      	adds	r7, #24
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002904:	b480      	push	{r7}
 8002906:	b085      	sub	sp, #20
 8002908:	af00      	add	r7, sp, #0
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	607a      	str	r2, [r7, #4]
 8002910:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002920:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	2b40      	cmp	r3, #64	; 0x40
 8002930:	d108      	bne.n	8002944 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	68ba      	ldr	r2, [r7, #8]
 8002940:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002942:	e007      	b.n	8002954 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	68ba      	ldr	r2, [r7, #8]
 800294a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	687a      	ldr	r2, [r7, #4]
 8002952:	60da      	str	r2, [r3, #12]
}
 8002954:	bf00      	nop
 8002956:	3714      	adds	r7, #20
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr

08002960 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002960:	b480      	push	{r7}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	b2db      	uxtb	r3, r3
 800296e:	3b10      	subs	r3, #16
 8002970:	4a14      	ldr	r2, [pc, #80]	; (80029c4 <DMA_CalcBaseAndBitshift+0x64>)
 8002972:	fba2 2303 	umull	r2, r3, r2, r3
 8002976:	091b      	lsrs	r3, r3, #4
 8002978:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800297a:	4a13      	ldr	r2, [pc, #76]	; (80029c8 <DMA_CalcBaseAndBitshift+0x68>)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	4413      	add	r3, r2
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	461a      	mov	r2, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2b03      	cmp	r3, #3
 800298c:	d909      	bls.n	80029a2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002996:	f023 0303 	bic.w	r3, r3, #3
 800299a:	1d1a      	adds	r2, r3, #4
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	659a      	str	r2, [r3, #88]	; 0x58
 80029a0:	e007      	b.n	80029b2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80029aa:	f023 0303 	bic.w	r3, r3, #3
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3714      	adds	r7, #20
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	aaaaaaab 	.word	0xaaaaaaab
 80029c8:	0805a184 	.word	0x0805a184

080029cc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029d4:	2300      	movs	r3, #0
 80029d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029dc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	699b      	ldr	r3, [r3, #24]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d11f      	bne.n	8002a26 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	2b03      	cmp	r3, #3
 80029ea:	d856      	bhi.n	8002a9a <DMA_CheckFifoParam+0xce>
 80029ec:	a201      	add	r2, pc, #4	; (adr r2, 80029f4 <DMA_CheckFifoParam+0x28>)
 80029ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f2:	bf00      	nop
 80029f4:	08002a05 	.word	0x08002a05
 80029f8:	08002a17 	.word	0x08002a17
 80029fc:	08002a05 	.word	0x08002a05
 8002a00:	08002a9b 	.word	0x08002a9b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d046      	beq.n	8002a9e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a14:	e043      	b.n	8002a9e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a1e:	d140      	bne.n	8002aa2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a24:	e03d      	b.n	8002aa2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	699b      	ldr	r3, [r3, #24]
 8002a2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a2e:	d121      	bne.n	8002a74 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	2b03      	cmp	r3, #3
 8002a34:	d837      	bhi.n	8002aa6 <DMA_CheckFifoParam+0xda>
 8002a36:	a201      	add	r2, pc, #4	; (adr r2, 8002a3c <DMA_CheckFifoParam+0x70>)
 8002a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a3c:	08002a4d 	.word	0x08002a4d
 8002a40:	08002a53 	.word	0x08002a53
 8002a44:	08002a4d 	.word	0x08002a4d
 8002a48:	08002a65 	.word	0x08002a65
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	73fb      	strb	r3, [r7, #15]
      break;
 8002a50:	e030      	b.n	8002ab4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a56:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d025      	beq.n	8002aaa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a62:	e022      	b.n	8002aaa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a68:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a6c:	d11f      	bne.n	8002aae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002a72:	e01c      	b.n	8002aae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d903      	bls.n	8002a82 <DMA_CheckFifoParam+0xb6>
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	2b03      	cmp	r3, #3
 8002a7e:	d003      	beq.n	8002a88 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002a80:	e018      	b.n	8002ab4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	73fb      	strb	r3, [r7, #15]
      break;
 8002a86:	e015      	b.n	8002ab4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d00e      	beq.n	8002ab2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	73fb      	strb	r3, [r7, #15]
      break;
 8002a98:	e00b      	b.n	8002ab2 <DMA_CheckFifoParam+0xe6>
      break;
 8002a9a:	bf00      	nop
 8002a9c:	e00a      	b.n	8002ab4 <DMA_CheckFifoParam+0xe8>
      break;
 8002a9e:	bf00      	nop
 8002aa0:	e008      	b.n	8002ab4 <DMA_CheckFifoParam+0xe8>
      break;
 8002aa2:	bf00      	nop
 8002aa4:	e006      	b.n	8002ab4 <DMA_CheckFifoParam+0xe8>
      break;
 8002aa6:	bf00      	nop
 8002aa8:	e004      	b.n	8002ab4 <DMA_CheckFifoParam+0xe8>
      break;
 8002aaa:	bf00      	nop
 8002aac:	e002      	b.n	8002ab4 <DMA_CheckFifoParam+0xe8>
      break;   
 8002aae:	bf00      	nop
 8002ab0:	e000      	b.n	8002ab4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ab2:	bf00      	nop
    }
  } 
  
  return status; 
 8002ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3714      	adds	r7, #20
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop

08002ac4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b089      	sub	sp, #36	; 0x24
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ada:	2300      	movs	r3, #0
 8002adc:	61fb      	str	r3, [r7, #28]
 8002ade:	e16b      	b.n	8002db8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	697a      	ldr	r2, [r7, #20]
 8002af0:	4013      	ands	r3, r2
 8002af2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	f040 815a 	bne.w	8002db2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f003 0303 	and.w	r3, r3, #3
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d005      	beq.n	8002b16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d130      	bne.n	8002b78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b1c:	69fb      	ldr	r3, [r7, #28]
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	2203      	movs	r2, #3
 8002b22:	fa02 f303 	lsl.w	r3, r2, r3
 8002b26:	43db      	mvns	r3, r3
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	68da      	ldr	r2, [r3, #12]
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	005b      	lsls	r3, r3, #1
 8002b36:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3a:	69ba      	ldr	r2, [r7, #24]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	43db      	mvns	r3, r3
 8002b56:	69ba      	ldr	r2, [r7, #24]
 8002b58:	4013      	ands	r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	091b      	lsrs	r3, r3, #4
 8002b62:	f003 0201 	and.w	r2, r3, #1
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	69ba      	ldr	r2, [r7, #24]
 8002b76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f003 0303 	and.w	r3, r3, #3
 8002b80:	2b03      	cmp	r3, #3
 8002b82:	d017      	beq.n	8002bb4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	2203      	movs	r2, #3
 8002b90:	fa02 f303 	lsl.w	r3, r2, r3
 8002b94:	43db      	mvns	r3, r3
 8002b96:	69ba      	ldr	r2, [r7, #24]
 8002b98:	4013      	ands	r3, r2
 8002b9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	005b      	lsls	r3, r3, #1
 8002ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	69ba      	ldr	r2, [r7, #24]
 8002bb2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f003 0303 	and.w	r3, r3, #3
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d123      	bne.n	8002c08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	08da      	lsrs	r2, r3, #3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	3208      	adds	r2, #8
 8002bc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	f003 0307 	and.w	r3, r3, #7
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	220f      	movs	r2, #15
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	43db      	mvns	r3, r3
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	4013      	ands	r3, r2
 8002be2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	691a      	ldr	r2, [r3, #16]
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	f003 0307 	and.w	r3, r3, #7
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf4:	69ba      	ldr	r2, [r7, #24]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	08da      	lsrs	r2, r3, #3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	3208      	adds	r2, #8
 8002c02:	69b9      	ldr	r1, [r7, #24]
 8002c04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	005b      	lsls	r3, r3, #1
 8002c12:	2203      	movs	r2, #3
 8002c14:	fa02 f303 	lsl.w	r3, r2, r3
 8002c18:	43db      	mvns	r3, r3
 8002c1a:	69ba      	ldr	r2, [r7, #24]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f003 0203 	and.w	r2, r3, #3
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	69ba      	ldr	r2, [r7, #24]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	69ba      	ldr	r2, [r7, #24]
 8002c3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 80b4 	beq.w	8002db2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	60fb      	str	r3, [r7, #12]
 8002c4e:	4b60      	ldr	r3, [pc, #384]	; (8002dd0 <HAL_GPIO_Init+0x30c>)
 8002c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c52:	4a5f      	ldr	r2, [pc, #380]	; (8002dd0 <HAL_GPIO_Init+0x30c>)
 8002c54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c58:	6453      	str	r3, [r2, #68]	; 0x44
 8002c5a:	4b5d      	ldr	r3, [pc, #372]	; (8002dd0 <HAL_GPIO_Init+0x30c>)
 8002c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c62:	60fb      	str	r3, [r7, #12]
 8002c64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c66:	4a5b      	ldr	r2, [pc, #364]	; (8002dd4 <HAL_GPIO_Init+0x310>)
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	089b      	lsrs	r3, r3, #2
 8002c6c:	3302      	adds	r3, #2
 8002c6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	f003 0303 	and.w	r3, r3, #3
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	220f      	movs	r2, #15
 8002c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c82:	43db      	mvns	r3, r3
 8002c84:	69ba      	ldr	r2, [r7, #24]
 8002c86:	4013      	ands	r3, r2
 8002c88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a52      	ldr	r2, [pc, #328]	; (8002dd8 <HAL_GPIO_Init+0x314>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d02b      	beq.n	8002cea <HAL_GPIO_Init+0x226>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4a51      	ldr	r2, [pc, #324]	; (8002ddc <HAL_GPIO_Init+0x318>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d025      	beq.n	8002ce6 <HAL_GPIO_Init+0x222>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4a50      	ldr	r2, [pc, #320]	; (8002de0 <HAL_GPIO_Init+0x31c>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d01f      	beq.n	8002ce2 <HAL_GPIO_Init+0x21e>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4a4f      	ldr	r2, [pc, #316]	; (8002de4 <HAL_GPIO_Init+0x320>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d019      	beq.n	8002cde <HAL_GPIO_Init+0x21a>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	4a4e      	ldr	r2, [pc, #312]	; (8002de8 <HAL_GPIO_Init+0x324>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d013      	beq.n	8002cda <HAL_GPIO_Init+0x216>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4a4d      	ldr	r2, [pc, #308]	; (8002dec <HAL_GPIO_Init+0x328>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d00d      	beq.n	8002cd6 <HAL_GPIO_Init+0x212>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a4c      	ldr	r2, [pc, #304]	; (8002df0 <HAL_GPIO_Init+0x32c>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d007      	beq.n	8002cd2 <HAL_GPIO_Init+0x20e>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a4b      	ldr	r2, [pc, #300]	; (8002df4 <HAL_GPIO_Init+0x330>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d101      	bne.n	8002cce <HAL_GPIO_Init+0x20a>
 8002cca:	2307      	movs	r3, #7
 8002ccc:	e00e      	b.n	8002cec <HAL_GPIO_Init+0x228>
 8002cce:	2308      	movs	r3, #8
 8002cd0:	e00c      	b.n	8002cec <HAL_GPIO_Init+0x228>
 8002cd2:	2306      	movs	r3, #6
 8002cd4:	e00a      	b.n	8002cec <HAL_GPIO_Init+0x228>
 8002cd6:	2305      	movs	r3, #5
 8002cd8:	e008      	b.n	8002cec <HAL_GPIO_Init+0x228>
 8002cda:	2304      	movs	r3, #4
 8002cdc:	e006      	b.n	8002cec <HAL_GPIO_Init+0x228>
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e004      	b.n	8002cec <HAL_GPIO_Init+0x228>
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	e002      	b.n	8002cec <HAL_GPIO_Init+0x228>
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e000      	b.n	8002cec <HAL_GPIO_Init+0x228>
 8002cea:	2300      	movs	r3, #0
 8002cec:	69fa      	ldr	r2, [r7, #28]
 8002cee:	f002 0203 	and.w	r2, r2, #3
 8002cf2:	0092      	lsls	r2, r2, #2
 8002cf4:	4093      	lsls	r3, r2
 8002cf6:	69ba      	ldr	r2, [r7, #24]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cfc:	4935      	ldr	r1, [pc, #212]	; (8002dd4 <HAL_GPIO_Init+0x310>)
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	089b      	lsrs	r3, r3, #2
 8002d02:	3302      	adds	r3, #2
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d0a:	4b3b      	ldr	r3, [pc, #236]	; (8002df8 <HAL_GPIO_Init+0x334>)
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	43db      	mvns	r3, r3
 8002d14:	69ba      	ldr	r2, [r7, #24]
 8002d16:	4013      	ands	r3, r2
 8002d18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d003      	beq.n	8002d2e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d26:	69ba      	ldr	r2, [r7, #24]
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d2e:	4a32      	ldr	r2, [pc, #200]	; (8002df8 <HAL_GPIO_Init+0x334>)
 8002d30:	69bb      	ldr	r3, [r7, #24]
 8002d32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d34:	4b30      	ldr	r3, [pc, #192]	; (8002df8 <HAL_GPIO_Init+0x334>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	43db      	mvns	r3, r3
 8002d3e:	69ba      	ldr	r2, [r7, #24]
 8002d40:	4013      	ands	r3, r2
 8002d42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d003      	beq.n	8002d58 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d50:	69ba      	ldr	r2, [r7, #24]
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d58:	4a27      	ldr	r2, [pc, #156]	; (8002df8 <HAL_GPIO_Init+0x334>)
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d5e:	4b26      	ldr	r3, [pc, #152]	; (8002df8 <HAL_GPIO_Init+0x334>)
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	43db      	mvns	r3, r3
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d003      	beq.n	8002d82 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002d7a:	69ba      	ldr	r2, [r7, #24]
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d82:	4a1d      	ldr	r2, [pc, #116]	; (8002df8 <HAL_GPIO_Init+0x334>)
 8002d84:	69bb      	ldr	r3, [r7, #24]
 8002d86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d88:	4b1b      	ldr	r3, [pc, #108]	; (8002df8 <HAL_GPIO_Init+0x334>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	43db      	mvns	r3, r3
 8002d92:	69ba      	ldr	r2, [r7, #24]
 8002d94:	4013      	ands	r3, r2
 8002d96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d003      	beq.n	8002dac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002da4:	69ba      	ldr	r2, [r7, #24]
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002dac:	4a12      	ldr	r2, [pc, #72]	; (8002df8 <HAL_GPIO_Init+0x334>)
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	3301      	adds	r3, #1
 8002db6:	61fb      	str	r3, [r7, #28]
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	2b0f      	cmp	r3, #15
 8002dbc:	f67f ae90 	bls.w	8002ae0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002dc0:	bf00      	nop
 8002dc2:	bf00      	nop
 8002dc4:	3724      	adds	r7, #36	; 0x24
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
 8002dce:	bf00      	nop
 8002dd0:	40023800 	.word	0x40023800
 8002dd4:	40013800 	.word	0x40013800
 8002dd8:	40020000 	.word	0x40020000
 8002ddc:	40020400 	.word	0x40020400
 8002de0:	40020800 	.word	0x40020800
 8002de4:	40020c00 	.word	0x40020c00
 8002de8:	40021000 	.word	0x40021000
 8002dec:	40021400 	.word	0x40021400
 8002df0:	40021800 	.word	0x40021800
 8002df4:	40021c00 	.word	0x40021c00
 8002df8:	40013c00 	.word	0x40013c00

08002dfc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b087      	sub	sp, #28
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e06:	2300      	movs	r3, #0
 8002e08:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e12:	2300      	movs	r3, #0
 8002e14:	617b      	str	r3, [r7, #20]
 8002e16:	e0cd      	b.n	8002fb4 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e18:	2201      	movs	r2, #1
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002e22:	683a      	ldr	r2, [r7, #0]
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	4013      	ands	r3, r2
 8002e28:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	f040 80bd 	bne.w	8002fae <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002e34:	4a65      	ldr	r2, [pc, #404]	; (8002fcc <HAL_GPIO_DeInit+0x1d0>)
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	089b      	lsrs	r3, r3, #2
 8002e3a:	3302      	adds	r3, #2
 8002e3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e40:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	f003 0303 	and.w	r3, r3, #3
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	220f      	movs	r2, #15
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	68ba      	ldr	r2, [r7, #8]
 8002e52:	4013      	ands	r3, r2
 8002e54:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a5d      	ldr	r2, [pc, #372]	; (8002fd0 <HAL_GPIO_DeInit+0x1d4>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d02b      	beq.n	8002eb6 <HAL_GPIO_DeInit+0xba>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a5c      	ldr	r2, [pc, #368]	; (8002fd4 <HAL_GPIO_DeInit+0x1d8>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d025      	beq.n	8002eb2 <HAL_GPIO_DeInit+0xb6>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a5b      	ldr	r2, [pc, #364]	; (8002fd8 <HAL_GPIO_DeInit+0x1dc>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d01f      	beq.n	8002eae <HAL_GPIO_DeInit+0xb2>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a5a      	ldr	r2, [pc, #360]	; (8002fdc <HAL_GPIO_DeInit+0x1e0>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d019      	beq.n	8002eaa <HAL_GPIO_DeInit+0xae>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a59      	ldr	r2, [pc, #356]	; (8002fe0 <HAL_GPIO_DeInit+0x1e4>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d013      	beq.n	8002ea6 <HAL_GPIO_DeInit+0xaa>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a58      	ldr	r2, [pc, #352]	; (8002fe4 <HAL_GPIO_DeInit+0x1e8>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d00d      	beq.n	8002ea2 <HAL_GPIO_DeInit+0xa6>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a57      	ldr	r2, [pc, #348]	; (8002fe8 <HAL_GPIO_DeInit+0x1ec>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d007      	beq.n	8002e9e <HAL_GPIO_DeInit+0xa2>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a56      	ldr	r2, [pc, #344]	; (8002fec <HAL_GPIO_DeInit+0x1f0>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d101      	bne.n	8002e9a <HAL_GPIO_DeInit+0x9e>
 8002e96:	2307      	movs	r3, #7
 8002e98:	e00e      	b.n	8002eb8 <HAL_GPIO_DeInit+0xbc>
 8002e9a:	2308      	movs	r3, #8
 8002e9c:	e00c      	b.n	8002eb8 <HAL_GPIO_DeInit+0xbc>
 8002e9e:	2306      	movs	r3, #6
 8002ea0:	e00a      	b.n	8002eb8 <HAL_GPIO_DeInit+0xbc>
 8002ea2:	2305      	movs	r3, #5
 8002ea4:	e008      	b.n	8002eb8 <HAL_GPIO_DeInit+0xbc>
 8002ea6:	2304      	movs	r3, #4
 8002ea8:	e006      	b.n	8002eb8 <HAL_GPIO_DeInit+0xbc>
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e004      	b.n	8002eb8 <HAL_GPIO_DeInit+0xbc>
 8002eae:	2302      	movs	r3, #2
 8002eb0:	e002      	b.n	8002eb8 <HAL_GPIO_DeInit+0xbc>
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e000      	b.n	8002eb8 <HAL_GPIO_DeInit+0xbc>
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	697a      	ldr	r2, [r7, #20]
 8002eba:	f002 0203 	and.w	r2, r2, #3
 8002ebe:	0092      	lsls	r2, r2, #2
 8002ec0:	4093      	lsls	r3, r2
 8002ec2:	68ba      	ldr	r2, [r7, #8]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d132      	bne.n	8002f2e <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002ec8:	4b49      	ldr	r3, [pc, #292]	; (8002ff0 <HAL_GPIO_DeInit+0x1f4>)
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	43db      	mvns	r3, r3
 8002ed0:	4947      	ldr	r1, [pc, #284]	; (8002ff0 <HAL_GPIO_DeInit+0x1f4>)
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002ed6:	4b46      	ldr	r3, [pc, #280]	; (8002ff0 <HAL_GPIO_DeInit+0x1f4>)
 8002ed8:	685a      	ldr	r2, [r3, #4]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	43db      	mvns	r3, r3
 8002ede:	4944      	ldr	r1, [pc, #272]	; (8002ff0 <HAL_GPIO_DeInit+0x1f4>)
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002ee4:	4b42      	ldr	r3, [pc, #264]	; (8002ff0 <HAL_GPIO_DeInit+0x1f4>)
 8002ee6:	68da      	ldr	r2, [r3, #12]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	43db      	mvns	r3, r3
 8002eec:	4940      	ldr	r1, [pc, #256]	; (8002ff0 <HAL_GPIO_DeInit+0x1f4>)
 8002eee:	4013      	ands	r3, r2
 8002ef0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002ef2:	4b3f      	ldr	r3, [pc, #252]	; (8002ff0 <HAL_GPIO_DeInit+0x1f4>)
 8002ef4:	689a      	ldr	r2, [r3, #8]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	43db      	mvns	r3, r3
 8002efa:	493d      	ldr	r1, [pc, #244]	; (8002ff0 <HAL_GPIO_DeInit+0x1f4>)
 8002efc:	4013      	ands	r3, r2
 8002efe:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	f003 0303 	and.w	r3, r3, #3
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	220f      	movs	r2, #15
 8002f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002f10:	4a2e      	ldr	r2, [pc, #184]	; (8002fcc <HAL_GPIO_DeInit+0x1d0>)
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	089b      	lsrs	r3, r3, #2
 8002f16:	3302      	adds	r3, #2
 8002f18:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	43da      	mvns	r2, r3
 8002f20:	482a      	ldr	r0, [pc, #168]	; (8002fcc <HAL_GPIO_DeInit+0x1d0>)
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	089b      	lsrs	r3, r3, #2
 8002f26:	400a      	ands	r2, r1
 8002f28:	3302      	adds	r3, #2
 8002f2a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	2103      	movs	r1, #3
 8002f38:	fa01 f303 	lsl.w	r3, r1, r3
 8002f3c:	43db      	mvns	r3, r3
 8002f3e:	401a      	ands	r2, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	08da      	lsrs	r2, r3, #3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	3208      	adds	r2, #8
 8002f4c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	f003 0307 	and.w	r3, r3, #7
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	220f      	movs	r2, #15
 8002f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5e:	43db      	mvns	r3, r3
 8002f60:	697a      	ldr	r2, [r7, #20]
 8002f62:	08d2      	lsrs	r2, r2, #3
 8002f64:	4019      	ands	r1, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	3208      	adds	r2, #8
 8002f6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	68da      	ldr	r2, [r3, #12]
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	005b      	lsls	r3, r3, #1
 8002f76:	2103      	movs	r1, #3
 8002f78:	fa01 f303 	lsl.w	r3, r1, r3
 8002f7c:	43db      	mvns	r3, r3
 8002f7e:	401a      	ands	r2, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685a      	ldr	r2, [r3, #4]
 8002f88:	2101      	movs	r1, #1
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f90:	43db      	mvns	r3, r3
 8002f92:	401a      	ands	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	689a      	ldr	r2, [r3, #8]
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	005b      	lsls	r3, r3, #1
 8002fa0:	2103      	movs	r1, #3
 8002fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa6:	43db      	mvns	r3, r3
 8002fa8:	401a      	ands	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	617b      	str	r3, [r7, #20]
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	2b0f      	cmp	r3, #15
 8002fb8:	f67f af2e 	bls.w	8002e18 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002fbc:	bf00      	nop
 8002fbe:	bf00      	nop
 8002fc0:	371c      	adds	r7, #28
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	40013800 	.word	0x40013800
 8002fd0:	40020000 	.word	0x40020000
 8002fd4:	40020400 	.word	0x40020400
 8002fd8:	40020800 	.word	0x40020800
 8002fdc:	40020c00 	.word	0x40020c00
 8002fe0:	40021000 	.word	0x40021000
 8002fe4:	40021400 	.word	0x40021400
 8002fe8:	40021800 	.word	0x40021800
 8002fec:	40021c00 	.word	0x40021c00
 8002ff0:	40013c00 	.word	0x40013c00

08002ff4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	460b      	mov	r3, r1
 8002ffe:	807b      	strh	r3, [r7, #2]
 8003000:	4613      	mov	r3, r2
 8003002:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003004:	787b      	ldrb	r3, [r7, #1]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d003      	beq.n	8003012 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800300a:	887a      	ldrh	r2, [r7, #2]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003010:	e003      	b.n	800301a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003012:	887b      	ldrh	r3, [r7, #2]
 8003014:	041a      	lsls	r2, r3, #16
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	619a      	str	r2, [r3, #24]
}
 800301a:	bf00      	nop
 800301c:	370c      	adds	r7, #12
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr

08003026 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003026:	b480      	push	{r7}
 8003028:	b085      	sub	sp, #20
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
 800302e:	460b      	mov	r3, r1
 8003030:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	695b      	ldr	r3, [r3, #20]
 8003036:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003038:	887a      	ldrh	r2, [r7, #2]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	4013      	ands	r3, r2
 800303e:	041a      	lsls	r2, r3, #16
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	43d9      	mvns	r1, r3
 8003044:	887b      	ldrh	r3, [r7, #2]
 8003046:	400b      	ands	r3, r1
 8003048:	431a      	orrs	r2, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	619a      	str	r2, [r3, #24]
}
 800304e:	bf00      	nop
 8003050:	3714      	adds	r7, #20
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
	...

0800305c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d101      	bne.n	800306e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e12b      	b.n	80032c6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b00      	cmp	r3, #0
 8003078:	d106      	bne.n	8003088 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f7fd fe98 	bl	8000db8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2224      	movs	r2, #36	; 0x24
 800308c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f022 0201 	bic.w	r2, r2, #1
 800309e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030ae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80030be:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80030c0:	f003 f9f0 	bl	80064a4 <HAL_RCC_GetPCLK1Freq>
 80030c4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	4a81      	ldr	r2, [pc, #516]	; (80032d0 <HAL_I2C_Init+0x274>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d807      	bhi.n	80030e0 <HAL_I2C_Init+0x84>
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	4a80      	ldr	r2, [pc, #512]	; (80032d4 <HAL_I2C_Init+0x278>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	bf94      	ite	ls
 80030d8:	2301      	movls	r3, #1
 80030da:	2300      	movhi	r3, #0
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	e006      	b.n	80030ee <HAL_I2C_Init+0x92>
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	4a7d      	ldr	r2, [pc, #500]	; (80032d8 <HAL_I2C_Init+0x27c>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	bf94      	ite	ls
 80030e8:	2301      	movls	r3, #1
 80030ea:	2300      	movhi	r3, #0
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e0e7      	b.n	80032c6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	4a78      	ldr	r2, [pc, #480]	; (80032dc <HAL_I2C_Init+0x280>)
 80030fa:	fba2 2303 	umull	r2, r3, r2, r3
 80030fe:	0c9b      	lsrs	r3, r3, #18
 8003100:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	68ba      	ldr	r2, [r7, #8]
 8003112:	430a      	orrs	r2, r1
 8003114:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	6a1b      	ldr	r3, [r3, #32]
 800311c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	4a6a      	ldr	r2, [pc, #424]	; (80032d0 <HAL_I2C_Init+0x274>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d802      	bhi.n	8003130 <HAL_I2C_Init+0xd4>
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	3301      	adds	r3, #1
 800312e:	e009      	b.n	8003144 <HAL_I2C_Init+0xe8>
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003136:	fb02 f303 	mul.w	r3, r2, r3
 800313a:	4a69      	ldr	r2, [pc, #420]	; (80032e0 <HAL_I2C_Init+0x284>)
 800313c:	fba2 2303 	umull	r2, r3, r2, r3
 8003140:	099b      	lsrs	r3, r3, #6
 8003142:	3301      	adds	r3, #1
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	6812      	ldr	r2, [r2, #0]
 8003148:	430b      	orrs	r3, r1
 800314a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	69db      	ldr	r3, [r3, #28]
 8003152:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003156:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	495c      	ldr	r1, [pc, #368]	; (80032d0 <HAL_I2C_Init+0x274>)
 8003160:	428b      	cmp	r3, r1
 8003162:	d819      	bhi.n	8003198 <HAL_I2C_Init+0x13c>
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	1e59      	subs	r1, r3, #1
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003172:	1c59      	adds	r1, r3, #1
 8003174:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003178:	400b      	ands	r3, r1
 800317a:	2b00      	cmp	r3, #0
 800317c:	d00a      	beq.n	8003194 <HAL_I2C_Init+0x138>
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	1e59      	subs	r1, r3, #1
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	fbb1 f3f3 	udiv	r3, r1, r3
 800318c:	3301      	adds	r3, #1
 800318e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003192:	e051      	b.n	8003238 <HAL_I2C_Init+0x1dc>
 8003194:	2304      	movs	r3, #4
 8003196:	e04f      	b.n	8003238 <HAL_I2C_Init+0x1dc>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d111      	bne.n	80031c4 <HAL_I2C_Init+0x168>
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	1e58      	subs	r0, r3, #1
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6859      	ldr	r1, [r3, #4]
 80031a8:	460b      	mov	r3, r1
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	440b      	add	r3, r1
 80031ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80031b2:	3301      	adds	r3, #1
 80031b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	bf0c      	ite	eq
 80031bc:	2301      	moveq	r3, #1
 80031be:	2300      	movne	r3, #0
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	e012      	b.n	80031ea <HAL_I2C_Init+0x18e>
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	1e58      	subs	r0, r3, #1
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6859      	ldr	r1, [r3, #4]
 80031cc:	460b      	mov	r3, r1
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	440b      	add	r3, r1
 80031d2:	0099      	lsls	r1, r3, #2
 80031d4:	440b      	add	r3, r1
 80031d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80031da:	3301      	adds	r3, #1
 80031dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	bf0c      	ite	eq
 80031e4:	2301      	moveq	r3, #1
 80031e6:	2300      	movne	r3, #0
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <HAL_I2C_Init+0x196>
 80031ee:	2301      	movs	r3, #1
 80031f0:	e022      	b.n	8003238 <HAL_I2C_Init+0x1dc>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d10e      	bne.n	8003218 <HAL_I2C_Init+0x1bc>
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	1e58      	subs	r0, r3, #1
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6859      	ldr	r1, [r3, #4]
 8003202:	460b      	mov	r3, r1
 8003204:	005b      	lsls	r3, r3, #1
 8003206:	440b      	add	r3, r1
 8003208:	fbb0 f3f3 	udiv	r3, r0, r3
 800320c:	3301      	adds	r3, #1
 800320e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003212:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003216:	e00f      	b.n	8003238 <HAL_I2C_Init+0x1dc>
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	1e58      	subs	r0, r3, #1
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6859      	ldr	r1, [r3, #4]
 8003220:	460b      	mov	r3, r1
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	440b      	add	r3, r1
 8003226:	0099      	lsls	r1, r3, #2
 8003228:	440b      	add	r3, r1
 800322a:	fbb0 f3f3 	udiv	r3, r0, r3
 800322e:	3301      	adds	r3, #1
 8003230:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003234:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003238:	6879      	ldr	r1, [r7, #4]
 800323a:	6809      	ldr	r1, [r1, #0]
 800323c:	4313      	orrs	r3, r2
 800323e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	69da      	ldr	r2, [r3, #28]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a1b      	ldr	r3, [r3, #32]
 8003252:	431a      	orrs	r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	430a      	orrs	r2, r1
 800325a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003266:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	6911      	ldr	r1, [r2, #16]
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	68d2      	ldr	r2, [r2, #12]
 8003272:	4311      	orrs	r1, r2
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	6812      	ldr	r2, [r2, #0]
 8003278:	430b      	orrs	r3, r1
 800327a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	695a      	ldr	r2, [r3, #20]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	699b      	ldr	r3, [r3, #24]
 800328e:	431a      	orrs	r2, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	430a      	orrs	r2, r1
 8003296:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f042 0201 	orr.w	r2, r2, #1
 80032a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2220      	movs	r2, #32
 80032b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3710      	adds	r7, #16
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	000186a0 	.word	0x000186a0
 80032d4:	001e847f 	.word	0x001e847f
 80032d8:	003d08ff 	.word	0x003d08ff
 80032dc:	431bde83 	.word	0x431bde83
 80032e0:	10624dd3 	.word	0x10624dd3

080032e4 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e021      	b.n	800333a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2224      	movs	r2, #36	; 0x24
 80032fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f022 0201 	bic.w	r2, r2, #1
 800330c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f7fd fd9a 	bl	8000e48 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2200      	movs	r2, #0
 8003334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3708      	adds	r7, #8
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
	...

08003344 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b088      	sub	sp, #32
 8003348:	af02      	add	r7, sp, #8
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	4608      	mov	r0, r1
 800334e:	4611      	mov	r1, r2
 8003350:	461a      	mov	r2, r3
 8003352:	4603      	mov	r3, r0
 8003354:	817b      	strh	r3, [r7, #10]
 8003356:	460b      	mov	r3, r1
 8003358:	813b      	strh	r3, [r7, #8]
 800335a:	4613      	mov	r3, r2
 800335c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800335e:	f7fe fe85 	bl	800206c <HAL_GetTick>
 8003362:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800336a:	b2db      	uxtb	r3, r3
 800336c:	2b20      	cmp	r3, #32
 800336e:	f040 80d9 	bne.w	8003524 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	9300      	str	r3, [sp, #0]
 8003376:	2319      	movs	r3, #25
 8003378:	2201      	movs	r2, #1
 800337a:	496d      	ldr	r1, [pc, #436]	; (8003530 <HAL_I2C_Mem_Write+0x1ec>)
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	f000 fc8d 	bl	8003c9c <I2C_WaitOnFlagUntilTimeout>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d001      	beq.n	800338c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003388:	2302      	movs	r3, #2
 800338a:	e0cc      	b.n	8003526 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003392:	2b01      	cmp	r3, #1
 8003394:	d101      	bne.n	800339a <HAL_I2C_Mem_Write+0x56>
 8003396:	2302      	movs	r3, #2
 8003398:	e0c5      	b.n	8003526 <HAL_I2C_Mem_Write+0x1e2>
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2201      	movs	r2, #1
 800339e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0301 	and.w	r3, r3, #1
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d007      	beq.n	80033c0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f042 0201 	orr.w	r2, r2, #1
 80033be:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033ce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2221      	movs	r2, #33	; 0x21
 80033d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2240      	movs	r2, #64	; 0x40
 80033dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2200      	movs	r2, #0
 80033e4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	6a3a      	ldr	r2, [r7, #32]
 80033ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80033f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033f6:	b29a      	uxth	r2, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	4a4d      	ldr	r2, [pc, #308]	; (8003534 <HAL_I2C_Mem_Write+0x1f0>)
 8003400:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003402:	88f8      	ldrh	r0, [r7, #6]
 8003404:	893a      	ldrh	r2, [r7, #8]
 8003406:	8979      	ldrh	r1, [r7, #10]
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	9301      	str	r3, [sp, #4]
 800340c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800340e:	9300      	str	r3, [sp, #0]
 8003410:	4603      	mov	r3, r0
 8003412:	68f8      	ldr	r0, [r7, #12]
 8003414:	f000 fac4 	bl	80039a0 <I2C_RequestMemoryWrite>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d052      	beq.n	80034c4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e081      	b.n	8003526 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003426:	68f8      	ldr	r0, [r7, #12]
 8003428:	f000 fd0e 	bl	8003e48 <I2C_WaitOnTXEFlagUntilTimeout>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d00d      	beq.n	800344e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003436:	2b04      	cmp	r3, #4
 8003438:	d107      	bne.n	800344a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003448:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e06b      	b.n	8003526 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003452:	781a      	ldrb	r2, [r3, #0]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800345e:	1c5a      	adds	r2, r3, #1
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003468:	3b01      	subs	r3, #1
 800346a:	b29a      	uxth	r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003474:	b29b      	uxth	r3, r3
 8003476:	3b01      	subs	r3, #1
 8003478:	b29a      	uxth	r2, r3
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	695b      	ldr	r3, [r3, #20]
 8003484:	f003 0304 	and.w	r3, r3, #4
 8003488:	2b04      	cmp	r3, #4
 800348a:	d11b      	bne.n	80034c4 <HAL_I2C_Mem_Write+0x180>
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003490:	2b00      	cmp	r3, #0
 8003492:	d017      	beq.n	80034c4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003498:	781a      	ldrb	r2, [r3, #0]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a4:	1c5a      	adds	r2, r3, #1
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ae:	3b01      	subs	r3, #1
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	3b01      	subs	r3, #1
 80034be:	b29a      	uxth	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d1aa      	bne.n	8003422 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034cc:	697a      	ldr	r2, [r7, #20]
 80034ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80034d0:	68f8      	ldr	r0, [r7, #12]
 80034d2:	f000 fcfa 	bl	8003eca <I2C_WaitOnBTFFlagUntilTimeout>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d00d      	beq.n	80034f8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e0:	2b04      	cmp	r3, #4
 80034e2:	d107      	bne.n	80034f4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034f2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e016      	b.n	8003526 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003506:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2220      	movs	r2, #32
 800350c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2200      	movs	r2, #0
 8003514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003520:	2300      	movs	r3, #0
 8003522:	e000      	b.n	8003526 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003524:	2302      	movs	r3, #2
  }
}
 8003526:	4618      	mov	r0, r3
 8003528:	3718      	adds	r7, #24
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	00100002 	.word	0x00100002
 8003534:	ffff0000 	.word	0xffff0000

08003538 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b08c      	sub	sp, #48	; 0x30
 800353c:	af02      	add	r7, sp, #8
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	4608      	mov	r0, r1
 8003542:	4611      	mov	r1, r2
 8003544:	461a      	mov	r2, r3
 8003546:	4603      	mov	r3, r0
 8003548:	817b      	strh	r3, [r7, #10]
 800354a:	460b      	mov	r3, r1
 800354c:	813b      	strh	r3, [r7, #8]
 800354e:	4613      	mov	r3, r2
 8003550:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003552:	f7fe fd8b 	bl	800206c <HAL_GetTick>
 8003556:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800355e:	b2db      	uxtb	r3, r3
 8003560:	2b20      	cmp	r3, #32
 8003562:	f040 8208 	bne.w	8003976 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003568:	9300      	str	r3, [sp, #0]
 800356a:	2319      	movs	r3, #25
 800356c:	2201      	movs	r2, #1
 800356e:	497b      	ldr	r1, [pc, #492]	; (800375c <HAL_I2C_Mem_Read+0x224>)
 8003570:	68f8      	ldr	r0, [r7, #12]
 8003572:	f000 fb93 	bl	8003c9c <I2C_WaitOnFlagUntilTimeout>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d001      	beq.n	8003580 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800357c:	2302      	movs	r3, #2
 800357e:	e1fb      	b.n	8003978 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003586:	2b01      	cmp	r3, #1
 8003588:	d101      	bne.n	800358e <HAL_I2C_Mem_Read+0x56>
 800358a:	2302      	movs	r3, #2
 800358c:	e1f4      	b.n	8003978 <HAL_I2C_Mem_Read+0x440>
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2201      	movs	r2, #1
 8003592:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0301 	and.w	r3, r3, #1
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d007      	beq.n	80035b4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f042 0201 	orr.w	r2, r2, #1
 80035b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2222      	movs	r2, #34	; 0x22
 80035c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2240      	movs	r2, #64	; 0x40
 80035d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2200      	movs	r2, #0
 80035d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80035e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ea:	b29a      	uxth	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	4a5b      	ldr	r2, [pc, #364]	; (8003760 <HAL_I2C_Mem_Read+0x228>)
 80035f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80035f6:	88f8      	ldrh	r0, [r7, #6]
 80035f8:	893a      	ldrh	r2, [r7, #8]
 80035fa:	8979      	ldrh	r1, [r7, #10]
 80035fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035fe:	9301      	str	r3, [sp, #4]
 8003600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003602:	9300      	str	r3, [sp, #0]
 8003604:	4603      	mov	r3, r0
 8003606:	68f8      	ldr	r0, [r7, #12]
 8003608:	f000 fa60 	bl	8003acc <I2C_RequestMemoryRead>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d001      	beq.n	8003616 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e1b0      	b.n	8003978 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800361a:	2b00      	cmp	r3, #0
 800361c:	d113      	bne.n	8003646 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800361e:	2300      	movs	r3, #0
 8003620:	623b      	str	r3, [r7, #32]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	623b      	str	r3, [r7, #32]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	699b      	ldr	r3, [r3, #24]
 8003630:	623b      	str	r3, [r7, #32]
 8003632:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003642:	601a      	str	r2, [r3, #0]
 8003644:	e184      	b.n	8003950 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800364a:	2b01      	cmp	r3, #1
 800364c:	d11b      	bne.n	8003686 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800365c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800365e:	2300      	movs	r3, #0
 8003660:	61fb      	str	r3, [r7, #28]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	695b      	ldr	r3, [r3, #20]
 8003668:	61fb      	str	r3, [r7, #28]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	699b      	ldr	r3, [r3, #24]
 8003670:	61fb      	str	r3, [r7, #28]
 8003672:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003682:	601a      	str	r2, [r3, #0]
 8003684:	e164      	b.n	8003950 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800368a:	2b02      	cmp	r3, #2
 800368c:	d11b      	bne.n	80036c6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800369c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80036ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ae:	2300      	movs	r3, #0
 80036b0:	61bb      	str	r3, [r7, #24]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	695b      	ldr	r3, [r3, #20]
 80036b8:	61bb      	str	r3, [r7, #24]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	699b      	ldr	r3, [r3, #24]
 80036c0:	61bb      	str	r3, [r7, #24]
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	e144      	b.n	8003950 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036c6:	2300      	movs	r3, #0
 80036c8:	617b      	str	r3, [r7, #20]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	695b      	ldr	r3, [r3, #20]
 80036d0:	617b      	str	r3, [r7, #20]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	699b      	ldr	r3, [r3, #24]
 80036d8:	617b      	str	r3, [r7, #20]
 80036da:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80036dc:	e138      	b.n	8003950 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036e2:	2b03      	cmp	r3, #3
 80036e4:	f200 80f1 	bhi.w	80038ca <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d123      	bne.n	8003738 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036f2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f000 fc29 	bl	8003f4c <I2C_WaitOnRXNEFlagUntilTimeout>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d001      	beq.n	8003704 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e139      	b.n	8003978 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	691a      	ldr	r2, [r3, #16]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370e:	b2d2      	uxtb	r2, r2
 8003710:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003716:	1c5a      	adds	r2, r3, #1
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003720:	3b01      	subs	r3, #1
 8003722:	b29a      	uxth	r2, r3
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800372c:	b29b      	uxth	r3, r3
 800372e:	3b01      	subs	r3, #1
 8003730:	b29a      	uxth	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003736:	e10b      	b.n	8003950 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800373c:	2b02      	cmp	r3, #2
 800373e:	d14e      	bne.n	80037de <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003742:	9300      	str	r3, [sp, #0]
 8003744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003746:	2200      	movs	r2, #0
 8003748:	4906      	ldr	r1, [pc, #24]	; (8003764 <HAL_I2C_Mem_Read+0x22c>)
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	f000 faa6 	bl	8003c9c <I2C_WaitOnFlagUntilTimeout>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d008      	beq.n	8003768 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e10e      	b.n	8003978 <HAL_I2C_Mem_Read+0x440>
 800375a:	bf00      	nop
 800375c:	00100002 	.word	0x00100002
 8003760:	ffff0000 	.word	0xffff0000
 8003764:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003776:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	691a      	ldr	r2, [r3, #16]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003782:	b2d2      	uxtb	r2, r2
 8003784:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800378a:	1c5a      	adds	r2, r3, #1
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003794:	3b01      	subs	r3, #1
 8003796:	b29a      	uxth	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	3b01      	subs	r3, #1
 80037a4:	b29a      	uxth	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	691a      	ldr	r2, [r3, #16]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b4:	b2d2      	uxtb	r2, r2
 80037b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037bc:	1c5a      	adds	r2, r3, #1
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037c6:	3b01      	subs	r3, #1
 80037c8:	b29a      	uxth	r2, r3
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	3b01      	subs	r3, #1
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	855a      	strh	r2, [r3, #42]	; 0x2a
 80037dc:	e0b8      	b.n	8003950 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e0:	9300      	str	r3, [sp, #0]
 80037e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037e4:	2200      	movs	r2, #0
 80037e6:	4966      	ldr	r1, [pc, #408]	; (8003980 <HAL_I2C_Mem_Read+0x448>)
 80037e8:	68f8      	ldr	r0, [r7, #12]
 80037ea:	f000 fa57 	bl	8003c9c <I2C_WaitOnFlagUntilTimeout>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e0bf      	b.n	8003978 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003806:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	691a      	ldr	r2, [r3, #16]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003812:	b2d2      	uxtb	r2, r2
 8003814:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381a:	1c5a      	adds	r2, r3, #1
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003824:	3b01      	subs	r3, #1
 8003826:	b29a      	uxth	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003830:	b29b      	uxth	r3, r3
 8003832:	3b01      	subs	r3, #1
 8003834:	b29a      	uxth	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800383a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800383c:	9300      	str	r3, [sp, #0]
 800383e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003840:	2200      	movs	r2, #0
 8003842:	494f      	ldr	r1, [pc, #316]	; (8003980 <HAL_I2C_Mem_Read+0x448>)
 8003844:	68f8      	ldr	r0, [r7, #12]
 8003846:	f000 fa29 	bl	8003c9c <I2C_WaitOnFlagUntilTimeout>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d001      	beq.n	8003854 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e091      	b.n	8003978 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003862:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	691a      	ldr	r2, [r3, #16]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386e:	b2d2      	uxtb	r2, r2
 8003870:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003876:	1c5a      	adds	r2, r3, #1
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003880:	3b01      	subs	r3, #1
 8003882:	b29a      	uxth	r2, r3
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800388c:	b29b      	uxth	r3, r3
 800388e:	3b01      	subs	r3, #1
 8003890:	b29a      	uxth	r2, r3
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	691a      	ldr	r2, [r3, #16]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a0:	b2d2      	uxtb	r2, r2
 80038a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a8:	1c5a      	adds	r2, r3, #1
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038b2:	3b01      	subs	r3, #1
 80038b4:	b29a      	uxth	r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038be:	b29b      	uxth	r3, r3
 80038c0:	3b01      	subs	r3, #1
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80038c8:	e042      	b.n	8003950 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038cc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80038ce:	68f8      	ldr	r0, [r7, #12]
 80038d0:	f000 fb3c 	bl	8003f4c <I2C_WaitOnRXNEFlagUntilTimeout>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d001      	beq.n	80038de <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e04c      	b.n	8003978 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	691a      	ldr	r2, [r3, #16]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e8:	b2d2      	uxtb	r2, r2
 80038ea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f0:	1c5a      	adds	r2, r3, #1
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038fa:	3b01      	subs	r3, #1
 80038fc:	b29a      	uxth	r2, r3
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003906:	b29b      	uxth	r3, r3
 8003908:	3b01      	subs	r3, #1
 800390a:	b29a      	uxth	r2, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	695b      	ldr	r3, [r3, #20]
 8003916:	f003 0304 	and.w	r3, r3, #4
 800391a:	2b04      	cmp	r3, #4
 800391c:	d118      	bne.n	8003950 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	691a      	ldr	r2, [r3, #16]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003928:	b2d2      	uxtb	r2, r2
 800392a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003930:	1c5a      	adds	r2, r3, #1
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800393a:	3b01      	subs	r3, #1
 800393c:	b29a      	uxth	r2, r3
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003946:	b29b      	uxth	r3, r3
 8003948:	3b01      	subs	r3, #1
 800394a:	b29a      	uxth	r2, r3
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003954:	2b00      	cmp	r3, #0
 8003956:	f47f aec2 	bne.w	80036de <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2220      	movs	r2, #32
 800395e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003972:	2300      	movs	r3, #0
 8003974:	e000      	b.n	8003978 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003976:	2302      	movs	r3, #2
  }
}
 8003978:	4618      	mov	r0, r3
 800397a:	3728      	adds	r7, #40	; 0x28
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}
 8003980:	00010004 	.word	0x00010004

08003984 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003992:	b2db      	uxtb	r3, r3
}
 8003994:	4618      	mov	r0, r3
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b088      	sub	sp, #32
 80039a4:	af02      	add	r7, sp, #8
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	4608      	mov	r0, r1
 80039aa:	4611      	mov	r1, r2
 80039ac:	461a      	mov	r2, r3
 80039ae:	4603      	mov	r3, r0
 80039b0:	817b      	strh	r3, [r7, #10]
 80039b2:	460b      	mov	r3, r1
 80039b4:	813b      	strh	r3, [r7, #8]
 80039b6:	4613      	mov	r3, r2
 80039b8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039cc:	9300      	str	r3, [sp, #0]
 80039ce:	6a3b      	ldr	r3, [r7, #32]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80039d6:	68f8      	ldr	r0, [r7, #12]
 80039d8:	f000 f960 	bl	8003c9c <I2C_WaitOnFlagUntilTimeout>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d00d      	beq.n	80039fe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039f0:	d103      	bne.n	80039fa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039f8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e05f      	b.n	8003abe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039fe:	897b      	ldrh	r3, [r7, #10]
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	461a      	mov	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003a0c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a10:	6a3a      	ldr	r2, [r7, #32]
 8003a12:	492d      	ldr	r1, [pc, #180]	; (8003ac8 <I2C_RequestMemoryWrite+0x128>)
 8003a14:	68f8      	ldr	r0, [r7, #12]
 8003a16:	f000 f998 	bl	8003d4a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d001      	beq.n	8003a24 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e04c      	b.n	8003abe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	617b      	str	r3, [r7, #20]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	617b      	str	r3, [r7, #20]
 8003a38:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a3c:	6a39      	ldr	r1, [r7, #32]
 8003a3e:	68f8      	ldr	r0, [r7, #12]
 8003a40:	f000 fa02 	bl	8003e48 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00d      	beq.n	8003a66 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4e:	2b04      	cmp	r3, #4
 8003a50:	d107      	bne.n	8003a62 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a60:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e02b      	b.n	8003abe <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a66:	88fb      	ldrh	r3, [r7, #6]
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d105      	bne.n	8003a78 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a6c:	893b      	ldrh	r3, [r7, #8]
 8003a6e:	b2da      	uxtb	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	611a      	str	r2, [r3, #16]
 8003a76:	e021      	b.n	8003abc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a78:	893b      	ldrh	r3, [r7, #8]
 8003a7a:	0a1b      	lsrs	r3, r3, #8
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	b2da      	uxtb	r2, r3
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a88:	6a39      	ldr	r1, [r7, #32]
 8003a8a:	68f8      	ldr	r0, [r7, #12]
 8003a8c:	f000 f9dc 	bl	8003e48 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d00d      	beq.n	8003ab2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9a:	2b04      	cmp	r3, #4
 8003a9c:	d107      	bne.n	8003aae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003aac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e005      	b.n	8003abe <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ab2:	893b      	ldrh	r3, [r7, #8]
 8003ab4:	b2da      	uxtb	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003abc:	2300      	movs	r3, #0
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3718      	adds	r7, #24
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bd80      	pop	{r7, pc}
 8003ac6:	bf00      	nop
 8003ac8:	00010002 	.word	0x00010002

08003acc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b088      	sub	sp, #32
 8003ad0:	af02      	add	r7, sp, #8
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	4608      	mov	r0, r1
 8003ad6:	4611      	mov	r1, r2
 8003ad8:	461a      	mov	r2, r3
 8003ada:	4603      	mov	r3, r0
 8003adc:	817b      	strh	r3, [r7, #10]
 8003ade:	460b      	mov	r3, r1
 8003ae0:	813b      	strh	r3, [r7, #8]
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003af4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b04:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b08:	9300      	str	r3, [sp, #0]
 8003b0a:	6a3b      	ldr	r3, [r7, #32]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b12:	68f8      	ldr	r0, [r7, #12]
 8003b14:	f000 f8c2 	bl	8003c9c <I2C_WaitOnFlagUntilTimeout>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d00d      	beq.n	8003b3a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b2c:	d103      	bne.n	8003b36 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b34:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	e0aa      	b.n	8003c90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b3a:	897b      	ldrh	r3, [r7, #10]
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	461a      	mov	r2, r3
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b48:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4c:	6a3a      	ldr	r2, [r7, #32]
 8003b4e:	4952      	ldr	r1, [pc, #328]	; (8003c98 <I2C_RequestMemoryRead+0x1cc>)
 8003b50:	68f8      	ldr	r0, [r7, #12]
 8003b52:	f000 f8fa 	bl	8003d4a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d001      	beq.n	8003b60 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e097      	b.n	8003c90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b60:	2300      	movs	r3, #0
 8003b62:	617b      	str	r3, [r7, #20]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	695b      	ldr	r3, [r3, #20]
 8003b6a:	617b      	str	r3, [r7, #20]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	617b      	str	r3, [r7, #20]
 8003b74:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b78:	6a39      	ldr	r1, [r7, #32]
 8003b7a:	68f8      	ldr	r0, [r7, #12]
 8003b7c:	f000 f964 	bl	8003e48 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b80:	4603      	mov	r3, r0
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00d      	beq.n	8003ba2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8a:	2b04      	cmp	r3, #4
 8003b8c:	d107      	bne.n	8003b9e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b9c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e076      	b.n	8003c90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ba2:	88fb      	ldrh	r3, [r7, #6]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d105      	bne.n	8003bb4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ba8:	893b      	ldrh	r3, [r7, #8]
 8003baa:	b2da      	uxtb	r2, r3
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	611a      	str	r2, [r3, #16]
 8003bb2:	e021      	b.n	8003bf8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003bb4:	893b      	ldrh	r3, [r7, #8]
 8003bb6:	0a1b      	lsrs	r3, r3, #8
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	b2da      	uxtb	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bc4:	6a39      	ldr	r1, [r7, #32]
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f000 f93e 	bl	8003e48 <I2C_WaitOnTXEFlagUntilTimeout>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00d      	beq.n	8003bee <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd6:	2b04      	cmp	r3, #4
 8003bd8:	d107      	bne.n	8003bea <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003be8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e050      	b.n	8003c90 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003bee:	893b      	ldrh	r3, [r7, #8]
 8003bf0:	b2da      	uxtb	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bfa:	6a39      	ldr	r1, [r7, #32]
 8003bfc:	68f8      	ldr	r0, [r7, #12]
 8003bfe:	f000 f923 	bl	8003e48 <I2C_WaitOnTXEFlagUntilTimeout>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d00d      	beq.n	8003c24 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0c:	2b04      	cmp	r3, #4
 8003c0e:	d107      	bne.n	8003c20 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c1e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e035      	b.n	8003c90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c32:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c36:	9300      	str	r3, [sp, #0]
 8003c38:	6a3b      	ldr	r3, [r7, #32]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c40:	68f8      	ldr	r0, [r7, #12]
 8003c42:	f000 f82b 	bl	8003c9c <I2C_WaitOnFlagUntilTimeout>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d00d      	beq.n	8003c68 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c5a:	d103      	bne.n	8003c64 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c62:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e013      	b.n	8003c90 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003c68:	897b      	ldrh	r3, [r7, #10]
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	f043 0301 	orr.w	r3, r3, #1
 8003c70:	b2da      	uxtb	r2, r3
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c7a:	6a3a      	ldr	r2, [r7, #32]
 8003c7c:	4906      	ldr	r1, [pc, #24]	; (8003c98 <I2C_RequestMemoryRead+0x1cc>)
 8003c7e:	68f8      	ldr	r0, [r7, #12]
 8003c80:	f000 f863 	bl	8003d4a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d001      	beq.n	8003c8e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e000      	b.n	8003c90 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003c8e:	2300      	movs	r3, #0
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3718      	adds	r7, #24
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	00010002 	.word	0x00010002

08003c9c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	603b      	str	r3, [r7, #0]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003cac:	e025      	b.n	8003cfa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb4:	d021      	beq.n	8003cfa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cb6:	f7fe f9d9 	bl	800206c <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	683a      	ldr	r2, [r7, #0]
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d302      	bcc.n	8003ccc <I2C_WaitOnFlagUntilTimeout+0x30>
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d116      	bne.n	8003cfa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2220      	movs	r2, #32
 8003cd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2200      	movs	r2, #0
 8003cde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce6:	f043 0220 	orr.w	r2, r3, #32
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e023      	b.n	8003d42 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	0c1b      	lsrs	r3, r3, #16
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d10d      	bne.n	8003d20 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	695b      	ldr	r3, [r3, #20]
 8003d0a:	43da      	mvns	r2, r3
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	4013      	ands	r3, r2
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	bf0c      	ite	eq
 8003d16:	2301      	moveq	r3, #1
 8003d18:	2300      	movne	r3, #0
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	e00c      	b.n	8003d3a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	699b      	ldr	r3, [r3, #24]
 8003d26:	43da      	mvns	r2, r3
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	b29b      	uxth	r3, r3
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	bf0c      	ite	eq
 8003d32:	2301      	moveq	r3, #1
 8003d34:	2300      	movne	r3, #0
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	461a      	mov	r2, r3
 8003d3a:	79fb      	ldrb	r3, [r7, #7]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d0b6      	beq.n	8003cae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d40:	2300      	movs	r3, #0
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3710      	adds	r7, #16
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}

08003d4a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003d4a:	b580      	push	{r7, lr}
 8003d4c:	b084      	sub	sp, #16
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	60f8      	str	r0, [r7, #12]
 8003d52:	60b9      	str	r1, [r7, #8]
 8003d54:	607a      	str	r2, [r7, #4]
 8003d56:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d58:	e051      	b.n	8003dfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	695b      	ldr	r3, [r3, #20]
 8003d60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d68:	d123      	bne.n	8003db2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d78:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d82:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2200      	movs	r2, #0
 8003d88:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2220      	movs	r2, #32
 8003d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2200      	movs	r2, #0
 8003d96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9e:	f043 0204 	orr.w	r2, r3, #4
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e046      	b.n	8003e40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db8:	d021      	beq.n	8003dfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dba:	f7fe f957 	bl	800206c <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d302      	bcc.n	8003dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d116      	bne.n	8003dfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2220      	movs	r2, #32
 8003dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2200      	movs	r2, #0
 8003de2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dea:	f043 0220 	orr.w	r2, r3, #32
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e020      	b.n	8003e40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	0c1b      	lsrs	r3, r3, #16
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d10c      	bne.n	8003e22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	695b      	ldr	r3, [r3, #20]
 8003e0e:	43da      	mvns	r2, r3
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	4013      	ands	r3, r2
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	bf14      	ite	ne
 8003e1a:	2301      	movne	r3, #1
 8003e1c:	2300      	moveq	r3, #0
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	e00b      	b.n	8003e3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	699b      	ldr	r3, [r3, #24]
 8003e28:	43da      	mvns	r2, r3
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	bf14      	ite	ne
 8003e34:	2301      	movne	r3, #1
 8003e36:	2300      	moveq	r3, #0
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d18d      	bne.n	8003d5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3710      	adds	r7, #16
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	60b9      	str	r1, [r7, #8]
 8003e52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e54:	e02d      	b.n	8003eb2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e56:	68f8      	ldr	r0, [r7, #12]
 8003e58:	f000 f8ce 	bl	8003ff8 <I2C_IsAcknowledgeFailed>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d001      	beq.n	8003e66 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e02d      	b.n	8003ec2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e6c:	d021      	beq.n	8003eb2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e6e:	f7fe f8fd 	bl	800206c <HAL_GetTick>
 8003e72:	4602      	mov	r2, r0
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	68ba      	ldr	r2, [r7, #8]
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d302      	bcc.n	8003e84 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d116      	bne.n	8003eb2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2200      	movs	r2, #0
 8003e88:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2220      	movs	r2, #32
 8003e8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9e:	f043 0220 	orr.w	r2, r3, #32
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e007      	b.n	8003ec2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	695b      	ldr	r3, [r3, #20]
 8003eb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ebc:	2b80      	cmp	r3, #128	; 0x80
 8003ebe:	d1ca      	bne.n	8003e56 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3710      	adds	r7, #16
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	b084      	sub	sp, #16
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	60f8      	str	r0, [r7, #12]
 8003ed2:	60b9      	str	r1, [r7, #8]
 8003ed4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ed6:	e02d      	b.n	8003f34 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ed8:	68f8      	ldr	r0, [r7, #12]
 8003eda:	f000 f88d 	bl	8003ff8 <I2C_IsAcknowledgeFailed>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d001      	beq.n	8003ee8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e02d      	b.n	8003f44 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eee:	d021      	beq.n	8003f34 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ef0:	f7fe f8bc 	bl	800206c <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	68ba      	ldr	r2, [r7, #8]
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d302      	bcc.n	8003f06 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d116      	bne.n	8003f34 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2220      	movs	r2, #32
 8003f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f20:	f043 0220 	orr.w	r2, r3, #32
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e007      	b.n	8003f44 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	695b      	ldr	r3, [r3, #20]
 8003f3a:	f003 0304 	and.w	r3, r3, #4
 8003f3e:	2b04      	cmp	r3, #4
 8003f40:	d1ca      	bne.n	8003ed8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f42:	2300      	movs	r3, #0
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3710      	adds	r7, #16
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}

08003f4c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	60b9      	str	r1, [r7, #8]
 8003f56:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f58:	e042      	b.n	8003fe0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	695b      	ldr	r3, [r3, #20]
 8003f60:	f003 0310 	and.w	r3, r3, #16
 8003f64:	2b10      	cmp	r3, #16
 8003f66:	d119      	bne.n	8003f9c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f06f 0210 	mvn.w	r2, #16
 8003f70:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2200      	movs	r2, #0
 8003f76:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2220      	movs	r2, #32
 8003f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e029      	b.n	8003ff0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f9c:	f7fe f866 	bl	800206c <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	68ba      	ldr	r2, [r7, #8]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d302      	bcc.n	8003fb2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d116      	bne.n	8003fe0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2220      	movs	r2, #32
 8003fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fcc:	f043 0220 	orr.w	r2, r3, #32
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e007      	b.n	8003ff0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	695b      	ldr	r3, [r3, #20]
 8003fe6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fea:	2b40      	cmp	r3, #64	; 0x40
 8003fec:	d1b5      	bne.n	8003f5a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003fee:	2300      	movs	r3, #0
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3710      	adds	r7, #16
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	695b      	ldr	r3, [r3, #20]
 8004006:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800400a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800400e:	d11b      	bne.n	8004048 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004018:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2220      	movs	r2, #32
 8004024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004034:	f043 0204 	orr.w	r2, r3, #4
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e000      	b.n	800404a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004048:	2300      	movs	r3, #0
}
 800404a:	4618      	mov	r0, r3
 800404c:	370c      	adds	r7, #12
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
	...

08004058 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b088      	sub	sp, #32
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d101      	bne.n	800406a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e128      	b.n	80042bc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004070:	b2db      	uxtb	r3, r3
 8004072:	2b00      	cmp	r3, #0
 8004074:	d109      	bne.n	800408a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a90      	ldr	r2, [pc, #576]	; (80042c4 <HAL_I2S_Init+0x26c>)
 8004082:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f7fc ff01 	bl	8000e8c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2202      	movs	r2, #2
 800408e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	69db      	ldr	r3, [r3, #28]
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	6812      	ldr	r2, [r2, #0]
 800409c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80040a0:	f023 030f 	bic.w	r3, r3, #15
 80040a4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2202      	movs	r2, #2
 80040ac:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	695b      	ldr	r3, [r3, #20]
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d060      	beq.n	8004178 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	68db      	ldr	r3, [r3, #12]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d102      	bne.n	80040c4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80040be:	2310      	movs	r3, #16
 80040c0:	617b      	str	r3, [r7, #20]
 80040c2:	e001      	b.n	80040c8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80040c4:	2320      	movs	r3, #32
 80040c6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	2b20      	cmp	r3, #32
 80040ce:	d802      	bhi.n	80040d6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	005b      	lsls	r3, r3, #1
 80040d4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80040d6:	2001      	movs	r0, #1
 80040d8:	f002 fb06 	bl	80066e8 <HAL_RCCEx_GetPeriphCLKFreq>
 80040dc:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	691b      	ldr	r3, [r3, #16]
 80040e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040e6:	d125      	bne.n	8004134 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d010      	beq.n	8004112 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	68fa      	ldr	r2, [r7, #12]
 80040f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80040fa:	4613      	mov	r3, r2
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	4413      	add	r3, r2
 8004100:	005b      	lsls	r3, r3, #1
 8004102:	461a      	mov	r2, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	fbb2 f3f3 	udiv	r3, r2, r3
 800410c:	3305      	adds	r3, #5
 800410e:	613b      	str	r3, [r7, #16]
 8004110:	e01f      	b.n	8004152 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	00db      	lsls	r3, r3, #3
 8004116:	68fa      	ldr	r2, [r7, #12]
 8004118:	fbb2 f2f3 	udiv	r2, r2, r3
 800411c:	4613      	mov	r3, r2
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	4413      	add	r3, r2
 8004122:	005b      	lsls	r3, r3, #1
 8004124:	461a      	mov	r2, r3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	695b      	ldr	r3, [r3, #20]
 800412a:	fbb2 f3f3 	udiv	r3, r2, r3
 800412e:	3305      	adds	r3, #5
 8004130:	613b      	str	r3, [r7, #16]
 8004132:	e00e      	b.n	8004152 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004134:	68fa      	ldr	r2, [r7, #12]
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	fbb2 f2f3 	udiv	r2, r2, r3
 800413c:	4613      	mov	r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	4413      	add	r3, r2
 8004142:	005b      	lsls	r3, r3, #1
 8004144:	461a      	mov	r2, r3
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	fbb2 f3f3 	udiv	r3, r2, r3
 800414e:	3305      	adds	r3, #5
 8004150:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	4a5c      	ldr	r2, [pc, #368]	; (80042c8 <HAL_I2S_Init+0x270>)
 8004156:	fba2 2303 	umull	r2, r3, r2, r3
 800415a:	08db      	lsrs	r3, r3, #3
 800415c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	f003 0301 	and.w	r3, r3, #1
 8004164:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004166:	693a      	ldr	r2, [r7, #16]
 8004168:	69bb      	ldr	r3, [r7, #24]
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	085b      	lsrs	r3, r3, #1
 800416e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	021b      	lsls	r3, r3, #8
 8004174:	61bb      	str	r3, [r7, #24]
 8004176:	e003      	b.n	8004180 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004178:	2302      	movs	r3, #2
 800417a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800417c:	2300      	movs	r3, #0
 800417e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	2b01      	cmp	r3, #1
 8004184:	d902      	bls.n	800418c <HAL_I2S_Init+0x134>
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	2bff      	cmp	r3, #255	; 0xff
 800418a:	d907      	bls.n	800419c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004190:	f043 0210 	orr.w	r2, r3, #16
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e08f      	b.n	80042bc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	691a      	ldr	r2, [r3, #16]
 80041a0:	69bb      	ldr	r3, [r7, #24]
 80041a2:	ea42 0103 	orr.w	r1, r2, r3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	69fa      	ldr	r2, [r7, #28]
 80041ac:	430a      	orrs	r2, r1
 80041ae:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	69db      	ldr	r3, [r3, #28]
 80041b6:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80041ba:	f023 030f 	bic.w	r3, r3, #15
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	6851      	ldr	r1, [r2, #4]
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	6892      	ldr	r2, [r2, #8]
 80041c6:	4311      	orrs	r1, r2
 80041c8:	687a      	ldr	r2, [r7, #4]
 80041ca:	68d2      	ldr	r2, [r2, #12]
 80041cc:	4311      	orrs	r1, r2
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	6992      	ldr	r2, [r2, #24]
 80041d2:	430a      	orrs	r2, r1
 80041d4:	431a      	orrs	r2, r3
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041de:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6a1b      	ldr	r3, [r3, #32]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d161      	bne.n	80042ac <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	4a38      	ldr	r2, [pc, #224]	; (80042cc <HAL_I2S_Init+0x274>)
 80041ec:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a37      	ldr	r2, [pc, #220]	; (80042d0 <HAL_I2S_Init+0x278>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d101      	bne.n	80041fc <HAL_I2S_Init+0x1a4>
 80041f8:	4b36      	ldr	r3, [pc, #216]	; (80042d4 <HAL_I2S_Init+0x27c>)
 80041fa:	e001      	b.n	8004200 <HAL_I2S_Init+0x1a8>
 80041fc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004200:	69db      	ldr	r3, [r3, #28]
 8004202:	687a      	ldr	r2, [r7, #4]
 8004204:	6812      	ldr	r2, [r2, #0]
 8004206:	4932      	ldr	r1, [pc, #200]	; (80042d0 <HAL_I2S_Init+0x278>)
 8004208:	428a      	cmp	r2, r1
 800420a:	d101      	bne.n	8004210 <HAL_I2S_Init+0x1b8>
 800420c:	4a31      	ldr	r2, [pc, #196]	; (80042d4 <HAL_I2S_Init+0x27c>)
 800420e:	e001      	b.n	8004214 <HAL_I2S_Init+0x1bc>
 8004210:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004214:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004218:	f023 030f 	bic.w	r3, r3, #15
 800421c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a2b      	ldr	r2, [pc, #172]	; (80042d0 <HAL_I2S_Init+0x278>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d101      	bne.n	800422c <HAL_I2S_Init+0x1d4>
 8004228:	4b2a      	ldr	r3, [pc, #168]	; (80042d4 <HAL_I2S_Init+0x27c>)
 800422a:	e001      	b.n	8004230 <HAL_I2S_Init+0x1d8>
 800422c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004230:	2202      	movs	r2, #2
 8004232:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a25      	ldr	r2, [pc, #148]	; (80042d0 <HAL_I2S_Init+0x278>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d101      	bne.n	8004242 <HAL_I2S_Init+0x1ea>
 800423e:	4b25      	ldr	r3, [pc, #148]	; (80042d4 <HAL_I2S_Init+0x27c>)
 8004240:	e001      	b.n	8004246 <HAL_I2S_Init+0x1ee>
 8004242:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004246:	69db      	ldr	r3, [r3, #28]
 8004248:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004252:	d003      	beq.n	800425c <HAL_I2S_Init+0x204>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d103      	bne.n	8004264 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800425c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004260:	613b      	str	r3, [r7, #16]
 8004262:	e001      	b.n	8004268 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004264:	2300      	movs	r3, #0
 8004266:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004272:	4313      	orrs	r3, r2
 8004274:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800427c:	4313      	orrs	r3, r2
 800427e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	699b      	ldr	r3, [r3, #24]
 8004284:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004286:	4313      	orrs	r3, r2
 8004288:	b29a      	uxth	r2, r3
 800428a:	897b      	ldrh	r3, [r7, #10]
 800428c:	4313      	orrs	r3, r2
 800428e:	b29b      	uxth	r3, r3
 8004290:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004294:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a0d      	ldr	r2, [pc, #52]	; (80042d0 <HAL_I2S_Init+0x278>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d101      	bne.n	80042a4 <HAL_I2S_Init+0x24c>
 80042a0:	4b0c      	ldr	r3, [pc, #48]	; (80042d4 <HAL_I2S_Init+0x27c>)
 80042a2:	e001      	b.n	80042a8 <HAL_I2S_Init+0x250>
 80042a4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80042a8:	897a      	ldrh	r2, [r7, #10]
 80042aa:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2201      	movs	r2, #1
 80042b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80042ba:	2300      	movs	r3, #0
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3720      	adds	r7, #32
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	080045a9 	.word	0x080045a9
 80042c8:	cccccccd 	.word	0xcccccccd
 80042cc:	080046bd 	.word	0x080046bd
 80042d0:	40003800 	.word	0x40003800
 80042d4:	40003400 	.word	0x40003400

080042d8 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b086      	sub	sp, #24
 80042dc:	af00      	add	r7, sp, #0
 80042de:	60f8      	str	r0, [r7, #12]
 80042e0:	60b9      	str	r1, [r7, #8]
 80042e2:	4613      	mov	r3, r2
 80042e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d002      	beq.n	80042f2 <HAL_I2S_Transmit_DMA+0x1a>
 80042ec:	88fb      	ldrh	r3, [r7, #6]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e08e      	b.n	8004414 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d101      	bne.n	8004306 <HAL_I2S_Transmit_DMA+0x2e>
 8004302:	2302      	movs	r3, #2
 8004304:	e086      	b.n	8004414 <HAL_I2S_Transmit_DMA+0x13c>
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2201      	movs	r2, #1
 800430a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2b01      	cmp	r3, #1
 8004318:	d005      	beq.n	8004326 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8004322:	2302      	movs	r3, #2
 8004324:	e076      	b.n	8004414 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2203      	movs	r2, #3
 800432a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2200      	movs	r2, #0
 8004332:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	68ba      	ldr	r2, [r7, #8]
 8004338:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	69db      	ldr	r3, [r3, #28]
 8004340:	f003 0307 	and.w	r3, r3, #7
 8004344:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	2b03      	cmp	r3, #3
 800434a:	d002      	beq.n	8004352 <HAL_I2S_Transmit_DMA+0x7a>
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	2b05      	cmp	r3, #5
 8004350:	d10a      	bne.n	8004368 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8004352:	88fb      	ldrh	r3, [r7, #6]
 8004354:	005b      	lsls	r3, r3, #1
 8004356:	b29a      	uxth	r2, r3
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 800435c:	88fb      	ldrh	r3, [r7, #6]
 800435e:	005b      	lsls	r3, r3, #1
 8004360:	b29a      	uxth	r2, r3
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004366:	e005      	b.n	8004374 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	88fa      	ldrh	r2, [r7, #6]
 800436c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	88fa      	ldrh	r2, [r7, #6]
 8004372:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004378:	4a28      	ldr	r2, [pc, #160]	; (800441c <HAL_I2S_Transmit_DMA+0x144>)
 800437a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004380:	4a27      	ldr	r2, [pc, #156]	; (8004420 <HAL_I2S_Transmit_DMA+0x148>)
 8004382:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004388:	4a26      	ldr	r2, [pc, #152]	; (8004424 <HAL_I2S_Transmit_DMA+0x14c>)
 800438a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8004394:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800439c:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043a2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80043a4:	f7fe f8cc 	bl	8002540 <HAL_DMA_Start_IT>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d00f      	beq.n	80043ce <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b2:	f043 0208 	orr.w	r2, r3, #8
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2201      	movs	r2, #1
 80043be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2200      	movs	r2, #0
 80043c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e022      	b.n	8004414 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	69db      	ldr	r3, [r3, #28]
 80043d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d107      	bne.n	80043ec <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	69da      	ldr	r2, [r3, #28]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043ea:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f003 0302 	and.w	r3, r3, #2
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d107      	bne.n	800440a <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	685a      	ldr	r2, [r3, #4]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f042 0202 	orr.w	r2, r2, #2
 8004408:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8004412:	2300      	movs	r3, #0
}
 8004414:	4618      	mov	r0, r3
 8004416:	3718      	adds	r7, #24
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	08004487 	.word	0x08004487
 8004420:	08004445 	.word	0x08004445
 8004424:	080044a3 	.word	0x080044a3

08004428 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004436:	b2db      	uxtb	r3, r3
}
 8004438:	4618      	mov	r0, r3
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004450:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	69db      	ldr	r3, [r3, #28]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d10e      	bne.n	8004478 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	685a      	ldr	r2, [r3, #4]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f022 0202 	bic.w	r2, r2, #2
 8004468:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8004478:	68f8      	ldr	r0, [r7, #12]
 800447a:	f7fd fbe1 	bl	8001c40 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800447e:	bf00      	nop
 8004480:	3710      	adds	r7, #16
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}

08004486 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004486:	b580      	push	{r7, lr}
 8004488:	b084      	sub	sp, #16
 800448a:	af00      	add	r7, sp, #0
 800448c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004492:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8004494:	68f8      	ldr	r0, [r7, #12]
 8004496:	f7fd fbe5 	bl	8001c64 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800449a:	bf00      	nop
 800449c:	3710      	adds	r7, #16
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b084      	sub	sp, #16
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ae:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	685a      	ldr	r2, [r3, #4]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f022 0203 	bic.w	r2, r2, #3
 80044be:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2200      	movs	r2, #0
 80044c4:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2200      	movs	r2, #0
 80044ca:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044d8:	f043 0208 	orr.w	r2, r3, #8
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80044e0:	68f8      	ldr	r0, [r7, #12]
 80044e2:	f7fd fd43 	bl	8001f6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80044e6:	bf00      	nop
 80044e8:	3710      	adds	r7, #16
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}

080044ee <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80044ee:	b580      	push	{r7, lr}
 80044f0:	b082      	sub	sp, #8
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044fa:	881a      	ldrh	r2, [r3, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004506:	1c9a      	adds	r2, r3, #2
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004510:	b29b      	uxth	r3, r3
 8004512:	3b01      	subs	r3, #1
 8004514:	b29a      	uxth	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800451e:	b29b      	uxth	r3, r3
 8004520:	2b00      	cmp	r3, #0
 8004522:	d10e      	bne.n	8004542 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	685a      	ldr	r2, [r3, #4]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004532:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f7fd fb7f 	bl	8001c40 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004542:	bf00      	nop
 8004544:	3708      	adds	r7, #8
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}

0800454a <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800454a:	b580      	push	{r7, lr}
 800454c:	b082      	sub	sp, #8
 800454e:	af00      	add	r7, sp, #0
 8004550:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	68da      	ldr	r2, [r3, #12]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800455c:	b292      	uxth	r2, r2
 800455e:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004564:	1c9a      	adds	r2, r3, #2
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800456e:	b29b      	uxth	r3, r3
 8004570:	3b01      	subs	r3, #1
 8004572:	b29a      	uxth	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800457c:	b29b      	uxth	r3, r3
 800457e:	2b00      	cmp	r3, #0
 8004580:	d10e      	bne.n	80045a0 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	685a      	ldr	r2, [r3, #4]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004590:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2201      	movs	r2, #1
 8004596:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f7fd fcce 	bl	8001f3c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80045a0:	bf00      	nop
 80045a2:	3708      	adds	r7, #8
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b086      	sub	sp, #24
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	2b04      	cmp	r3, #4
 80045c2:	d13a      	bne.n	800463a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	f003 0301 	and.w	r3, r3, #1
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d109      	bne.n	80045e2 <I2S_IRQHandler+0x3a>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045d8:	2b40      	cmp	r3, #64	; 0x40
 80045da:	d102      	bne.n	80045e2 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f7ff ffb4 	bl	800454a <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045e8:	2b40      	cmp	r3, #64	; 0x40
 80045ea:	d126      	bne.n	800463a <I2S_IRQHandler+0x92>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f003 0320 	and.w	r3, r3, #32
 80045f6:	2b20      	cmp	r3, #32
 80045f8:	d11f      	bne.n	800463a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	685a      	ldr	r2, [r3, #4]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004608:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800460a:	2300      	movs	r3, #0
 800460c:	613b      	str	r3, [r7, #16]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	613b      	str	r3, [r7, #16]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	613b      	str	r3, [r7, #16]
 800461e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800462c:	f043 0202 	orr.w	r2, r3, #2
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f7fd fc99 	bl	8001f6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004640:	b2db      	uxtb	r3, r3
 8004642:	2b03      	cmp	r3, #3
 8004644:	d136      	bne.n	80046b4 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	f003 0302 	and.w	r3, r3, #2
 800464c:	2b02      	cmp	r3, #2
 800464e:	d109      	bne.n	8004664 <I2S_IRQHandler+0xbc>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800465a:	2b80      	cmp	r3, #128	; 0x80
 800465c:	d102      	bne.n	8004664 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f7ff ff45 	bl	80044ee <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	f003 0308 	and.w	r3, r3, #8
 800466a:	2b08      	cmp	r3, #8
 800466c:	d122      	bne.n	80046b4 <I2S_IRQHandler+0x10c>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	f003 0320 	and.w	r3, r3, #32
 8004678:	2b20      	cmp	r3, #32
 800467a:	d11b      	bne.n	80046b4 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	685a      	ldr	r2, [r3, #4]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800468a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800468c:	2300      	movs	r3, #0
 800468e:	60fb      	str	r3, [r7, #12]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	60fb      	str	r3, [r7, #12]
 8004698:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2201      	movs	r2, #1
 800469e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046a6:	f043 0204 	orr.w	r2, r3, #4
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f7fd fc5c 	bl	8001f6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80046b4:	bf00      	nop
 80046b6:	3718      	adds	r7, #24
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}

080046bc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b088      	sub	sp, #32
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a92      	ldr	r2, [pc, #584]	; (800491c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d101      	bne.n	80046da <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80046d6:	4b92      	ldr	r3, [pc, #584]	; (8004920 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80046d8:	e001      	b.n	80046de <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80046da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a8b      	ldr	r2, [pc, #556]	; (800491c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d101      	bne.n	80046f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80046f4:	4b8a      	ldr	r3, [pc, #552]	; (8004920 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80046f6:	e001      	b.n	80046fc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80046f8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004708:	d004      	beq.n	8004714 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	2b00      	cmp	r3, #0
 8004710:	f040 8099 	bne.w	8004846 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8004714:	69fb      	ldr	r3, [r7, #28]
 8004716:	f003 0302 	and.w	r3, r3, #2
 800471a:	2b02      	cmp	r3, #2
 800471c:	d107      	bne.n	800472e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004724:	2b00      	cmp	r3, #0
 8004726:	d002      	beq.n	800472e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f000 f925 	bl	8004978 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	f003 0301 	and.w	r3, r3, #1
 8004734:	2b01      	cmp	r3, #1
 8004736:	d107      	bne.n	8004748 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800473e:	2b00      	cmp	r3, #0
 8004740:	d002      	beq.n	8004748 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f000 f9c8 	bl	8004ad8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800474e:	2b40      	cmp	r3, #64	; 0x40
 8004750:	d13a      	bne.n	80047c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	f003 0320 	and.w	r3, r3, #32
 8004758:	2b00      	cmp	r3, #0
 800475a:	d035      	beq.n	80047c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a6e      	ldr	r2, [pc, #440]	; (800491c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d101      	bne.n	800476a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004766:	4b6e      	ldr	r3, [pc, #440]	; (8004920 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004768:	e001      	b.n	800476e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800476a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800476e:	685a      	ldr	r2, [r3, #4]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4969      	ldr	r1, [pc, #420]	; (800491c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004776:	428b      	cmp	r3, r1
 8004778:	d101      	bne.n	800477e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800477a:	4b69      	ldr	r3, [pc, #420]	; (8004920 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800477c:	e001      	b.n	8004782 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800477e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004782:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004786:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	685a      	ldr	r2, [r3, #4]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004796:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004798:	2300      	movs	r3, #0
 800479a:	60fb      	str	r3, [r7, #12]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	60fb      	str	r3, [r7, #12]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	60fb      	str	r3, [r7, #12]
 80047ac:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ba:	f043 0202 	orr.w	r2, r3, #2
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f7fd fbd2 	bl	8001f6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	f003 0308 	and.w	r3, r3, #8
 80047ce:	2b08      	cmp	r3, #8
 80047d0:	f040 80c3 	bne.w	800495a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	f003 0320 	and.w	r3, r3, #32
 80047da:	2b00      	cmp	r3, #0
 80047dc:	f000 80bd 	beq.w	800495a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	685a      	ldr	r2, [r3, #4]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80047ee:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a49      	ldr	r2, [pc, #292]	; (800491c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d101      	bne.n	80047fe <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80047fa:	4b49      	ldr	r3, [pc, #292]	; (8004920 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80047fc:	e001      	b.n	8004802 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80047fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004802:	685a      	ldr	r2, [r3, #4]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4944      	ldr	r1, [pc, #272]	; (800491c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800480a:	428b      	cmp	r3, r1
 800480c:	d101      	bne.n	8004812 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800480e:	4b44      	ldr	r3, [pc, #272]	; (8004920 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004810:	e001      	b.n	8004816 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8004812:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004816:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800481a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800481c:	2300      	movs	r3, #0
 800481e:	60bb      	str	r3, [r7, #8]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	60bb      	str	r3, [r7, #8]
 8004828:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2201      	movs	r2, #1
 800482e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004836:	f043 0204 	orr.w	r2, r3, #4
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f7fd fb94 	bl	8001f6c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004844:	e089      	b.n	800495a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004846:	69bb      	ldr	r3, [r7, #24]
 8004848:	f003 0302 	and.w	r3, r3, #2
 800484c:	2b02      	cmp	r3, #2
 800484e:	d107      	bne.n	8004860 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004856:	2b00      	cmp	r3, #0
 8004858:	d002      	beq.n	8004860 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f000 f8be 	bl	80049dc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004860:	69fb      	ldr	r3, [r7, #28]
 8004862:	f003 0301 	and.w	r3, r3, #1
 8004866:	2b01      	cmp	r3, #1
 8004868:	d107      	bne.n	800487a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004870:	2b00      	cmp	r3, #0
 8004872:	d002      	beq.n	800487a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f000 f8fd 	bl	8004a74 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004880:	2b40      	cmp	r3, #64	; 0x40
 8004882:	d12f      	bne.n	80048e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	f003 0320 	and.w	r3, r3, #32
 800488a:	2b00      	cmp	r3, #0
 800488c:	d02a      	beq.n	80048e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	685a      	ldr	r2, [r3, #4]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800489c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a1e      	ldr	r2, [pc, #120]	; (800491c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d101      	bne.n	80048ac <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80048a8:	4b1d      	ldr	r3, [pc, #116]	; (8004920 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80048aa:	e001      	b.n	80048b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80048ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80048b0:	685a      	ldr	r2, [r3, #4]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4919      	ldr	r1, [pc, #100]	; (800491c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80048b8:	428b      	cmp	r3, r1
 80048ba:	d101      	bne.n	80048c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80048bc:	4b18      	ldr	r3, [pc, #96]	; (8004920 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80048be:	e001      	b.n	80048c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80048c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80048c4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80048c8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2201      	movs	r2, #1
 80048ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048d6:	f043 0202 	orr.w	r2, r3, #2
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f7fd fb44 	bl	8001f6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	f003 0308 	and.w	r3, r3, #8
 80048ea:	2b08      	cmp	r3, #8
 80048ec:	d136      	bne.n	800495c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	f003 0320 	and.w	r3, r3, #32
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d031      	beq.n	800495c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a07      	ldr	r2, [pc, #28]	; (800491c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d101      	bne.n	8004906 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004902:	4b07      	ldr	r3, [pc, #28]	; (8004920 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004904:	e001      	b.n	800490a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004906:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800490a:	685a      	ldr	r2, [r3, #4]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4902      	ldr	r1, [pc, #8]	; (800491c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004912:	428b      	cmp	r3, r1
 8004914:	d106      	bne.n	8004924 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004916:	4b02      	ldr	r3, [pc, #8]	; (8004920 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004918:	e006      	b.n	8004928 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800491a:	bf00      	nop
 800491c:	40003800 	.word	0x40003800
 8004920:	40003400 	.word	0x40003400
 8004924:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004928:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800492c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	685a      	ldr	r2, [r3, #4]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800493c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2201      	movs	r2, #1
 8004942:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800494a:	f043 0204 	orr.w	r2, r3, #4
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f7fd fb0a 	bl	8001f6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004958:	e000      	b.n	800495c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800495a:	bf00      	nop
}
 800495c:	bf00      	nop
 800495e:	3720      	adds	r7, #32
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}

08004964 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800496c:	bf00      	nop
 800496e:	370c      	adds	r7, #12
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr

08004978 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004984:	1c99      	adds	r1, r3, #2
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	6251      	str	r1, [r2, #36]	; 0x24
 800498a:	881a      	ldrh	r2, [r3, #0]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004996:	b29b      	uxth	r3, r3
 8004998:	3b01      	subs	r3, #1
 800499a:	b29a      	uxth	r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d113      	bne.n	80049d2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	685a      	ldr	r2, [r3, #4]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80049b8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80049be:	b29b      	uxth	r3, r3
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d106      	bne.n	80049d2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f7ff ffc9 	bl	8004964 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80049d2:	bf00      	nop
 80049d4:	3708      	adds	r7, #8
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
	...

080049dc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e8:	1c99      	adds	r1, r3, #2
 80049ea:	687a      	ldr	r2, [r7, #4]
 80049ec:	6251      	str	r1, [r2, #36]	; 0x24
 80049ee:	8819      	ldrh	r1, [r3, #0]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a1d      	ldr	r2, [pc, #116]	; (8004a6c <I2SEx_TxISR_I2SExt+0x90>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d101      	bne.n	80049fe <I2SEx_TxISR_I2SExt+0x22>
 80049fa:	4b1d      	ldr	r3, [pc, #116]	; (8004a70 <I2SEx_TxISR_I2SExt+0x94>)
 80049fc:	e001      	b.n	8004a02 <I2SEx_TxISR_I2SExt+0x26>
 80049fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a02:	460a      	mov	r2, r1
 8004a04:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a0a:	b29b      	uxth	r3, r3
 8004a0c:	3b01      	subs	r3, #1
 8004a0e:	b29a      	uxth	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d121      	bne.n	8004a62 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a12      	ldr	r2, [pc, #72]	; (8004a6c <I2SEx_TxISR_I2SExt+0x90>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d101      	bne.n	8004a2c <I2SEx_TxISR_I2SExt+0x50>
 8004a28:	4b11      	ldr	r3, [pc, #68]	; (8004a70 <I2SEx_TxISR_I2SExt+0x94>)
 8004a2a:	e001      	b.n	8004a30 <I2SEx_TxISR_I2SExt+0x54>
 8004a2c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a30:	685a      	ldr	r2, [r3, #4]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	490d      	ldr	r1, [pc, #52]	; (8004a6c <I2SEx_TxISR_I2SExt+0x90>)
 8004a38:	428b      	cmp	r3, r1
 8004a3a:	d101      	bne.n	8004a40 <I2SEx_TxISR_I2SExt+0x64>
 8004a3c:	4b0c      	ldr	r3, [pc, #48]	; (8004a70 <I2SEx_TxISR_I2SExt+0x94>)
 8004a3e:	e001      	b.n	8004a44 <I2SEx_TxISR_I2SExt+0x68>
 8004a40:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a44:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004a48:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d106      	bne.n	8004a62 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f7ff ff81 	bl	8004964 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004a62:	bf00      	nop
 8004a64:	3708      	adds	r7, #8
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	40003800 	.word	0x40003800
 8004a70:	40003400 	.word	0x40003400

08004a74 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	68d8      	ldr	r0, [r3, #12]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a86:	1c99      	adds	r1, r3, #2
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004a8c:	b282      	uxth	r2, r0
 8004a8e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	3b01      	subs	r3, #1
 8004a98:	b29a      	uxth	r2, r3
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d113      	bne.n	8004ad0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	685a      	ldr	r2, [r3, #4]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004ab6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d106      	bne.n	8004ad0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f7ff ff4a 	bl	8004964 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004ad0:	bf00      	nop
 8004ad2:	3708      	adds	r7, #8
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b082      	sub	sp, #8
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a20      	ldr	r2, [pc, #128]	; (8004b68 <I2SEx_RxISR_I2SExt+0x90>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d101      	bne.n	8004aee <I2SEx_RxISR_I2SExt+0x16>
 8004aea:	4b20      	ldr	r3, [pc, #128]	; (8004b6c <I2SEx_RxISR_I2SExt+0x94>)
 8004aec:	e001      	b.n	8004af2 <I2SEx_RxISR_I2SExt+0x1a>
 8004aee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004af2:	68d8      	ldr	r0, [r3, #12]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004af8:	1c99      	adds	r1, r3, #2
 8004afa:	687a      	ldr	r2, [r7, #4]
 8004afc:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004afe:	b282      	uxth	r2, r0
 8004b00:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d121      	bne.n	8004b5e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a12      	ldr	r2, [pc, #72]	; (8004b68 <I2SEx_RxISR_I2SExt+0x90>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d101      	bne.n	8004b28 <I2SEx_RxISR_I2SExt+0x50>
 8004b24:	4b11      	ldr	r3, [pc, #68]	; (8004b6c <I2SEx_RxISR_I2SExt+0x94>)
 8004b26:	e001      	b.n	8004b2c <I2SEx_RxISR_I2SExt+0x54>
 8004b28:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004b2c:	685a      	ldr	r2, [r3, #4]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	490d      	ldr	r1, [pc, #52]	; (8004b68 <I2SEx_RxISR_I2SExt+0x90>)
 8004b34:	428b      	cmp	r3, r1
 8004b36:	d101      	bne.n	8004b3c <I2SEx_RxISR_I2SExt+0x64>
 8004b38:	4b0c      	ldr	r3, [pc, #48]	; (8004b6c <I2SEx_RxISR_I2SExt+0x94>)
 8004b3a:	e001      	b.n	8004b40 <I2SEx_RxISR_I2SExt+0x68>
 8004b3c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004b40:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004b44:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b4a:	b29b      	uxth	r3, r3
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d106      	bne.n	8004b5e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f7ff ff03 	bl	8004964 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004b5e:	bf00      	nop
 8004b60:	3708      	adds	r7, #8
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	bf00      	nop
 8004b68:	40003800 	.word	0x40003800
 8004b6c:	40003400 	.word	0x40003400

08004b70 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004b70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b72:	b08f      	sub	sp, #60	; 0x3c
 8004b74:	af0a      	add	r7, sp, #40	; 0x28
 8004b76:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e10f      	b.n	8004da2 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d106      	bne.n	8004ba2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f7fc fa71 	bl	8001084 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2203      	movs	r2, #3
 8004ba6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d102      	bne.n	8004bbc <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	f001 ff7b 	bl	8006abc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	603b      	str	r3, [r7, #0]
 8004bcc:	687e      	ldr	r6, [r7, #4]
 8004bce:	466d      	mov	r5, sp
 8004bd0:	f106 0410 	add.w	r4, r6, #16
 8004bd4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004bd6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004bd8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004bda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004bdc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004be0:	e885 0003 	stmia.w	r5, {r0, r1}
 8004be4:	1d33      	adds	r3, r6, #4
 8004be6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004be8:	6838      	ldr	r0, [r7, #0]
 8004bea:	f001 fe64 	bl	80068b6 <USB_CoreInit>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d005      	beq.n	8004c00 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2202      	movs	r2, #2
 8004bf8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e0d0      	b.n	8004da2 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	2100      	movs	r1, #0
 8004c06:	4618      	mov	r0, r3
 8004c08:	f001 ff69 	bl	8006ade <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	73fb      	strb	r3, [r7, #15]
 8004c10:	e04a      	b.n	8004ca8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004c12:	7bfa      	ldrb	r2, [r7, #15]
 8004c14:	6879      	ldr	r1, [r7, #4]
 8004c16:	4613      	mov	r3, r2
 8004c18:	00db      	lsls	r3, r3, #3
 8004c1a:	4413      	add	r3, r2
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	440b      	add	r3, r1
 8004c20:	333d      	adds	r3, #61	; 0x3d
 8004c22:	2201      	movs	r2, #1
 8004c24:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004c26:	7bfa      	ldrb	r2, [r7, #15]
 8004c28:	6879      	ldr	r1, [r7, #4]
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	00db      	lsls	r3, r3, #3
 8004c2e:	4413      	add	r3, r2
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	440b      	add	r3, r1
 8004c34:	333c      	adds	r3, #60	; 0x3c
 8004c36:	7bfa      	ldrb	r2, [r7, #15]
 8004c38:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004c3a:	7bfa      	ldrb	r2, [r7, #15]
 8004c3c:	7bfb      	ldrb	r3, [r7, #15]
 8004c3e:	b298      	uxth	r0, r3
 8004c40:	6879      	ldr	r1, [r7, #4]
 8004c42:	4613      	mov	r3, r2
 8004c44:	00db      	lsls	r3, r3, #3
 8004c46:	4413      	add	r3, r2
 8004c48:	009b      	lsls	r3, r3, #2
 8004c4a:	440b      	add	r3, r1
 8004c4c:	3344      	adds	r3, #68	; 0x44
 8004c4e:	4602      	mov	r2, r0
 8004c50:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004c52:	7bfa      	ldrb	r2, [r7, #15]
 8004c54:	6879      	ldr	r1, [r7, #4]
 8004c56:	4613      	mov	r3, r2
 8004c58:	00db      	lsls	r3, r3, #3
 8004c5a:	4413      	add	r3, r2
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	440b      	add	r3, r1
 8004c60:	3340      	adds	r3, #64	; 0x40
 8004c62:	2200      	movs	r2, #0
 8004c64:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004c66:	7bfa      	ldrb	r2, [r7, #15]
 8004c68:	6879      	ldr	r1, [r7, #4]
 8004c6a:	4613      	mov	r3, r2
 8004c6c:	00db      	lsls	r3, r3, #3
 8004c6e:	4413      	add	r3, r2
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	440b      	add	r3, r1
 8004c74:	3348      	adds	r3, #72	; 0x48
 8004c76:	2200      	movs	r2, #0
 8004c78:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004c7a:	7bfa      	ldrb	r2, [r7, #15]
 8004c7c:	6879      	ldr	r1, [r7, #4]
 8004c7e:	4613      	mov	r3, r2
 8004c80:	00db      	lsls	r3, r3, #3
 8004c82:	4413      	add	r3, r2
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	440b      	add	r3, r1
 8004c88:	334c      	adds	r3, #76	; 0x4c
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004c8e:	7bfa      	ldrb	r2, [r7, #15]
 8004c90:	6879      	ldr	r1, [r7, #4]
 8004c92:	4613      	mov	r3, r2
 8004c94:	00db      	lsls	r3, r3, #3
 8004c96:	4413      	add	r3, r2
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	440b      	add	r3, r1
 8004c9c:	3354      	adds	r3, #84	; 0x54
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ca2:	7bfb      	ldrb	r3, [r7, #15]
 8004ca4:	3301      	adds	r3, #1
 8004ca6:	73fb      	strb	r3, [r7, #15]
 8004ca8:	7bfa      	ldrb	r2, [r7, #15]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d3af      	bcc.n	8004c12 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	73fb      	strb	r3, [r7, #15]
 8004cb6:	e044      	b.n	8004d42 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004cb8:	7bfa      	ldrb	r2, [r7, #15]
 8004cba:	6879      	ldr	r1, [r7, #4]
 8004cbc:	4613      	mov	r3, r2
 8004cbe:	00db      	lsls	r3, r3, #3
 8004cc0:	4413      	add	r3, r2
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	440b      	add	r3, r1
 8004cc6:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004cca:	2200      	movs	r2, #0
 8004ccc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004cce:	7bfa      	ldrb	r2, [r7, #15]
 8004cd0:	6879      	ldr	r1, [r7, #4]
 8004cd2:	4613      	mov	r3, r2
 8004cd4:	00db      	lsls	r3, r3, #3
 8004cd6:	4413      	add	r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	440b      	add	r3, r1
 8004cdc:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004ce0:	7bfa      	ldrb	r2, [r7, #15]
 8004ce2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004ce4:	7bfa      	ldrb	r2, [r7, #15]
 8004ce6:	6879      	ldr	r1, [r7, #4]
 8004ce8:	4613      	mov	r3, r2
 8004cea:	00db      	lsls	r3, r3, #3
 8004cec:	4413      	add	r3, r2
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	440b      	add	r3, r1
 8004cf2:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004cfa:	7bfa      	ldrb	r2, [r7, #15]
 8004cfc:	6879      	ldr	r1, [r7, #4]
 8004cfe:	4613      	mov	r3, r2
 8004d00:	00db      	lsls	r3, r3, #3
 8004d02:	4413      	add	r3, r2
 8004d04:	009b      	lsls	r3, r3, #2
 8004d06:	440b      	add	r3, r1
 8004d08:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004d10:	7bfa      	ldrb	r2, [r7, #15]
 8004d12:	6879      	ldr	r1, [r7, #4]
 8004d14:	4613      	mov	r3, r2
 8004d16:	00db      	lsls	r3, r3, #3
 8004d18:	4413      	add	r3, r2
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	440b      	add	r3, r1
 8004d1e:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004d22:	2200      	movs	r2, #0
 8004d24:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004d26:	7bfa      	ldrb	r2, [r7, #15]
 8004d28:	6879      	ldr	r1, [r7, #4]
 8004d2a:	4613      	mov	r3, r2
 8004d2c:	00db      	lsls	r3, r3, #3
 8004d2e:	4413      	add	r3, r2
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	440b      	add	r3, r1
 8004d34:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004d38:	2200      	movs	r2, #0
 8004d3a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d3c:	7bfb      	ldrb	r3, [r7, #15]
 8004d3e:	3301      	adds	r3, #1
 8004d40:	73fb      	strb	r3, [r7, #15]
 8004d42:	7bfa      	ldrb	r2, [r7, #15]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d3b5      	bcc.n	8004cb8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	603b      	str	r3, [r7, #0]
 8004d52:	687e      	ldr	r6, [r7, #4]
 8004d54:	466d      	mov	r5, sp
 8004d56:	f106 0410 	add.w	r4, r6, #16
 8004d5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004d5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004d5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004d60:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004d62:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004d66:	e885 0003 	stmia.w	r5, {r0, r1}
 8004d6a:	1d33      	adds	r3, r6, #4
 8004d6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d6e:	6838      	ldr	r0, [r7, #0]
 8004d70:	f001 ff02 	bl	8006b78 <USB_DevInit>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d005      	beq.n	8004d86 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2202      	movs	r2, #2
 8004d7e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e00d      	b.n	8004da2 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2201      	movs	r2, #1
 8004d92:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f002 fa32 	bl	8007204 <USB_DevDisconnect>

  return HAL_OK;
 8004da0:	2300      	movs	r3, #0
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3714      	adds	r7, #20
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004daa <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004daa:	b590      	push	{r4, r7, lr}
 8004dac:	b08d      	sub	sp, #52	; 0x34
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004db8:	6a3b      	ldr	r3, [r7, #32]
 8004dba:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f002 fad3 	bl	800736c <USB_GetMode>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f040 848a 	bne.w	80056e2 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f002 fa37 	bl	8007246 <USB_ReadInterrupts>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	f000 8480 	beq.w	80056e0 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	0a1b      	lsrs	r3, r3, #8
 8004dea:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f002 fa24 	bl	8007246 <USB_ReadInterrupts>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	f003 0302 	and.w	r3, r3, #2
 8004e04:	2b02      	cmp	r3, #2
 8004e06:	d107      	bne.n	8004e18 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	695a      	ldr	r2, [r3, #20]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f002 0202 	and.w	r2, r2, #2
 8004e16:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f002 fa12 	bl	8007246 <USB_ReadInterrupts>
 8004e22:	4603      	mov	r3, r0
 8004e24:	f003 0310 	and.w	r3, r3, #16
 8004e28:	2b10      	cmp	r3, #16
 8004e2a:	d161      	bne.n	8004ef0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	699a      	ldr	r2, [r3, #24]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f022 0210 	bic.w	r2, r2, #16
 8004e3a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004e3c:	6a3b      	ldr	r3, [r7, #32]
 8004e3e:	6a1b      	ldr	r3, [r3, #32]
 8004e40:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004e42:	69bb      	ldr	r3, [r7, #24]
 8004e44:	f003 020f 	and.w	r2, r3, #15
 8004e48:	4613      	mov	r3, r2
 8004e4a:	00db      	lsls	r3, r3, #3
 8004e4c:	4413      	add	r3, r2
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	4413      	add	r3, r2
 8004e58:	3304      	adds	r3, #4
 8004e5a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004e5c:	69bb      	ldr	r3, [r7, #24]
 8004e5e:	0c5b      	lsrs	r3, r3, #17
 8004e60:	f003 030f 	and.w	r3, r3, #15
 8004e64:	2b02      	cmp	r3, #2
 8004e66:	d124      	bne.n	8004eb2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004e68:	69ba      	ldr	r2, [r7, #24]
 8004e6a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004e6e:	4013      	ands	r3, r2
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d035      	beq.n	8004ee0 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004e78:	69bb      	ldr	r3, [r7, #24]
 8004e7a:	091b      	lsrs	r3, r3, #4
 8004e7c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004e7e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	461a      	mov	r2, r3
 8004e86:	6a38      	ldr	r0, [r7, #32]
 8004e88:	f002 f964 	bl	8007154 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	691a      	ldr	r2, [r3, #16]
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	091b      	lsrs	r3, r3, #4
 8004e94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e98:	441a      	add	r2, r3
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	6a1a      	ldr	r2, [r3, #32]
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	091b      	lsrs	r3, r3, #4
 8004ea6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004eaa:	441a      	add	r2, r3
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	621a      	str	r2, [r3, #32]
 8004eb0:	e016      	b.n	8004ee0 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	0c5b      	lsrs	r3, r3, #17
 8004eb6:	f003 030f 	and.w	r3, r3, #15
 8004eba:	2b06      	cmp	r3, #6
 8004ebc:	d110      	bne.n	8004ee0 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004ec4:	2208      	movs	r2, #8
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	6a38      	ldr	r0, [r7, #32]
 8004eca:	f002 f943 	bl	8007154 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	6a1a      	ldr	r2, [r3, #32]
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	091b      	lsrs	r3, r3, #4
 8004ed6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004eda:	441a      	add	r2, r3
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	699a      	ldr	r2, [r3, #24]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f042 0210 	orr.w	r2, r2, #16
 8004eee:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f002 f9a6 	bl	8007246 <USB_ReadInterrupts>
 8004efa:	4603      	mov	r3, r0
 8004efc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f00:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004f04:	f040 80a7 	bne.w	8005056 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4618      	mov	r0, r3
 8004f12:	f002 f9ab 	bl	800726c <USB_ReadDevAllOutEpInterrupt>
 8004f16:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004f18:	e099      	b.n	800504e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f1c:	f003 0301 	and.w	r3, r3, #1
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	f000 808e 	beq.w	8005042 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f2c:	b2d2      	uxtb	r2, r2
 8004f2e:	4611      	mov	r1, r2
 8004f30:	4618      	mov	r0, r3
 8004f32:	f002 f9cf 	bl	80072d4 <USB_ReadDevOutEPInterrupt>
 8004f36:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	f003 0301 	and.w	r3, r3, #1
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00c      	beq.n	8004f5c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f44:	015a      	lsls	r2, r3, #5
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	4413      	add	r3, r2
 8004f4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f4e:	461a      	mov	r2, r3
 8004f50:	2301      	movs	r3, #1
 8004f52:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004f54:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f000 fcfa 	bl	8005950 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	f003 0308 	and.w	r3, r3, #8
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d00c      	beq.n	8004f80 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f68:	015a      	lsls	r2, r3, #5
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	4413      	add	r3, r2
 8004f6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f72:	461a      	mov	r2, r3
 8004f74:	2308      	movs	r3, #8
 8004f76:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004f78:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 fdd0 	bl	8005b20 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	f003 0310 	and.w	r3, r3, #16
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d008      	beq.n	8004f9c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8c:	015a      	lsls	r2, r3, #5
 8004f8e:	69fb      	ldr	r3, [r7, #28]
 8004f90:	4413      	add	r3, r2
 8004f92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f96:	461a      	mov	r2, r3
 8004f98:	2310      	movs	r3, #16
 8004f9a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	f003 0302 	and.w	r3, r3, #2
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d030      	beq.n	8005008 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004fa6:	6a3b      	ldr	r3, [r7, #32]
 8004fa8:	695b      	ldr	r3, [r3, #20]
 8004faa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fae:	2b80      	cmp	r3, #128	; 0x80
 8004fb0:	d109      	bne.n	8004fc6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004fb2:	69fb      	ldr	r3, [r7, #28]
 8004fb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	69fa      	ldr	r2, [r7, #28]
 8004fbc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004fc0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004fc4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004fc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fc8:	4613      	mov	r3, r2
 8004fca:	00db      	lsls	r3, r3, #3
 8004fcc:	4413      	add	r3, r2
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004fd4:	687a      	ldr	r2, [r7, #4]
 8004fd6:	4413      	add	r3, r2
 8004fd8:	3304      	adds	r3, #4
 8004fda:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	78db      	ldrb	r3, [r3, #3]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d108      	bne.n	8004ff6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	4619      	mov	r1, r3
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f000 fbc3 	bl	800577c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff8:	015a      	lsls	r2, r3, #5
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005002:	461a      	mov	r2, r3
 8005004:	2302      	movs	r3, #2
 8005006:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	f003 0320 	and.w	r3, r3, #32
 800500e:	2b00      	cmp	r3, #0
 8005010:	d008      	beq.n	8005024 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005014:	015a      	lsls	r2, r3, #5
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	4413      	add	r3, r2
 800501a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800501e:	461a      	mov	r2, r3
 8005020:	2320      	movs	r3, #32
 8005022:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d009      	beq.n	8005042 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800502e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005030:	015a      	lsls	r2, r3, #5
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	4413      	add	r3, r2
 8005036:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800503a:	461a      	mov	r2, r3
 800503c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005040:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005044:	3301      	adds	r3, #1
 8005046:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005048:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800504a:	085b      	lsrs	r3, r3, #1
 800504c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800504e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005050:	2b00      	cmp	r3, #0
 8005052:	f47f af62 	bne.w	8004f1a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4618      	mov	r0, r3
 800505c:	f002 f8f3 	bl	8007246 <USB_ReadInterrupts>
 8005060:	4603      	mov	r3, r0
 8005062:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005066:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800506a:	f040 80db 	bne.w	8005224 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4618      	mov	r0, r3
 8005074:	f002 f914 	bl	80072a0 <USB_ReadDevAllInEpInterrupt>
 8005078:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800507a:	2300      	movs	r3, #0
 800507c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800507e:	e0cd      	b.n	800521c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b00      	cmp	r3, #0
 8005088:	f000 80c2 	beq.w	8005210 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005092:	b2d2      	uxtb	r2, r2
 8005094:	4611      	mov	r1, r2
 8005096:	4618      	mov	r0, r3
 8005098:	f002 f93a 	bl	8007310 <USB_ReadDevInEPInterrupt>
 800509c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	f003 0301 	and.w	r3, r3, #1
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d057      	beq.n	8005158 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80050a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050aa:	f003 030f 	and.w	r3, r3, #15
 80050ae:	2201      	movs	r2, #1
 80050b0:	fa02 f303 	lsl.w	r3, r2, r3
 80050b4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80050b6:	69fb      	ldr	r3, [r7, #28]
 80050b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	43db      	mvns	r3, r3
 80050c2:	69f9      	ldr	r1, [r7, #28]
 80050c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80050c8:	4013      	ands	r3, r2
 80050ca:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80050cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ce:	015a      	lsls	r2, r3, #5
 80050d0:	69fb      	ldr	r3, [r7, #28]
 80050d2:	4413      	add	r3, r2
 80050d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050d8:	461a      	mov	r2, r3
 80050da:	2301      	movs	r3, #1
 80050dc:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	691b      	ldr	r3, [r3, #16]
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d132      	bne.n	800514c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80050e6:	6879      	ldr	r1, [r7, #4]
 80050e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050ea:	4613      	mov	r3, r2
 80050ec:	00db      	lsls	r3, r3, #3
 80050ee:	4413      	add	r3, r2
 80050f0:	009b      	lsls	r3, r3, #2
 80050f2:	440b      	add	r3, r1
 80050f4:	334c      	adds	r3, #76	; 0x4c
 80050f6:	6819      	ldr	r1, [r3, #0]
 80050f8:	6878      	ldr	r0, [r7, #4]
 80050fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050fc:	4613      	mov	r3, r2
 80050fe:	00db      	lsls	r3, r3, #3
 8005100:	4413      	add	r3, r2
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	4403      	add	r3, r0
 8005106:	3348      	adds	r3, #72	; 0x48
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4419      	add	r1, r3
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005110:	4613      	mov	r3, r2
 8005112:	00db      	lsls	r3, r3, #3
 8005114:	4413      	add	r3, r2
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	4403      	add	r3, r0
 800511a:	334c      	adds	r3, #76	; 0x4c
 800511c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800511e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005120:	2b00      	cmp	r3, #0
 8005122:	d113      	bne.n	800514c <HAL_PCD_IRQHandler+0x3a2>
 8005124:	6879      	ldr	r1, [r7, #4]
 8005126:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005128:	4613      	mov	r3, r2
 800512a:	00db      	lsls	r3, r3, #3
 800512c:	4413      	add	r3, r2
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	440b      	add	r3, r1
 8005132:	3354      	adds	r3, #84	; 0x54
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d108      	bne.n	800514c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6818      	ldr	r0, [r3, #0]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005144:	461a      	mov	r2, r3
 8005146:	2101      	movs	r1, #1
 8005148:	f002 f942 	bl	80073d0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800514c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800514e:	b2db      	uxtb	r3, r3
 8005150:	4619      	mov	r1, r3
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f000 fad4 	bl	8005700 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	f003 0308 	and.w	r3, r3, #8
 800515e:	2b00      	cmp	r3, #0
 8005160:	d008      	beq.n	8005174 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005164:	015a      	lsls	r2, r3, #5
 8005166:	69fb      	ldr	r3, [r7, #28]
 8005168:	4413      	add	r3, r2
 800516a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800516e:	461a      	mov	r2, r3
 8005170:	2308      	movs	r3, #8
 8005172:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	f003 0310 	and.w	r3, r3, #16
 800517a:	2b00      	cmp	r3, #0
 800517c:	d008      	beq.n	8005190 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800517e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005180:	015a      	lsls	r2, r3, #5
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	4413      	add	r3, r2
 8005186:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800518a:	461a      	mov	r2, r3
 800518c:	2310      	movs	r3, #16
 800518e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005196:	2b00      	cmp	r3, #0
 8005198:	d008      	beq.n	80051ac <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800519a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519c:	015a      	lsls	r2, r3, #5
 800519e:	69fb      	ldr	r3, [r7, #28]
 80051a0:	4413      	add	r3, r2
 80051a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051a6:	461a      	mov	r2, r3
 80051a8:	2340      	movs	r3, #64	; 0x40
 80051aa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	f003 0302 	and.w	r3, r3, #2
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d023      	beq.n	80051fe <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80051b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80051b8:	6a38      	ldr	r0, [r7, #32]
 80051ba:	f001 fe41 	bl	8006e40 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80051be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051c0:	4613      	mov	r3, r2
 80051c2:	00db      	lsls	r3, r3, #3
 80051c4:	4413      	add	r3, r2
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	3338      	adds	r3, #56	; 0x38
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	4413      	add	r3, r2
 80051ce:	3304      	adds	r3, #4
 80051d0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	78db      	ldrb	r3, [r3, #3]
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d108      	bne.n	80051ec <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	2200      	movs	r2, #0
 80051de:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80051e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	4619      	mov	r1, r3
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 fad4 	bl	8005794 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80051ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ee:	015a      	lsls	r2, r3, #5
 80051f0:	69fb      	ldr	r3, [r7, #28]
 80051f2:	4413      	add	r3, r2
 80051f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051f8:	461a      	mov	r2, r3
 80051fa:	2302      	movs	r3, #2
 80051fc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005204:	2b00      	cmp	r3, #0
 8005206:	d003      	beq.n	8005210 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005208:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f000 fb13 	bl	8005836 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005212:	3301      	adds	r3, #1
 8005214:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005218:	085b      	lsrs	r3, r3, #1
 800521a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800521c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800521e:	2b00      	cmp	r3, #0
 8005220:	f47f af2e 	bne.w	8005080 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4618      	mov	r0, r3
 800522a:	f002 f80c 	bl	8007246 <USB_ReadInterrupts>
 800522e:	4603      	mov	r3, r0
 8005230:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005234:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005238:	d122      	bne.n	8005280 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	69fa      	ldr	r2, [r7, #28]
 8005244:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005248:	f023 0301 	bic.w	r3, r3, #1
 800524c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8005254:	2b01      	cmp	r3, #1
 8005256:	d108      	bne.n	800526a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005260:	2100      	movs	r1, #0
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f000 fca2 	bl	8005bac <HAL_PCDEx_LPM_Callback>
 8005268:	e002      	b.n	8005270 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 fa7c 	bl	8005768 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	695a      	ldr	r2, [r3, #20]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800527e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4618      	mov	r0, r3
 8005286:	f001 ffde 	bl	8007246 <USB_ReadInterrupts>
 800528a:	4603      	mov	r3, r0
 800528c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005290:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005294:	d112      	bne.n	80052bc <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005296:	69fb      	ldr	r3, [r7, #28]
 8005298:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d102      	bne.n	80052ac <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 fa54 	bl	8005754 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	695a      	ldr	r2, [r3, #20]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80052ba:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4618      	mov	r0, r3
 80052c2:	f001 ffc0 	bl	8007246 <USB_ReadInterrupts>
 80052c6:	4603      	mov	r3, r0
 80052c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052d0:	f040 80b7 	bne.w	8005442 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	69fa      	ldr	r2, [r7, #28]
 80052de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80052e2:	f023 0301 	bic.w	r3, r3, #1
 80052e6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2110      	movs	r1, #16
 80052ee:	4618      	mov	r0, r3
 80052f0:	f001 fda6 	bl	8006e40 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052f4:	2300      	movs	r3, #0
 80052f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80052f8:	e046      	b.n	8005388 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80052fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052fc:	015a      	lsls	r2, r3, #5
 80052fe:	69fb      	ldr	r3, [r7, #28]
 8005300:	4413      	add	r3, r2
 8005302:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005306:	461a      	mov	r2, r3
 8005308:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800530c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800530e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005310:	015a      	lsls	r2, r3, #5
 8005312:	69fb      	ldr	r3, [r7, #28]
 8005314:	4413      	add	r3, r2
 8005316:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800531e:	0151      	lsls	r1, r2, #5
 8005320:	69fa      	ldr	r2, [r7, #28]
 8005322:	440a      	add	r2, r1
 8005324:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005328:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800532c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800532e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005330:	015a      	lsls	r2, r3, #5
 8005332:	69fb      	ldr	r3, [r7, #28]
 8005334:	4413      	add	r3, r2
 8005336:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800533a:	461a      	mov	r2, r3
 800533c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005340:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005344:	015a      	lsls	r2, r3, #5
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	4413      	add	r3, r2
 800534a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005352:	0151      	lsls	r1, r2, #5
 8005354:	69fa      	ldr	r2, [r7, #28]
 8005356:	440a      	add	r2, r1
 8005358:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800535c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005360:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005364:	015a      	lsls	r2, r3, #5
 8005366:	69fb      	ldr	r3, [r7, #28]
 8005368:	4413      	add	r3, r2
 800536a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005372:	0151      	lsls	r1, r2, #5
 8005374:	69fa      	ldr	r2, [r7, #28]
 8005376:	440a      	add	r2, r1
 8005378:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800537c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005380:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005384:	3301      	adds	r3, #1
 8005386:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800538e:	429a      	cmp	r2, r3
 8005390:	d3b3      	bcc.n	80052fa <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005398:	69db      	ldr	r3, [r3, #28]
 800539a:	69fa      	ldr	r2, [r7, #28]
 800539c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80053a0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80053a4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d016      	beq.n	80053dc <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80053ae:	69fb      	ldr	r3, [r7, #28]
 80053b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053b8:	69fa      	ldr	r2, [r7, #28]
 80053ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80053be:	f043 030b 	orr.w	r3, r3, #11
 80053c2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80053c6:	69fb      	ldr	r3, [r7, #28]
 80053c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053ce:	69fa      	ldr	r2, [r7, #28]
 80053d0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80053d4:	f043 030b 	orr.w	r3, r3, #11
 80053d8:	6453      	str	r3, [r2, #68]	; 0x44
 80053da:	e015      	b.n	8005408 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053e2:	695b      	ldr	r3, [r3, #20]
 80053e4:	69fa      	ldr	r2, [r7, #28]
 80053e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80053ea:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80053ee:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80053f2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80053f4:	69fb      	ldr	r3, [r7, #28]
 80053f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053fa:	691b      	ldr	r3, [r3, #16]
 80053fc:	69fa      	ldr	r2, [r7, #28]
 80053fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005402:	f043 030b 	orr.w	r3, r3, #11
 8005406:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005408:	69fb      	ldr	r3, [r7, #28]
 800540a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	69fa      	ldr	r2, [r7, #28]
 8005412:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005416:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800541a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6818      	ldr	r0, [r3, #0]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	691b      	ldr	r3, [r3, #16]
 8005424:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800542c:	461a      	mov	r2, r3
 800542e:	f001 ffcf 	bl	80073d0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	695a      	ldr	r2, [r3, #20]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005440:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4618      	mov	r0, r3
 8005448:	f001 fefd 	bl	8007246 <USB_ReadInterrupts>
 800544c:	4603      	mov	r3, r0
 800544e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005452:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005456:	d124      	bne.n	80054a2 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4618      	mov	r0, r3
 800545e:	f001 ff93 	bl	8007388 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4618      	mov	r0, r3
 8005468:	f001 fd67 	bl	8006f3a <USB_GetDevSpeed>
 800546c:	4603      	mov	r3, r0
 800546e:	461a      	mov	r2, r3
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681c      	ldr	r4, [r3, #0]
 8005478:	f001 f808 	bl	800648c <HAL_RCC_GetHCLKFreq>
 800547c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005482:	b2db      	uxtb	r3, r3
 8005484:	461a      	mov	r2, r3
 8005486:	4620      	mov	r0, r4
 8005488:	f001 fa76 	bl	8006978 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800548c:	6878      	ldr	r0, [r7, #4]
 800548e:	f000 f957 	bl	8005740 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	695a      	ldr	r2, [r3, #20]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80054a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4618      	mov	r0, r3
 80054a8:	f001 fecd 	bl	8007246 <USB_ReadInterrupts>
 80054ac:	4603      	mov	r3, r0
 80054ae:	f003 0308 	and.w	r3, r3, #8
 80054b2:	2b08      	cmp	r3, #8
 80054b4:	d10a      	bne.n	80054cc <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f000 f938 	bl	800572c <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	695a      	ldr	r2, [r3, #20]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f002 0208 	and.w	r2, r2, #8
 80054ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4618      	mov	r0, r3
 80054d2:	f001 feb8 	bl	8007246 <USB_ReadInterrupts>
 80054d6:	4603      	mov	r3, r0
 80054d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054dc:	2b80      	cmp	r3, #128	; 0x80
 80054de:	d122      	bne.n	8005526 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80054e0:	6a3b      	ldr	r3, [r7, #32]
 80054e2:	699b      	ldr	r3, [r3, #24]
 80054e4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80054e8:	6a3b      	ldr	r3, [r7, #32]
 80054ea:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80054ec:	2301      	movs	r3, #1
 80054ee:	627b      	str	r3, [r7, #36]	; 0x24
 80054f0:	e014      	b.n	800551c <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80054f2:	6879      	ldr	r1, [r7, #4]
 80054f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054f6:	4613      	mov	r3, r2
 80054f8:	00db      	lsls	r3, r3, #3
 80054fa:	4413      	add	r3, r2
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	440b      	add	r3, r1
 8005500:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005504:	781b      	ldrb	r3, [r3, #0]
 8005506:	2b01      	cmp	r3, #1
 8005508:	d105      	bne.n	8005516 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800550a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550c:	b2db      	uxtb	r3, r3
 800550e:	4619      	mov	r1, r3
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f000 f95f 	bl	80057d4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005518:	3301      	adds	r3, #1
 800551a:	627b      	str	r3, [r7, #36]	; 0x24
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005522:	429a      	cmp	r2, r3
 8005524:	d3e5      	bcc.n	80054f2 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4618      	mov	r0, r3
 800552c:	f001 fe8b 	bl	8007246 <USB_ReadInterrupts>
 8005530:	4603      	mov	r3, r0
 8005532:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005536:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800553a:	d13b      	bne.n	80055b4 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800553c:	2301      	movs	r3, #1
 800553e:	627b      	str	r3, [r7, #36]	; 0x24
 8005540:	e02b      	b.n	800559a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005544:	015a      	lsls	r2, r3, #5
 8005546:	69fb      	ldr	r3, [r7, #28]
 8005548:	4413      	add	r3, r2
 800554a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005552:	6879      	ldr	r1, [r7, #4]
 8005554:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005556:	4613      	mov	r3, r2
 8005558:	00db      	lsls	r3, r3, #3
 800555a:	4413      	add	r3, r2
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	440b      	add	r3, r1
 8005560:	3340      	adds	r3, #64	; 0x40
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	2b01      	cmp	r3, #1
 8005566:	d115      	bne.n	8005594 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005568:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800556a:	2b00      	cmp	r3, #0
 800556c:	da12      	bge.n	8005594 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800556e:	6879      	ldr	r1, [r7, #4]
 8005570:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005572:	4613      	mov	r3, r2
 8005574:	00db      	lsls	r3, r3, #3
 8005576:	4413      	add	r3, r2
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	440b      	add	r3, r1
 800557c:	333f      	adds	r3, #63	; 0x3f
 800557e:	2201      	movs	r2, #1
 8005580:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005584:	b2db      	uxtb	r3, r3
 8005586:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800558a:	b2db      	uxtb	r3, r3
 800558c:	4619      	mov	r1, r3
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 f920 	bl	80057d4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005596:	3301      	adds	r3, #1
 8005598:	627b      	str	r3, [r7, #36]	; 0x24
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d3ce      	bcc.n	8005542 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	695a      	ldr	r2, [r3, #20]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80055b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4618      	mov	r0, r3
 80055ba:	f001 fe44 	bl	8007246 <USB_ReadInterrupts>
 80055be:	4603      	mov	r3, r0
 80055c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80055c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80055c8:	d155      	bne.n	8005676 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80055ca:	2301      	movs	r3, #1
 80055cc:	627b      	str	r3, [r7, #36]	; 0x24
 80055ce:	e045      	b.n	800565c <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80055d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d2:	015a      	lsls	r2, r3, #5
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	4413      	add	r3, r2
 80055d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80055e0:	6879      	ldr	r1, [r7, #4]
 80055e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055e4:	4613      	mov	r3, r2
 80055e6:	00db      	lsls	r3, r3, #3
 80055e8:	4413      	add	r3, r2
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	440b      	add	r3, r1
 80055ee:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80055f2:	781b      	ldrb	r3, [r3, #0]
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d12e      	bne.n	8005656 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80055f8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	da2b      	bge.n	8005656 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80055fe:	69bb      	ldr	r3, [r7, #24]
 8005600:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800560a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800560e:	429a      	cmp	r2, r3
 8005610:	d121      	bne.n	8005656 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005612:	6879      	ldr	r1, [r7, #4]
 8005614:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005616:	4613      	mov	r3, r2
 8005618:	00db      	lsls	r3, r3, #3
 800561a:	4413      	add	r3, r2
 800561c:	009b      	lsls	r3, r3, #2
 800561e:	440b      	add	r3, r1
 8005620:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005624:	2201      	movs	r2, #1
 8005626:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005628:	6a3b      	ldr	r3, [r7, #32]
 800562a:	699b      	ldr	r3, [r3, #24]
 800562c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005630:	6a3b      	ldr	r3, [r7, #32]
 8005632:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005634:	6a3b      	ldr	r3, [r7, #32]
 8005636:	695b      	ldr	r3, [r3, #20]
 8005638:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800563c:	2b00      	cmp	r3, #0
 800563e:	d10a      	bne.n	8005656 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005640:	69fb      	ldr	r3, [r7, #28]
 8005642:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	69fa      	ldr	r2, [r7, #28]
 800564a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800564e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005652:	6053      	str	r3, [r2, #4]
            break;
 8005654:	e007      	b.n	8005666 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005658:	3301      	adds	r3, #1
 800565a:	627b      	str	r3, [r7, #36]	; 0x24
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005662:	429a      	cmp	r2, r3
 8005664:	d3b4      	bcc.n	80055d0 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	695a      	ldr	r2, [r3, #20]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005674:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4618      	mov	r0, r3
 800567c:	f001 fde3 	bl	8007246 <USB_ReadInterrupts>
 8005680:	4603      	mov	r3, r0
 8005682:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005686:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800568a:	d10a      	bne.n	80056a2 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f000 f88d 	bl	80057ac <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	695a      	ldr	r2, [r3, #20]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80056a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4618      	mov	r0, r3
 80056a8:	f001 fdcd 	bl	8007246 <USB_ReadInterrupts>
 80056ac:	4603      	mov	r3, r0
 80056ae:	f003 0304 	and.w	r3, r3, #4
 80056b2:	2b04      	cmp	r3, #4
 80056b4:	d115      	bne.n	80056e2 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	f003 0304 	and.w	r3, r3, #4
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d002      	beq.n	80056ce <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f000 f879 	bl	80057c0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	6859      	ldr	r1, [r3, #4]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	69ba      	ldr	r2, [r7, #24]
 80056da:	430a      	orrs	r2, r1
 80056dc:	605a      	str	r2, [r3, #4]
 80056de:	e000      	b.n	80056e2 <HAL_PCD_IRQHandler+0x938>
      return;
 80056e0:	bf00      	nop
    }
  }
}
 80056e2:	3734      	adds	r7, #52	; 0x34
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd90      	pop	{r4, r7, pc}

080056e8 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b083      	sub	sp, #12
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	460b      	mov	r3, r1
 80056f2:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 80056f4:	bf00      	nop
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	460b      	mov	r3, r1
 800570a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 800570c:	bf00      	nop
 800570e:	370c      	adds	r7, #12
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8005720:	bf00      	nop
 8005722:	370c      	adds	r7, #12
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8005734:	bf00      	nop
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8005748:	bf00      	nop
 800574a:	370c      	adds	r7, #12
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr

08005754 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8005754:	b480      	push	{r7}
 8005756:	b083      	sub	sp, #12
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 800575c:	bf00      	nop
 800575e:	370c      	adds	r7, #12
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr

08005768 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8005768:	b480      	push	{r7}
 800576a:	b083      	sub	sp, #12
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8005770:	bf00      	nop
 8005772:	370c      	adds	r7, #12
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr

0800577c <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800577c:	b480      	push	{r7}
 800577e:	b083      	sub	sp, #12
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	460b      	mov	r3, r1
 8005786:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOOUTIncompleteCallback could be implemented in the user file
   */
}
 8005788:	bf00      	nop
 800578a:	370c      	adds	r7, #12
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr

08005794 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8005794:	b480      	push	{r7}
 8005796:	b083      	sub	sp, #12
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	460b      	mov	r3, r1
 800579e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOINIncompleteCallback could be implemented in the user file
   */
}
 80057a0:	bf00      	nop
 80057a2:	370c      	adds	r7, #12
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr

080057ac <HAL_PCD_ConnectCallback>:
  * @brief  Connection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b083      	sub	sp, #12
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ConnectCallback could be implemented in the user file
   */
}
 80057b4:	bf00      	nop
 80057b6:	370c      	adds	r7, #12
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DisconnectCallback could be implemented in the user file
   */
}
 80057c8:	bf00      	nop
 80057ca:	370c      	adds	r7, #12
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
 80057dc:	460b      	mov	r3, r1
 80057de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80057e0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	da0c      	bge.n	8005802 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80057e8:	78fb      	ldrb	r3, [r7, #3]
 80057ea:	f003 020f 	and.w	r2, r3, #15
 80057ee:	4613      	mov	r3, r2
 80057f0:	00db      	lsls	r3, r3, #3
 80057f2:	4413      	add	r3, r2
 80057f4:	009b      	lsls	r3, r3, #2
 80057f6:	3338      	adds	r3, #56	; 0x38
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	4413      	add	r3, r2
 80057fc:	3304      	adds	r3, #4
 80057fe:	60fb      	str	r3, [r7, #12]
 8005800:	e00c      	b.n	800581c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005802:	78fb      	ldrb	r3, [r7, #3]
 8005804:	f003 020f 	and.w	r2, r3, #15
 8005808:	4613      	mov	r3, r2
 800580a:	00db      	lsls	r3, r3, #3
 800580c:	4413      	add	r3, r2
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	4413      	add	r3, r2
 8005818:	3304      	adds	r3, #4
 800581a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	68f9      	ldr	r1, [r7, #12]
 8005822:	4618      	mov	r0, r3
 8005824:	f001 fbae 	bl	8006f84 <USB_EPStopXfer>
 8005828:	4603      	mov	r3, r0
 800582a:	72fb      	strb	r3, [r7, #11]

  return ret;
 800582c:	7afb      	ldrb	r3, [r7, #11]
}
 800582e:	4618      	mov	r0, r3
 8005830:	3710      	adds	r7, #16
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}

08005836 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005836:	b580      	push	{r7, lr}
 8005838:	b08a      	sub	sp, #40	; 0x28
 800583a:	af02      	add	r7, sp, #8
 800583c:	6078      	str	r0, [r7, #4]
 800583e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800584a:	683a      	ldr	r2, [r7, #0]
 800584c:	4613      	mov	r3, r2
 800584e:	00db      	lsls	r3, r3, #3
 8005850:	4413      	add	r3, r2
 8005852:	009b      	lsls	r3, r3, #2
 8005854:	3338      	adds	r3, #56	; 0x38
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	4413      	add	r3, r2
 800585a:	3304      	adds	r3, #4
 800585c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	6a1a      	ldr	r2, [r3, #32]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	699b      	ldr	r3, [r3, #24]
 8005866:	429a      	cmp	r2, r3
 8005868:	d901      	bls.n	800586e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e06c      	b.n	8005948 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	699a      	ldr	r2, [r3, #24]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6a1b      	ldr	r3, [r3, #32]
 8005876:	1ad3      	subs	r3, r2, r3
 8005878:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	68db      	ldr	r3, [r3, #12]
 800587e:	69fa      	ldr	r2, [r7, #28]
 8005880:	429a      	cmp	r2, r3
 8005882:	d902      	bls.n	800588a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	68db      	ldr	r3, [r3, #12]
 8005888:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	3303      	adds	r3, #3
 800588e:	089b      	lsrs	r3, r3, #2
 8005890:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005892:	e02b      	b.n	80058ec <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	699a      	ldr	r2, [r3, #24]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6a1b      	ldr	r3, [r3, #32]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	68db      	ldr	r3, [r3, #12]
 80058a4:	69fa      	ldr	r2, [r7, #28]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d902      	bls.n	80058b0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	68db      	ldr	r3, [r3, #12]
 80058ae:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80058b0:	69fb      	ldr	r3, [r7, #28]
 80058b2:	3303      	adds	r3, #3
 80058b4:	089b      	lsrs	r3, r3, #2
 80058b6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6919      	ldr	r1, [r3, #16]
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	b2da      	uxtb	r2, r3
 80058c0:	69fb      	ldr	r3, [r7, #28]
 80058c2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	9300      	str	r3, [sp, #0]
 80058cc:	4603      	mov	r3, r0
 80058ce:	6978      	ldr	r0, [r7, #20]
 80058d0:	f001 fc02 	bl	80070d8 <USB_WritePacket>

    ep->xfer_buff  += len;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	691a      	ldr	r2, [r3, #16]
 80058d8:	69fb      	ldr	r3, [r7, #28]
 80058da:	441a      	add	r2, r3
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6a1a      	ldr	r2, [r3, #32]
 80058e4:	69fb      	ldr	r3, [r7, #28]
 80058e6:	441a      	add	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	015a      	lsls	r2, r3, #5
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	4413      	add	r3, r2
 80058f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058f8:	699b      	ldr	r3, [r3, #24]
 80058fa:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80058fc:	69ba      	ldr	r2, [r7, #24]
 80058fe:	429a      	cmp	r2, r3
 8005900:	d809      	bhi.n	8005916 <PCD_WriteEmptyTxFifo+0xe0>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	6a1a      	ldr	r2, [r3, #32]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800590a:	429a      	cmp	r2, r3
 800590c:	d203      	bcs.n	8005916 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	699b      	ldr	r3, [r3, #24]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d1be      	bne.n	8005894 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	699a      	ldr	r2, [r3, #24]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	6a1b      	ldr	r3, [r3, #32]
 800591e:	429a      	cmp	r2, r3
 8005920:	d811      	bhi.n	8005946 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	f003 030f 	and.w	r3, r3, #15
 8005928:	2201      	movs	r2, #1
 800592a:	fa02 f303 	lsl.w	r3, r2, r3
 800592e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005936:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	43db      	mvns	r3, r3
 800593c:	6939      	ldr	r1, [r7, #16]
 800593e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005942:	4013      	ands	r3, r2
 8005944:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005946:	2300      	movs	r3, #0
}
 8005948:	4618      	mov	r0, r3
 800594a:	3720      	adds	r7, #32
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}

08005950 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b088      	sub	sp, #32
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
 8005958:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005960:	69fb      	ldr	r3, [r7, #28]
 8005962:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	333c      	adds	r3, #60	; 0x3c
 8005968:	3304      	adds	r3, #4
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	015a      	lsls	r2, r3, #5
 8005972:	69bb      	ldr	r3, [r7, #24]
 8005974:	4413      	add	r3, r2
 8005976:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	691b      	ldr	r3, [r3, #16]
 8005982:	2b01      	cmp	r3, #1
 8005984:	d17b      	bne.n	8005a7e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	f003 0308 	and.w	r3, r3, #8
 800598c:	2b00      	cmp	r3, #0
 800598e:	d015      	beq.n	80059bc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	4a61      	ldr	r2, [pc, #388]	; (8005b18 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005994:	4293      	cmp	r3, r2
 8005996:	f240 80b9 	bls.w	8005b0c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	f000 80b3 	beq.w	8005b0c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	015a      	lsls	r2, r3, #5
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	4413      	add	r3, r2
 80059ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059b2:	461a      	mov	r2, r3
 80059b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059b8:	6093      	str	r3, [r2, #8]
 80059ba:	e0a7      	b.n	8005b0c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	f003 0320 	and.w	r3, r3, #32
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d009      	beq.n	80059da <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	015a      	lsls	r2, r3, #5
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	4413      	add	r3, r2
 80059ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059d2:	461a      	mov	r2, r3
 80059d4:	2320      	movs	r3, #32
 80059d6:	6093      	str	r3, [r2, #8]
 80059d8:	e098      	b.n	8005b0c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	f040 8093 	bne.w	8005b0c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	4a4b      	ldr	r2, [pc, #300]	; (8005b18 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d90f      	bls.n	8005a0e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d00a      	beq.n	8005a0e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	015a      	lsls	r2, r3, #5
 80059fc:	69bb      	ldr	r3, [r7, #24]
 80059fe:	4413      	add	r3, r2
 8005a00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a04:	461a      	mov	r2, r3
 8005a06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a0a:	6093      	str	r3, [r2, #8]
 8005a0c:	e07e      	b.n	8005b0c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005a0e:	683a      	ldr	r2, [r7, #0]
 8005a10:	4613      	mov	r3, r2
 8005a12:	00db      	lsls	r3, r3, #3
 8005a14:	4413      	add	r3, r2
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	4413      	add	r3, r2
 8005a20:	3304      	adds	r3, #4
 8005a22:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	69da      	ldr	r2, [r3, #28]
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	0159      	lsls	r1, r3, #5
 8005a2c:	69bb      	ldr	r3, [r7, #24]
 8005a2e:	440b      	add	r3, r1
 8005a30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a34:	691b      	ldr	r3, [r3, #16]
 8005a36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a3a:	1ad2      	subs	r2, r2, r3
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d114      	bne.n	8005a70 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	699b      	ldr	r3, [r3, #24]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d109      	bne.n	8005a62 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6818      	ldr	r0, [r3, #0]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005a58:	461a      	mov	r2, r3
 8005a5a:	2101      	movs	r1, #1
 8005a5c:	f001 fcb8 	bl	80073d0 <USB_EP0_OutStart>
 8005a60:	e006      	b.n	8005a70 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	691a      	ldr	r2, [r3, #16]
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	441a      	add	r2, r3
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	4619      	mov	r1, r3
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f7ff fe36 	bl	80056e8 <HAL_PCD_DataOutStageCallback>
 8005a7c:	e046      	b.n	8005b0c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	4a26      	ldr	r2, [pc, #152]	; (8005b1c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d124      	bne.n	8005ad0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d00a      	beq.n	8005aa6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	015a      	lsls	r2, r3, #5
 8005a94:	69bb      	ldr	r3, [r7, #24]
 8005a96:	4413      	add	r3, r2
 8005a98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005aa2:	6093      	str	r3, [r2, #8]
 8005aa4:	e032      	b.n	8005b0c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	f003 0320 	and.w	r3, r3, #32
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d008      	beq.n	8005ac2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	015a      	lsls	r2, r3, #5
 8005ab4:	69bb      	ldr	r3, [r7, #24]
 8005ab6:	4413      	add	r3, r2
 8005ab8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005abc:	461a      	mov	r2, r3
 8005abe:	2320      	movs	r3, #32
 8005ac0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	b2db      	uxtb	r3, r3
 8005ac6:	4619      	mov	r1, r3
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f7ff fe0d 	bl	80056e8 <HAL_PCD_DataOutStageCallback>
 8005ace:	e01d      	b.n	8005b0c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d114      	bne.n	8005b00 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005ad6:	6879      	ldr	r1, [r7, #4]
 8005ad8:	683a      	ldr	r2, [r7, #0]
 8005ada:	4613      	mov	r3, r2
 8005adc:	00db      	lsls	r3, r3, #3
 8005ade:	4413      	add	r3, r2
 8005ae0:	009b      	lsls	r3, r3, #2
 8005ae2:	440b      	add	r3, r1
 8005ae4:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d108      	bne.n	8005b00 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6818      	ldr	r0, [r3, #0]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005af8:	461a      	mov	r2, r3
 8005afa:	2100      	movs	r1, #0
 8005afc:	f001 fc68 	bl	80073d0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	4619      	mov	r1, r3
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f7ff fdee 	bl	80056e8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005b0c:	2300      	movs	r3, #0
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3720      	adds	r7, #32
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	4f54300a 	.word	0x4f54300a
 8005b1c:	4f54310a 	.word	0x4f54310a

08005b20 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b086      	sub	sp, #24
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	333c      	adds	r3, #60	; 0x3c
 8005b38:	3304      	adds	r3, #4
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	015a      	lsls	r2, r3, #5
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	4413      	add	r3, r2
 8005b46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b4a:	689b      	ldr	r3, [r3, #8]
 8005b4c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	4a15      	ldr	r2, [pc, #84]	; (8005ba8 <PCD_EP_OutSetupPacket_int+0x88>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d90e      	bls.n	8005b74 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d009      	beq.n	8005b74 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	015a      	lsls	r2, r3, #5
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	4413      	add	r3, r2
 8005b68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b72:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f7ff fdcf 	bl	8005718 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	4a0a      	ldr	r2, [pc, #40]	; (8005ba8 <PCD_EP_OutSetupPacket_int+0x88>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d90c      	bls.n	8005b9c <PCD_EP_OutSetupPacket_int+0x7c>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	691b      	ldr	r3, [r3, #16]
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d108      	bne.n	8005b9c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6818      	ldr	r0, [r3, #0]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005b94:	461a      	mov	r2, r3
 8005b96:	2101      	movs	r1, #1
 8005b98:	f001 fc1a 	bl	80073d0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005b9c:	2300      	movs	r3, #0
}
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	3718      	adds	r7, #24
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}
 8005ba6:	bf00      	nop
 8005ba8:	4f54300a 	.word	0x4f54300a

08005bac <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b083      	sub	sp, #12
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
 8005bb4:	460b      	mov	r3, r1
 8005bb6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005bb8:	bf00      	nop
 8005bba:	370c      	adds	r7, #12
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr

08005bc4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b086      	sub	sp, #24
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d101      	bne.n	8005bd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e267      	b.n	80060a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 0301 	and.w	r3, r3, #1
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d075      	beq.n	8005cce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005be2:	4b88      	ldr	r3, [pc, #544]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	f003 030c 	and.w	r3, r3, #12
 8005bea:	2b04      	cmp	r3, #4
 8005bec:	d00c      	beq.n	8005c08 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005bee:	4b85      	ldr	r3, [pc, #532]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005bf6:	2b08      	cmp	r3, #8
 8005bf8:	d112      	bne.n	8005c20 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005bfa:	4b82      	ldr	r3, [pc, #520]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c06:	d10b      	bne.n	8005c20 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c08:	4b7e      	ldr	r3, [pc, #504]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d05b      	beq.n	8005ccc <HAL_RCC_OscConfig+0x108>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d157      	bne.n	8005ccc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	e242      	b.n	80060a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c28:	d106      	bne.n	8005c38 <HAL_RCC_OscConfig+0x74>
 8005c2a:	4b76      	ldr	r3, [pc, #472]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a75      	ldr	r2, [pc, #468]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005c30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c34:	6013      	str	r3, [r2, #0]
 8005c36:	e01d      	b.n	8005c74 <HAL_RCC_OscConfig+0xb0>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005c40:	d10c      	bne.n	8005c5c <HAL_RCC_OscConfig+0x98>
 8005c42:	4b70      	ldr	r3, [pc, #448]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a6f      	ldr	r2, [pc, #444]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005c48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c4c:	6013      	str	r3, [r2, #0]
 8005c4e:	4b6d      	ldr	r3, [pc, #436]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4a6c      	ldr	r2, [pc, #432]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005c54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c58:	6013      	str	r3, [r2, #0]
 8005c5a:	e00b      	b.n	8005c74 <HAL_RCC_OscConfig+0xb0>
 8005c5c:	4b69      	ldr	r3, [pc, #420]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a68      	ldr	r2, [pc, #416]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005c62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c66:	6013      	str	r3, [r2, #0]
 8005c68:	4b66      	ldr	r3, [pc, #408]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a65      	ldr	r2, [pc, #404]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005c6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d013      	beq.n	8005ca4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c7c:	f7fc f9f6 	bl	800206c <HAL_GetTick>
 8005c80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c82:	e008      	b.n	8005c96 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005c84:	f7fc f9f2 	bl	800206c <HAL_GetTick>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	1ad3      	subs	r3, r2, r3
 8005c8e:	2b64      	cmp	r3, #100	; 0x64
 8005c90:	d901      	bls.n	8005c96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	e207      	b.n	80060a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c96:	4b5b      	ldr	r3, [pc, #364]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d0f0      	beq.n	8005c84 <HAL_RCC_OscConfig+0xc0>
 8005ca2:	e014      	b.n	8005cce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ca4:	f7fc f9e2 	bl	800206c <HAL_GetTick>
 8005ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005caa:	e008      	b.n	8005cbe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005cac:	f7fc f9de 	bl	800206c <HAL_GetTick>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	2b64      	cmp	r3, #100	; 0x64
 8005cb8:	d901      	bls.n	8005cbe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e1f3      	b.n	80060a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cbe:	4b51      	ldr	r3, [pc, #324]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d1f0      	bne.n	8005cac <HAL_RCC_OscConfig+0xe8>
 8005cca:	e000      	b.n	8005cce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ccc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f003 0302 	and.w	r3, r3, #2
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d063      	beq.n	8005da2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005cda:	4b4a      	ldr	r3, [pc, #296]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	f003 030c 	and.w	r3, r3, #12
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00b      	beq.n	8005cfe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ce6:	4b47      	ldr	r3, [pc, #284]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005cee:	2b08      	cmp	r3, #8
 8005cf0:	d11c      	bne.n	8005d2c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005cf2:	4b44      	ldr	r3, [pc, #272]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d116      	bne.n	8005d2c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005cfe:	4b41      	ldr	r3, [pc, #260]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f003 0302 	and.w	r3, r3, #2
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d005      	beq.n	8005d16 <HAL_RCC_OscConfig+0x152>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	68db      	ldr	r3, [r3, #12]
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d001      	beq.n	8005d16 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e1c7      	b.n	80060a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d16:	4b3b      	ldr	r3, [pc, #236]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	691b      	ldr	r3, [r3, #16]
 8005d22:	00db      	lsls	r3, r3, #3
 8005d24:	4937      	ldr	r1, [pc, #220]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005d26:	4313      	orrs	r3, r2
 8005d28:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d2a:	e03a      	b.n	8005da2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	68db      	ldr	r3, [r3, #12]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d020      	beq.n	8005d76 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d34:	4b34      	ldr	r3, [pc, #208]	; (8005e08 <HAL_RCC_OscConfig+0x244>)
 8005d36:	2201      	movs	r2, #1
 8005d38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d3a:	f7fc f997 	bl	800206c <HAL_GetTick>
 8005d3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d40:	e008      	b.n	8005d54 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d42:	f7fc f993 	bl	800206c <HAL_GetTick>
 8005d46:	4602      	mov	r2, r0
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	2b02      	cmp	r3, #2
 8005d4e:	d901      	bls.n	8005d54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005d50:	2303      	movs	r3, #3
 8005d52:	e1a8      	b.n	80060a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d54:	4b2b      	ldr	r3, [pc, #172]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f003 0302 	and.w	r3, r3, #2
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d0f0      	beq.n	8005d42 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d60:	4b28      	ldr	r3, [pc, #160]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	691b      	ldr	r3, [r3, #16]
 8005d6c:	00db      	lsls	r3, r3, #3
 8005d6e:	4925      	ldr	r1, [pc, #148]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005d70:	4313      	orrs	r3, r2
 8005d72:	600b      	str	r3, [r1, #0]
 8005d74:	e015      	b.n	8005da2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d76:	4b24      	ldr	r3, [pc, #144]	; (8005e08 <HAL_RCC_OscConfig+0x244>)
 8005d78:	2200      	movs	r2, #0
 8005d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d7c:	f7fc f976 	bl	800206c <HAL_GetTick>
 8005d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d82:	e008      	b.n	8005d96 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d84:	f7fc f972 	bl	800206c <HAL_GetTick>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	2b02      	cmp	r3, #2
 8005d90:	d901      	bls.n	8005d96 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005d92:	2303      	movs	r3, #3
 8005d94:	e187      	b.n	80060a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d96:	4b1b      	ldr	r3, [pc, #108]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f003 0302 	and.w	r3, r3, #2
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1f0      	bne.n	8005d84 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f003 0308 	and.w	r3, r3, #8
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d036      	beq.n	8005e1c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	695b      	ldr	r3, [r3, #20]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d016      	beq.n	8005de4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005db6:	4b15      	ldr	r3, [pc, #84]	; (8005e0c <HAL_RCC_OscConfig+0x248>)
 8005db8:	2201      	movs	r2, #1
 8005dba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dbc:	f7fc f956 	bl	800206c <HAL_GetTick>
 8005dc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005dc2:	e008      	b.n	8005dd6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005dc4:	f7fc f952 	bl	800206c <HAL_GetTick>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	1ad3      	subs	r3, r2, r3
 8005dce:	2b02      	cmp	r3, #2
 8005dd0:	d901      	bls.n	8005dd6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005dd2:	2303      	movs	r3, #3
 8005dd4:	e167      	b.n	80060a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005dd6:	4b0b      	ldr	r3, [pc, #44]	; (8005e04 <HAL_RCC_OscConfig+0x240>)
 8005dd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005dda:	f003 0302 	and.w	r3, r3, #2
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d0f0      	beq.n	8005dc4 <HAL_RCC_OscConfig+0x200>
 8005de2:	e01b      	b.n	8005e1c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005de4:	4b09      	ldr	r3, [pc, #36]	; (8005e0c <HAL_RCC_OscConfig+0x248>)
 8005de6:	2200      	movs	r2, #0
 8005de8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dea:	f7fc f93f 	bl	800206c <HAL_GetTick>
 8005dee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005df0:	e00e      	b.n	8005e10 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005df2:	f7fc f93b 	bl	800206c <HAL_GetTick>
 8005df6:	4602      	mov	r2, r0
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	1ad3      	subs	r3, r2, r3
 8005dfc:	2b02      	cmp	r3, #2
 8005dfe:	d907      	bls.n	8005e10 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005e00:	2303      	movs	r3, #3
 8005e02:	e150      	b.n	80060a6 <HAL_RCC_OscConfig+0x4e2>
 8005e04:	40023800 	.word	0x40023800
 8005e08:	42470000 	.word	0x42470000
 8005e0c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e10:	4b88      	ldr	r3, [pc, #544]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005e12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e14:	f003 0302 	and.w	r3, r3, #2
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d1ea      	bne.n	8005df2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 0304 	and.w	r3, r3, #4
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	f000 8097 	beq.w	8005f58 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e2e:	4b81      	ldr	r3, [pc, #516]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d10f      	bne.n	8005e5a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	60bb      	str	r3, [r7, #8]
 8005e3e:	4b7d      	ldr	r3, [pc, #500]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e42:	4a7c      	ldr	r2, [pc, #496]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005e44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e48:	6413      	str	r3, [r2, #64]	; 0x40
 8005e4a:	4b7a      	ldr	r3, [pc, #488]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e52:	60bb      	str	r3, [r7, #8]
 8005e54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e56:	2301      	movs	r3, #1
 8005e58:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e5a:	4b77      	ldr	r3, [pc, #476]	; (8006038 <HAL_RCC_OscConfig+0x474>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d118      	bne.n	8005e98 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e66:	4b74      	ldr	r3, [pc, #464]	; (8006038 <HAL_RCC_OscConfig+0x474>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a73      	ldr	r2, [pc, #460]	; (8006038 <HAL_RCC_OscConfig+0x474>)
 8005e6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e72:	f7fc f8fb 	bl	800206c <HAL_GetTick>
 8005e76:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e78:	e008      	b.n	8005e8c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e7a:	f7fc f8f7 	bl	800206c <HAL_GetTick>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	1ad3      	subs	r3, r2, r3
 8005e84:	2b02      	cmp	r3, #2
 8005e86:	d901      	bls.n	8005e8c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005e88:	2303      	movs	r3, #3
 8005e8a:	e10c      	b.n	80060a6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e8c:	4b6a      	ldr	r3, [pc, #424]	; (8006038 <HAL_RCC_OscConfig+0x474>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d0f0      	beq.n	8005e7a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d106      	bne.n	8005eae <HAL_RCC_OscConfig+0x2ea>
 8005ea0:	4b64      	ldr	r3, [pc, #400]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005ea2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ea4:	4a63      	ldr	r2, [pc, #396]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005ea6:	f043 0301 	orr.w	r3, r3, #1
 8005eaa:	6713      	str	r3, [r2, #112]	; 0x70
 8005eac:	e01c      	b.n	8005ee8 <HAL_RCC_OscConfig+0x324>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	2b05      	cmp	r3, #5
 8005eb4:	d10c      	bne.n	8005ed0 <HAL_RCC_OscConfig+0x30c>
 8005eb6:	4b5f      	ldr	r3, [pc, #380]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005eb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eba:	4a5e      	ldr	r2, [pc, #376]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005ebc:	f043 0304 	orr.w	r3, r3, #4
 8005ec0:	6713      	str	r3, [r2, #112]	; 0x70
 8005ec2:	4b5c      	ldr	r3, [pc, #368]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ec6:	4a5b      	ldr	r2, [pc, #364]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005ec8:	f043 0301 	orr.w	r3, r3, #1
 8005ecc:	6713      	str	r3, [r2, #112]	; 0x70
 8005ece:	e00b      	b.n	8005ee8 <HAL_RCC_OscConfig+0x324>
 8005ed0:	4b58      	ldr	r3, [pc, #352]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ed4:	4a57      	ldr	r2, [pc, #348]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005ed6:	f023 0301 	bic.w	r3, r3, #1
 8005eda:	6713      	str	r3, [r2, #112]	; 0x70
 8005edc:	4b55      	ldr	r3, [pc, #340]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005ede:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ee0:	4a54      	ldr	r2, [pc, #336]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005ee2:	f023 0304 	bic.w	r3, r3, #4
 8005ee6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d015      	beq.n	8005f1c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ef0:	f7fc f8bc 	bl	800206c <HAL_GetTick>
 8005ef4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ef6:	e00a      	b.n	8005f0e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ef8:	f7fc f8b8 	bl	800206c <HAL_GetTick>
 8005efc:	4602      	mov	r2, r0
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	1ad3      	subs	r3, r2, r3
 8005f02:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d901      	bls.n	8005f0e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005f0a:	2303      	movs	r3, #3
 8005f0c:	e0cb      	b.n	80060a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f0e:	4b49      	ldr	r3, [pc, #292]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005f10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f12:	f003 0302 	and.w	r3, r3, #2
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d0ee      	beq.n	8005ef8 <HAL_RCC_OscConfig+0x334>
 8005f1a:	e014      	b.n	8005f46 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f1c:	f7fc f8a6 	bl	800206c <HAL_GetTick>
 8005f20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f22:	e00a      	b.n	8005f3a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f24:	f7fc f8a2 	bl	800206c <HAL_GetTick>
 8005f28:	4602      	mov	r2, r0
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	1ad3      	subs	r3, r2, r3
 8005f2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d901      	bls.n	8005f3a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005f36:	2303      	movs	r3, #3
 8005f38:	e0b5      	b.n	80060a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f3a:	4b3e      	ldr	r3, [pc, #248]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f3e:	f003 0302 	and.w	r3, r3, #2
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d1ee      	bne.n	8005f24 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005f46:	7dfb      	ldrb	r3, [r7, #23]
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d105      	bne.n	8005f58 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f4c:	4b39      	ldr	r3, [pc, #228]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f50:	4a38      	ldr	r2, [pc, #224]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005f52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f56:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	699b      	ldr	r3, [r3, #24]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	f000 80a1 	beq.w	80060a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005f62:	4b34      	ldr	r3, [pc, #208]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	f003 030c 	and.w	r3, r3, #12
 8005f6a:	2b08      	cmp	r3, #8
 8005f6c:	d05c      	beq.n	8006028 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	699b      	ldr	r3, [r3, #24]
 8005f72:	2b02      	cmp	r3, #2
 8005f74:	d141      	bne.n	8005ffa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f76:	4b31      	ldr	r3, [pc, #196]	; (800603c <HAL_RCC_OscConfig+0x478>)
 8005f78:	2200      	movs	r2, #0
 8005f7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f7c:	f7fc f876 	bl	800206c <HAL_GetTick>
 8005f80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f82:	e008      	b.n	8005f96 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f84:	f7fc f872 	bl	800206c <HAL_GetTick>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	693b      	ldr	r3, [r7, #16]
 8005f8c:	1ad3      	subs	r3, r2, r3
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	d901      	bls.n	8005f96 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005f92:	2303      	movs	r3, #3
 8005f94:	e087      	b.n	80060a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f96:	4b27      	ldr	r3, [pc, #156]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d1f0      	bne.n	8005f84 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	69da      	ldr	r2, [r3, #28]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6a1b      	ldr	r3, [r3, #32]
 8005faa:	431a      	orrs	r2, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fb0:	019b      	lsls	r3, r3, #6
 8005fb2:	431a      	orrs	r2, r3
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fb8:	085b      	lsrs	r3, r3, #1
 8005fba:	3b01      	subs	r3, #1
 8005fbc:	041b      	lsls	r3, r3, #16
 8005fbe:	431a      	orrs	r2, r3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fc4:	061b      	lsls	r3, r3, #24
 8005fc6:	491b      	ldr	r1, [pc, #108]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005fcc:	4b1b      	ldr	r3, [pc, #108]	; (800603c <HAL_RCC_OscConfig+0x478>)
 8005fce:	2201      	movs	r2, #1
 8005fd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fd2:	f7fc f84b 	bl	800206c <HAL_GetTick>
 8005fd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fd8:	e008      	b.n	8005fec <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005fda:	f7fc f847 	bl	800206c <HAL_GetTick>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	1ad3      	subs	r3, r2, r3
 8005fe4:	2b02      	cmp	r3, #2
 8005fe6:	d901      	bls.n	8005fec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005fe8:	2303      	movs	r3, #3
 8005fea:	e05c      	b.n	80060a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fec:	4b11      	ldr	r3, [pc, #68]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d0f0      	beq.n	8005fda <HAL_RCC_OscConfig+0x416>
 8005ff8:	e054      	b.n	80060a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ffa:	4b10      	ldr	r3, [pc, #64]	; (800603c <HAL_RCC_OscConfig+0x478>)
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006000:	f7fc f834 	bl	800206c <HAL_GetTick>
 8006004:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006006:	e008      	b.n	800601a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006008:	f7fc f830 	bl	800206c <HAL_GetTick>
 800600c:	4602      	mov	r2, r0
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	1ad3      	subs	r3, r2, r3
 8006012:	2b02      	cmp	r3, #2
 8006014:	d901      	bls.n	800601a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006016:	2303      	movs	r3, #3
 8006018:	e045      	b.n	80060a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800601a:	4b06      	ldr	r3, [pc, #24]	; (8006034 <HAL_RCC_OscConfig+0x470>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d1f0      	bne.n	8006008 <HAL_RCC_OscConfig+0x444>
 8006026:	e03d      	b.n	80060a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	699b      	ldr	r3, [r3, #24]
 800602c:	2b01      	cmp	r3, #1
 800602e:	d107      	bne.n	8006040 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	e038      	b.n	80060a6 <HAL_RCC_OscConfig+0x4e2>
 8006034:	40023800 	.word	0x40023800
 8006038:	40007000 	.word	0x40007000
 800603c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006040:	4b1b      	ldr	r3, [pc, #108]	; (80060b0 <HAL_RCC_OscConfig+0x4ec>)
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	699b      	ldr	r3, [r3, #24]
 800604a:	2b01      	cmp	r3, #1
 800604c:	d028      	beq.n	80060a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006058:	429a      	cmp	r2, r3
 800605a:	d121      	bne.n	80060a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006066:	429a      	cmp	r2, r3
 8006068:	d11a      	bne.n	80060a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800606a:	68fa      	ldr	r2, [r7, #12]
 800606c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006070:	4013      	ands	r3, r2
 8006072:	687a      	ldr	r2, [r7, #4]
 8006074:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006076:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006078:	4293      	cmp	r3, r2
 800607a:	d111      	bne.n	80060a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006086:	085b      	lsrs	r3, r3, #1
 8006088:	3b01      	subs	r3, #1
 800608a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800608c:	429a      	cmp	r2, r3
 800608e:	d107      	bne.n	80060a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800609a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800609c:	429a      	cmp	r2, r3
 800609e:	d001      	beq.n	80060a4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	e000      	b.n	80060a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3718      	adds	r7, #24
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
 80060ae:	bf00      	nop
 80060b0:	40023800 	.word	0x40023800

080060b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b084      	sub	sp, #16
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
 80060bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d101      	bne.n	80060c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80060c4:	2301      	movs	r3, #1
 80060c6:	e0cc      	b.n	8006262 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80060c8:	4b68      	ldr	r3, [pc, #416]	; (800626c <HAL_RCC_ClockConfig+0x1b8>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f003 0307 	and.w	r3, r3, #7
 80060d0:	683a      	ldr	r2, [r7, #0]
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d90c      	bls.n	80060f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060d6:	4b65      	ldr	r3, [pc, #404]	; (800626c <HAL_RCC_ClockConfig+0x1b8>)
 80060d8:	683a      	ldr	r2, [r7, #0]
 80060da:	b2d2      	uxtb	r2, r2
 80060dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80060de:	4b63      	ldr	r3, [pc, #396]	; (800626c <HAL_RCC_ClockConfig+0x1b8>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f003 0307 	and.w	r3, r3, #7
 80060e6:	683a      	ldr	r2, [r7, #0]
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d001      	beq.n	80060f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80060ec:	2301      	movs	r3, #1
 80060ee:	e0b8      	b.n	8006262 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f003 0302 	and.w	r3, r3, #2
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d020      	beq.n	800613e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f003 0304 	and.w	r3, r3, #4
 8006104:	2b00      	cmp	r3, #0
 8006106:	d005      	beq.n	8006114 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006108:	4b59      	ldr	r3, [pc, #356]	; (8006270 <HAL_RCC_ClockConfig+0x1bc>)
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	4a58      	ldr	r2, [pc, #352]	; (8006270 <HAL_RCC_ClockConfig+0x1bc>)
 800610e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006112:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f003 0308 	and.w	r3, r3, #8
 800611c:	2b00      	cmp	r3, #0
 800611e:	d005      	beq.n	800612c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006120:	4b53      	ldr	r3, [pc, #332]	; (8006270 <HAL_RCC_ClockConfig+0x1bc>)
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	4a52      	ldr	r2, [pc, #328]	; (8006270 <HAL_RCC_ClockConfig+0x1bc>)
 8006126:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800612a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800612c:	4b50      	ldr	r3, [pc, #320]	; (8006270 <HAL_RCC_ClockConfig+0x1bc>)
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	494d      	ldr	r1, [pc, #308]	; (8006270 <HAL_RCC_ClockConfig+0x1bc>)
 800613a:	4313      	orrs	r3, r2
 800613c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f003 0301 	and.w	r3, r3, #1
 8006146:	2b00      	cmp	r3, #0
 8006148:	d044      	beq.n	80061d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	2b01      	cmp	r3, #1
 8006150:	d107      	bne.n	8006162 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006152:	4b47      	ldr	r3, [pc, #284]	; (8006270 <HAL_RCC_ClockConfig+0x1bc>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800615a:	2b00      	cmp	r3, #0
 800615c:	d119      	bne.n	8006192 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e07f      	b.n	8006262 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	2b02      	cmp	r3, #2
 8006168:	d003      	beq.n	8006172 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800616e:	2b03      	cmp	r3, #3
 8006170:	d107      	bne.n	8006182 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006172:	4b3f      	ldr	r3, [pc, #252]	; (8006270 <HAL_RCC_ClockConfig+0x1bc>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800617a:	2b00      	cmp	r3, #0
 800617c:	d109      	bne.n	8006192 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e06f      	b.n	8006262 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006182:	4b3b      	ldr	r3, [pc, #236]	; (8006270 <HAL_RCC_ClockConfig+0x1bc>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f003 0302 	and.w	r3, r3, #2
 800618a:	2b00      	cmp	r3, #0
 800618c:	d101      	bne.n	8006192 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	e067      	b.n	8006262 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006192:	4b37      	ldr	r3, [pc, #220]	; (8006270 <HAL_RCC_ClockConfig+0x1bc>)
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	f023 0203 	bic.w	r2, r3, #3
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	4934      	ldr	r1, [pc, #208]	; (8006270 <HAL_RCC_ClockConfig+0x1bc>)
 80061a0:	4313      	orrs	r3, r2
 80061a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80061a4:	f7fb ff62 	bl	800206c <HAL_GetTick>
 80061a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061aa:	e00a      	b.n	80061c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061ac:	f7fb ff5e 	bl	800206c <HAL_GetTick>
 80061b0:	4602      	mov	r2, r0
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d901      	bls.n	80061c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80061be:	2303      	movs	r3, #3
 80061c0:	e04f      	b.n	8006262 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061c2:	4b2b      	ldr	r3, [pc, #172]	; (8006270 <HAL_RCC_ClockConfig+0x1bc>)
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	f003 020c 	and.w	r2, r3, #12
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d1eb      	bne.n	80061ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80061d4:	4b25      	ldr	r3, [pc, #148]	; (800626c <HAL_RCC_ClockConfig+0x1b8>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f003 0307 	and.w	r3, r3, #7
 80061dc:	683a      	ldr	r2, [r7, #0]
 80061de:	429a      	cmp	r2, r3
 80061e0:	d20c      	bcs.n	80061fc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061e2:	4b22      	ldr	r3, [pc, #136]	; (800626c <HAL_RCC_ClockConfig+0x1b8>)
 80061e4:	683a      	ldr	r2, [r7, #0]
 80061e6:	b2d2      	uxtb	r2, r2
 80061e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80061ea:	4b20      	ldr	r3, [pc, #128]	; (800626c <HAL_RCC_ClockConfig+0x1b8>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f003 0307 	and.w	r3, r3, #7
 80061f2:	683a      	ldr	r2, [r7, #0]
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d001      	beq.n	80061fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80061f8:	2301      	movs	r3, #1
 80061fa:	e032      	b.n	8006262 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f003 0304 	and.w	r3, r3, #4
 8006204:	2b00      	cmp	r3, #0
 8006206:	d008      	beq.n	800621a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006208:	4b19      	ldr	r3, [pc, #100]	; (8006270 <HAL_RCC_ClockConfig+0x1bc>)
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	4916      	ldr	r1, [pc, #88]	; (8006270 <HAL_RCC_ClockConfig+0x1bc>)
 8006216:	4313      	orrs	r3, r2
 8006218:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f003 0308 	and.w	r3, r3, #8
 8006222:	2b00      	cmp	r3, #0
 8006224:	d009      	beq.n	800623a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006226:	4b12      	ldr	r3, [pc, #72]	; (8006270 <HAL_RCC_ClockConfig+0x1bc>)
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	691b      	ldr	r3, [r3, #16]
 8006232:	00db      	lsls	r3, r3, #3
 8006234:	490e      	ldr	r1, [pc, #56]	; (8006270 <HAL_RCC_ClockConfig+0x1bc>)
 8006236:	4313      	orrs	r3, r2
 8006238:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800623a:	f000 f821 	bl	8006280 <HAL_RCC_GetSysClockFreq>
 800623e:	4602      	mov	r2, r0
 8006240:	4b0b      	ldr	r3, [pc, #44]	; (8006270 <HAL_RCC_ClockConfig+0x1bc>)
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	091b      	lsrs	r3, r3, #4
 8006246:	f003 030f 	and.w	r3, r3, #15
 800624a:	490a      	ldr	r1, [pc, #40]	; (8006274 <HAL_RCC_ClockConfig+0x1c0>)
 800624c:	5ccb      	ldrb	r3, [r1, r3]
 800624e:	fa22 f303 	lsr.w	r3, r2, r3
 8006252:	4a09      	ldr	r2, [pc, #36]	; (8006278 <HAL_RCC_ClockConfig+0x1c4>)
 8006254:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006256:	4b09      	ldr	r3, [pc, #36]	; (800627c <HAL_RCC_ClockConfig+0x1c8>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4618      	mov	r0, r3
 800625c:	f7fb fec2 	bl	8001fe4 <HAL_InitTick>

  return HAL_OK;
 8006260:	2300      	movs	r3, #0
}
 8006262:	4618      	mov	r0, r3
 8006264:	3710      	adds	r7, #16
 8006266:	46bd      	mov	sp, r7
 8006268:	bd80      	pop	{r7, pc}
 800626a:	bf00      	nop
 800626c:	40023c00 	.word	0x40023c00
 8006270:	40023800 	.word	0x40023800
 8006274:	0805a10c 	.word	0x0805a10c
 8006278:	2000041c 	.word	0x2000041c
 800627c:	20000458 	.word	0x20000458

08006280 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006280:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006284:	b094      	sub	sp, #80	; 0x50
 8006286:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006288:	2300      	movs	r3, #0
 800628a:	647b      	str	r3, [r7, #68]	; 0x44
 800628c:	2300      	movs	r3, #0
 800628e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006290:	2300      	movs	r3, #0
 8006292:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006294:	2300      	movs	r3, #0
 8006296:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006298:	4b79      	ldr	r3, [pc, #484]	; (8006480 <HAL_RCC_GetSysClockFreq+0x200>)
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	f003 030c 	and.w	r3, r3, #12
 80062a0:	2b08      	cmp	r3, #8
 80062a2:	d00d      	beq.n	80062c0 <HAL_RCC_GetSysClockFreq+0x40>
 80062a4:	2b08      	cmp	r3, #8
 80062a6:	f200 80e1 	bhi.w	800646c <HAL_RCC_GetSysClockFreq+0x1ec>
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d002      	beq.n	80062b4 <HAL_RCC_GetSysClockFreq+0x34>
 80062ae:	2b04      	cmp	r3, #4
 80062b0:	d003      	beq.n	80062ba <HAL_RCC_GetSysClockFreq+0x3a>
 80062b2:	e0db      	b.n	800646c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80062b4:	4b73      	ldr	r3, [pc, #460]	; (8006484 <HAL_RCC_GetSysClockFreq+0x204>)
 80062b6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80062b8:	e0db      	b.n	8006472 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80062ba:	4b73      	ldr	r3, [pc, #460]	; (8006488 <HAL_RCC_GetSysClockFreq+0x208>)
 80062bc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80062be:	e0d8      	b.n	8006472 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80062c0:	4b6f      	ldr	r3, [pc, #444]	; (8006480 <HAL_RCC_GetSysClockFreq+0x200>)
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80062c8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80062ca:	4b6d      	ldr	r3, [pc, #436]	; (8006480 <HAL_RCC_GetSysClockFreq+0x200>)
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d063      	beq.n	800639e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80062d6:	4b6a      	ldr	r3, [pc, #424]	; (8006480 <HAL_RCC_GetSysClockFreq+0x200>)
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	099b      	lsrs	r3, r3, #6
 80062dc:	2200      	movs	r2, #0
 80062de:	63bb      	str	r3, [r7, #56]	; 0x38
 80062e0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80062e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062e8:	633b      	str	r3, [r7, #48]	; 0x30
 80062ea:	2300      	movs	r3, #0
 80062ec:	637b      	str	r3, [r7, #52]	; 0x34
 80062ee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80062f2:	4622      	mov	r2, r4
 80062f4:	462b      	mov	r3, r5
 80062f6:	f04f 0000 	mov.w	r0, #0
 80062fa:	f04f 0100 	mov.w	r1, #0
 80062fe:	0159      	lsls	r1, r3, #5
 8006300:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006304:	0150      	lsls	r0, r2, #5
 8006306:	4602      	mov	r2, r0
 8006308:	460b      	mov	r3, r1
 800630a:	4621      	mov	r1, r4
 800630c:	1a51      	subs	r1, r2, r1
 800630e:	6139      	str	r1, [r7, #16]
 8006310:	4629      	mov	r1, r5
 8006312:	eb63 0301 	sbc.w	r3, r3, r1
 8006316:	617b      	str	r3, [r7, #20]
 8006318:	f04f 0200 	mov.w	r2, #0
 800631c:	f04f 0300 	mov.w	r3, #0
 8006320:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006324:	4659      	mov	r1, fp
 8006326:	018b      	lsls	r3, r1, #6
 8006328:	4651      	mov	r1, sl
 800632a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800632e:	4651      	mov	r1, sl
 8006330:	018a      	lsls	r2, r1, #6
 8006332:	4651      	mov	r1, sl
 8006334:	ebb2 0801 	subs.w	r8, r2, r1
 8006338:	4659      	mov	r1, fp
 800633a:	eb63 0901 	sbc.w	r9, r3, r1
 800633e:	f04f 0200 	mov.w	r2, #0
 8006342:	f04f 0300 	mov.w	r3, #0
 8006346:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800634a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800634e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006352:	4690      	mov	r8, r2
 8006354:	4699      	mov	r9, r3
 8006356:	4623      	mov	r3, r4
 8006358:	eb18 0303 	adds.w	r3, r8, r3
 800635c:	60bb      	str	r3, [r7, #8]
 800635e:	462b      	mov	r3, r5
 8006360:	eb49 0303 	adc.w	r3, r9, r3
 8006364:	60fb      	str	r3, [r7, #12]
 8006366:	f04f 0200 	mov.w	r2, #0
 800636a:	f04f 0300 	mov.w	r3, #0
 800636e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006372:	4629      	mov	r1, r5
 8006374:	024b      	lsls	r3, r1, #9
 8006376:	4621      	mov	r1, r4
 8006378:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800637c:	4621      	mov	r1, r4
 800637e:	024a      	lsls	r2, r1, #9
 8006380:	4610      	mov	r0, r2
 8006382:	4619      	mov	r1, r3
 8006384:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006386:	2200      	movs	r2, #0
 8006388:	62bb      	str	r3, [r7, #40]	; 0x28
 800638a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800638c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006390:	f7f9 ff1a 	bl	80001c8 <__aeabi_uldivmod>
 8006394:	4602      	mov	r2, r0
 8006396:	460b      	mov	r3, r1
 8006398:	4613      	mov	r3, r2
 800639a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800639c:	e058      	b.n	8006450 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800639e:	4b38      	ldr	r3, [pc, #224]	; (8006480 <HAL_RCC_GetSysClockFreq+0x200>)
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	099b      	lsrs	r3, r3, #6
 80063a4:	2200      	movs	r2, #0
 80063a6:	4618      	mov	r0, r3
 80063a8:	4611      	mov	r1, r2
 80063aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80063ae:	623b      	str	r3, [r7, #32]
 80063b0:	2300      	movs	r3, #0
 80063b2:	627b      	str	r3, [r7, #36]	; 0x24
 80063b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80063b8:	4642      	mov	r2, r8
 80063ba:	464b      	mov	r3, r9
 80063bc:	f04f 0000 	mov.w	r0, #0
 80063c0:	f04f 0100 	mov.w	r1, #0
 80063c4:	0159      	lsls	r1, r3, #5
 80063c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80063ca:	0150      	lsls	r0, r2, #5
 80063cc:	4602      	mov	r2, r0
 80063ce:	460b      	mov	r3, r1
 80063d0:	4641      	mov	r1, r8
 80063d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80063d6:	4649      	mov	r1, r9
 80063d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80063dc:	f04f 0200 	mov.w	r2, #0
 80063e0:	f04f 0300 	mov.w	r3, #0
 80063e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80063e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80063ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80063f0:	ebb2 040a 	subs.w	r4, r2, sl
 80063f4:	eb63 050b 	sbc.w	r5, r3, fp
 80063f8:	f04f 0200 	mov.w	r2, #0
 80063fc:	f04f 0300 	mov.w	r3, #0
 8006400:	00eb      	lsls	r3, r5, #3
 8006402:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006406:	00e2      	lsls	r2, r4, #3
 8006408:	4614      	mov	r4, r2
 800640a:	461d      	mov	r5, r3
 800640c:	4643      	mov	r3, r8
 800640e:	18e3      	adds	r3, r4, r3
 8006410:	603b      	str	r3, [r7, #0]
 8006412:	464b      	mov	r3, r9
 8006414:	eb45 0303 	adc.w	r3, r5, r3
 8006418:	607b      	str	r3, [r7, #4]
 800641a:	f04f 0200 	mov.w	r2, #0
 800641e:	f04f 0300 	mov.w	r3, #0
 8006422:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006426:	4629      	mov	r1, r5
 8006428:	028b      	lsls	r3, r1, #10
 800642a:	4621      	mov	r1, r4
 800642c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006430:	4621      	mov	r1, r4
 8006432:	028a      	lsls	r2, r1, #10
 8006434:	4610      	mov	r0, r2
 8006436:	4619      	mov	r1, r3
 8006438:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800643a:	2200      	movs	r2, #0
 800643c:	61bb      	str	r3, [r7, #24]
 800643e:	61fa      	str	r2, [r7, #28]
 8006440:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006444:	f7f9 fec0 	bl	80001c8 <__aeabi_uldivmod>
 8006448:	4602      	mov	r2, r0
 800644a:	460b      	mov	r3, r1
 800644c:	4613      	mov	r3, r2
 800644e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006450:	4b0b      	ldr	r3, [pc, #44]	; (8006480 <HAL_RCC_GetSysClockFreq+0x200>)
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	0c1b      	lsrs	r3, r3, #16
 8006456:	f003 0303 	and.w	r3, r3, #3
 800645a:	3301      	adds	r3, #1
 800645c:	005b      	lsls	r3, r3, #1
 800645e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006460:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006462:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006464:	fbb2 f3f3 	udiv	r3, r2, r3
 8006468:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800646a:	e002      	b.n	8006472 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800646c:	4b05      	ldr	r3, [pc, #20]	; (8006484 <HAL_RCC_GetSysClockFreq+0x204>)
 800646e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006470:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006472:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006474:	4618      	mov	r0, r3
 8006476:	3750      	adds	r7, #80	; 0x50
 8006478:	46bd      	mov	sp, r7
 800647a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800647e:	bf00      	nop
 8006480:	40023800 	.word	0x40023800
 8006484:	00f42400 	.word	0x00f42400
 8006488:	007a1200 	.word	0x007a1200

0800648c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800648c:	b480      	push	{r7}
 800648e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006490:	4b03      	ldr	r3, [pc, #12]	; (80064a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006492:	681b      	ldr	r3, [r3, #0]
}
 8006494:	4618      	mov	r0, r3
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr
 800649e:	bf00      	nop
 80064a0:	2000041c 	.word	0x2000041c

080064a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80064a8:	f7ff fff0 	bl	800648c <HAL_RCC_GetHCLKFreq>
 80064ac:	4602      	mov	r2, r0
 80064ae:	4b05      	ldr	r3, [pc, #20]	; (80064c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	0a9b      	lsrs	r3, r3, #10
 80064b4:	f003 0307 	and.w	r3, r3, #7
 80064b8:	4903      	ldr	r1, [pc, #12]	; (80064c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80064ba:	5ccb      	ldrb	r3, [r1, r3]
 80064bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	40023800 	.word	0x40023800
 80064c8:	0805a11c 	.word	0x0805a11c

080064cc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b086      	sub	sp, #24
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80064d4:	2300      	movs	r3, #0
 80064d6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80064d8:	2300      	movs	r3, #0
 80064da:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f003 0301 	and.w	r3, r3, #1
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d105      	bne.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d035      	beq.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80064f4:	4b62      	ldr	r3, [pc, #392]	; (8006680 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80064f6:	2200      	movs	r2, #0
 80064f8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80064fa:	f7fb fdb7 	bl	800206c <HAL_GetTick>
 80064fe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006500:	e008      	b.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006502:	f7fb fdb3 	bl	800206c <HAL_GetTick>
 8006506:	4602      	mov	r2, r0
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	1ad3      	subs	r3, r2, r3
 800650c:	2b02      	cmp	r3, #2
 800650e:	d901      	bls.n	8006514 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006510:	2303      	movs	r3, #3
 8006512:	e0b0      	b.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006514:	4b5b      	ldr	r3, [pc, #364]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800651c:	2b00      	cmp	r3, #0
 800651e:	d1f0      	bne.n	8006502 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	019a      	lsls	r2, r3, #6
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	071b      	lsls	r3, r3, #28
 800652c:	4955      	ldr	r1, [pc, #340]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800652e:	4313      	orrs	r3, r2
 8006530:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006534:	4b52      	ldr	r3, [pc, #328]	; (8006680 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006536:	2201      	movs	r2, #1
 8006538:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800653a:	f7fb fd97 	bl	800206c <HAL_GetTick>
 800653e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006540:	e008      	b.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006542:	f7fb fd93 	bl	800206c <HAL_GetTick>
 8006546:	4602      	mov	r2, r0
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	1ad3      	subs	r3, r2, r3
 800654c:	2b02      	cmp	r3, #2
 800654e:	d901      	bls.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006550:	2303      	movs	r3, #3
 8006552:	e090      	b.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006554:	4b4b      	ldr	r3, [pc, #300]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800655c:	2b00      	cmp	r3, #0
 800655e:	d0f0      	beq.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f003 0302 	and.w	r3, r3, #2
 8006568:	2b00      	cmp	r3, #0
 800656a:	f000 8083 	beq.w	8006674 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800656e:	2300      	movs	r3, #0
 8006570:	60fb      	str	r3, [r7, #12]
 8006572:	4b44      	ldr	r3, [pc, #272]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006576:	4a43      	ldr	r2, [pc, #268]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006578:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800657c:	6413      	str	r3, [r2, #64]	; 0x40
 800657e:	4b41      	ldr	r3, [pc, #260]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006586:	60fb      	str	r3, [r7, #12]
 8006588:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800658a:	4b3f      	ldr	r3, [pc, #252]	; (8006688 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a3e      	ldr	r2, [pc, #248]	; (8006688 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006590:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006594:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006596:	f7fb fd69 	bl	800206c <HAL_GetTick>
 800659a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800659c:	e008      	b.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800659e:	f7fb fd65 	bl	800206c <HAL_GetTick>
 80065a2:	4602      	mov	r2, r0
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	1ad3      	subs	r3, r2, r3
 80065a8:	2b02      	cmp	r3, #2
 80065aa:	d901      	bls.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80065ac:	2303      	movs	r3, #3
 80065ae:	e062      	b.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80065b0:	4b35      	ldr	r3, [pc, #212]	; (8006688 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d0f0      	beq.n	800659e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80065bc:	4b31      	ldr	r3, [pc, #196]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065c4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d02f      	beq.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x160>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065d4:	693a      	ldr	r2, [r7, #16]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d028      	beq.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80065da:	4b2a      	ldr	r3, [pc, #168]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065e2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80065e4:	4b29      	ldr	r3, [pc, #164]	; (800668c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80065e6:	2201      	movs	r2, #1
 80065e8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80065ea:	4b28      	ldr	r3, [pc, #160]	; (800668c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80065ec:	2200      	movs	r2, #0
 80065ee:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80065f0:	4a24      	ldr	r2, [pc, #144]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80065f6:	4b23      	ldr	r3, [pc, #140]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065fa:	f003 0301 	and.w	r3, r3, #1
 80065fe:	2b01      	cmp	r3, #1
 8006600:	d114      	bne.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006602:	f7fb fd33 	bl	800206c <HAL_GetTick>
 8006606:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006608:	e00a      	b.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800660a:	f7fb fd2f 	bl	800206c <HAL_GetTick>
 800660e:	4602      	mov	r2, r0
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	1ad3      	subs	r3, r2, r3
 8006614:	f241 3288 	movw	r2, #5000	; 0x1388
 8006618:	4293      	cmp	r3, r2
 800661a:	d901      	bls.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800661c:	2303      	movs	r3, #3
 800661e:	e02a      	b.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006620:	4b18      	ldr	r3, [pc, #96]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006624:	f003 0302 	and.w	r3, r3, #2
 8006628:	2b00      	cmp	r3, #0
 800662a:	d0ee      	beq.n	800660a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	68db      	ldr	r3, [r3, #12]
 8006630:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006634:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006638:	d10d      	bne.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800663a:	4b12      	ldr	r3, [pc, #72]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800663c:	689b      	ldr	r3, [r3, #8]
 800663e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800664a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800664e:	490d      	ldr	r1, [pc, #52]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006650:	4313      	orrs	r3, r2
 8006652:	608b      	str	r3, [r1, #8]
 8006654:	e005      	b.n	8006662 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006656:	4b0b      	ldr	r3, [pc, #44]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	4a0a      	ldr	r2, [pc, #40]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800665c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006660:	6093      	str	r3, [r2, #8]
 8006662:	4b08      	ldr	r3, [pc, #32]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006664:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800666e:	4905      	ldr	r1, [pc, #20]	; (8006684 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006670:	4313      	orrs	r3, r2
 8006672:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006674:	2300      	movs	r3, #0
}
 8006676:	4618      	mov	r0, r3
 8006678:	3718      	adds	r7, #24
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
 800667e:	bf00      	nop
 8006680:	42470068 	.word	0x42470068
 8006684:	40023800 	.word	0x40023800
 8006688:	40007000 	.word	0x40007000
 800668c:	42470e40 	.word	0x42470e40

08006690 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006690:	b480      	push	{r7}
 8006692:	b085      	sub	sp, #20
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2203      	movs	r2, #3
 800669c:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800669e:	4b11      	ldr	r3, [pc, #68]	; (80066e4 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80066a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80066a4:	099b      	lsrs	r3, r3, #6
 80066a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80066ae:	4b0d      	ldr	r3, [pc, #52]	; (80066e4 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80066b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80066b4:	0f1b      	lsrs	r3, r3, #28
 80066b6:	f003 0207 	and.w	r2, r3, #7
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 80066be:	4b09      	ldr	r3, [pc, #36]	; (80066e4 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 80066c6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 80066c8:	4b06      	ldr	r3, [pc, #24]	; (80066e4 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 80066ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066cc:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	431a      	orrs	r2, r3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 80066d8:	bf00      	nop
 80066da:	3714      	adds	r7, #20
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr
 80066e4:	40023800 	.word	0x40023800

080066e8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b087      	sub	sp, #28
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80066f0:	2300      	movs	r3, #0
 80066f2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80066f4:	2300      	movs	r3, #0
 80066f6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80066f8:	2300      	movs	r3, #0
 80066fa:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80066fc:	2300      	movs	r3, #0
 80066fe:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2b01      	cmp	r3, #1
 8006704:	d13e      	bne.n	8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006706:	4b23      	ldr	r3, [pc, #140]	; (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800670e:	60fb      	str	r3, [r7, #12]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d005      	beq.n	8006722 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2b01      	cmp	r3, #1
 800671a:	d12f      	bne.n	800677c <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800671c:	4b1e      	ldr	r3, [pc, #120]	; (8006798 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800671e:	617b      	str	r3, [r7, #20]
          break;
 8006720:	e02f      	b.n	8006782 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006722:	4b1c      	ldr	r3, [pc, #112]	; (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800672a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800672e:	d108      	bne.n	8006742 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006730:	4b18      	ldr	r3, [pc, #96]	; (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006738:	4a18      	ldr	r2, [pc, #96]	; (800679c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800673a:	fbb2 f3f3 	udiv	r3, r2, r3
 800673e:	613b      	str	r3, [r7, #16]
 8006740:	e007      	b.n	8006752 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006742:	4b14      	ldr	r3, [pc, #80]	; (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800674a:	4a15      	ldr	r2, [pc, #84]	; (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800674c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006750:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006752:	4b10      	ldr	r3, [pc, #64]	; (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006754:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006758:	099b      	lsrs	r3, r3, #6
 800675a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	fb02 f303 	mul.w	r3, r2, r3
 8006764:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006766:	4b0b      	ldr	r3, [pc, #44]	; (8006794 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8006768:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800676c:	0f1b      	lsrs	r3, r3, #28
 800676e:	f003 0307 	and.w	r3, r3, #7
 8006772:	68ba      	ldr	r2, [r7, #8]
 8006774:	fbb2 f3f3 	udiv	r3, r2, r3
 8006778:	617b      	str	r3, [r7, #20]
          break;
 800677a:	e002      	b.n	8006782 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800677c:	2300      	movs	r3, #0
 800677e:	617b      	str	r3, [r7, #20]
          break;
 8006780:	bf00      	nop
        }
      }
      break;
 8006782:	bf00      	nop
    }
  }
  return frequency;
 8006784:	697b      	ldr	r3, [r7, #20]
}
 8006786:	4618      	mov	r0, r3
 8006788:	371c      	adds	r7, #28
 800678a:	46bd      	mov	sp, r7
 800678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006790:	4770      	bx	lr
 8006792:	bf00      	nop
 8006794:	40023800 	.word	0x40023800
 8006798:	00bb8000 	.word	0x00bb8000
 800679c:	007a1200 	.word	0x007a1200
 80067a0:	00f42400 	.word	0x00f42400

080067a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b082      	sub	sp, #8
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d101      	bne.n	80067b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80067b2:	2301      	movs	r3, #1
 80067b4:	e07b      	b.n	80068ae <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d108      	bne.n	80067d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067c6:	d009      	beq.n	80067dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	61da      	str	r2, [r3, #28]
 80067ce:	e005      	b.n	80067dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2200      	movs	r2, #0
 80067d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2200      	movs	r2, #0
 80067da:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80067e8:	b2db      	uxtb	r3, r3
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d106      	bne.n	80067fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f7fa fbfc 	bl	8000ff4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2202      	movs	r2, #2
 8006800:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006812:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006824:	431a      	orrs	r2, r3
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	68db      	ldr	r3, [r3, #12]
 800682a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800682e:	431a      	orrs	r2, r3
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	691b      	ldr	r3, [r3, #16]
 8006834:	f003 0302 	and.w	r3, r3, #2
 8006838:	431a      	orrs	r2, r3
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	695b      	ldr	r3, [r3, #20]
 800683e:	f003 0301 	and.w	r3, r3, #1
 8006842:	431a      	orrs	r2, r3
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	699b      	ldr	r3, [r3, #24]
 8006848:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800684c:	431a      	orrs	r2, r3
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	69db      	ldr	r3, [r3, #28]
 8006852:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006856:	431a      	orrs	r2, r3
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6a1b      	ldr	r3, [r3, #32]
 800685c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006860:	ea42 0103 	orr.w	r1, r2, r3
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006868:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	430a      	orrs	r2, r1
 8006872:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	699b      	ldr	r3, [r3, #24]
 8006878:	0c1b      	lsrs	r3, r3, #16
 800687a:	f003 0104 	and.w	r1, r3, #4
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006882:	f003 0210 	and.w	r2, r3, #16
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	430a      	orrs	r2, r1
 800688c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	69da      	ldr	r2, [r3, #28]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800689c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2200      	movs	r2, #0
 80068a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80068ac:	2300      	movs	r3, #0
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3708      	adds	r7, #8
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}

080068b6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80068b6:	b084      	sub	sp, #16
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	f107 001c 	add.w	r0, r7, #28
 80068c4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80068c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d122      	bne.n	8006914 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068d2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	68db      	ldr	r3, [r3, #12]
 80068de:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80068e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	68db      	ldr	r3, [r3, #12]
 80068ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80068f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d105      	bne.n	8006908 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	68db      	ldr	r3, [r3, #12]
 8006900:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f000 fdbf 	bl	800748c <USB_CoreReset>
 800690e:	4603      	mov	r3, r0
 8006910:	73fb      	strb	r3, [r7, #15]
 8006912:	e01a      	b.n	800694a <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	68db      	ldr	r3, [r3, #12]
 8006918:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f000 fdb3 	bl	800748c <USB_CoreReset>
 8006926:	4603      	mov	r3, r0
 8006928:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800692a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800692c:	2b00      	cmp	r3, #0
 800692e:	d106      	bne.n	800693e <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006934:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	639a      	str	r2, [r3, #56]	; 0x38
 800693c:	e005      	b.n	800694a <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006942:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800694a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800694c:	2b01      	cmp	r3, #1
 800694e:	d10b      	bne.n	8006968 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	689b      	ldr	r3, [r3, #8]
 8006954:	f043 0206 	orr.w	r2, r3, #6
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	f043 0220 	orr.w	r2, r3, #32
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006968:	7bfb      	ldrb	r3, [r7, #15]
}
 800696a:	4618      	mov	r0, r3
 800696c:	3710      	adds	r7, #16
 800696e:	46bd      	mov	sp, r7
 8006970:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006974:	b004      	add	sp, #16
 8006976:	4770      	bx	lr

08006978 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006978:	b480      	push	{r7}
 800697a:	b087      	sub	sp, #28
 800697c:	af00      	add	r7, sp, #0
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	4613      	mov	r3, r2
 8006984:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006986:	79fb      	ldrb	r3, [r7, #7]
 8006988:	2b02      	cmp	r3, #2
 800698a:	d165      	bne.n	8006a58 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	4a41      	ldr	r2, [pc, #260]	; (8006a94 <USB_SetTurnaroundTime+0x11c>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d906      	bls.n	80069a2 <USB_SetTurnaroundTime+0x2a>
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	4a40      	ldr	r2, [pc, #256]	; (8006a98 <USB_SetTurnaroundTime+0x120>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d202      	bcs.n	80069a2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800699c:	230f      	movs	r3, #15
 800699e:	617b      	str	r3, [r7, #20]
 80069a0:	e062      	b.n	8006a68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	4a3c      	ldr	r2, [pc, #240]	; (8006a98 <USB_SetTurnaroundTime+0x120>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d306      	bcc.n	80069b8 <USB_SetTurnaroundTime+0x40>
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	4a3b      	ldr	r2, [pc, #236]	; (8006a9c <USB_SetTurnaroundTime+0x124>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d202      	bcs.n	80069b8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80069b2:	230e      	movs	r3, #14
 80069b4:	617b      	str	r3, [r7, #20]
 80069b6:	e057      	b.n	8006a68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	4a38      	ldr	r2, [pc, #224]	; (8006a9c <USB_SetTurnaroundTime+0x124>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d306      	bcc.n	80069ce <USB_SetTurnaroundTime+0x56>
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	4a37      	ldr	r2, [pc, #220]	; (8006aa0 <USB_SetTurnaroundTime+0x128>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d202      	bcs.n	80069ce <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80069c8:	230d      	movs	r3, #13
 80069ca:	617b      	str	r3, [r7, #20]
 80069cc:	e04c      	b.n	8006a68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	4a33      	ldr	r2, [pc, #204]	; (8006aa0 <USB_SetTurnaroundTime+0x128>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d306      	bcc.n	80069e4 <USB_SetTurnaroundTime+0x6c>
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	4a32      	ldr	r2, [pc, #200]	; (8006aa4 <USB_SetTurnaroundTime+0x12c>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d802      	bhi.n	80069e4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80069de:	230c      	movs	r3, #12
 80069e0:	617b      	str	r3, [r7, #20]
 80069e2:	e041      	b.n	8006a68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	4a2f      	ldr	r2, [pc, #188]	; (8006aa4 <USB_SetTurnaroundTime+0x12c>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d906      	bls.n	80069fa <USB_SetTurnaroundTime+0x82>
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	4a2e      	ldr	r2, [pc, #184]	; (8006aa8 <USB_SetTurnaroundTime+0x130>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d802      	bhi.n	80069fa <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80069f4:	230b      	movs	r3, #11
 80069f6:	617b      	str	r3, [r7, #20]
 80069f8:	e036      	b.n	8006a68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	4a2a      	ldr	r2, [pc, #168]	; (8006aa8 <USB_SetTurnaroundTime+0x130>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d906      	bls.n	8006a10 <USB_SetTurnaroundTime+0x98>
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	4a29      	ldr	r2, [pc, #164]	; (8006aac <USB_SetTurnaroundTime+0x134>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d802      	bhi.n	8006a10 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006a0a:	230a      	movs	r3, #10
 8006a0c:	617b      	str	r3, [r7, #20]
 8006a0e:	e02b      	b.n	8006a68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	4a26      	ldr	r2, [pc, #152]	; (8006aac <USB_SetTurnaroundTime+0x134>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d906      	bls.n	8006a26 <USB_SetTurnaroundTime+0xae>
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	4a25      	ldr	r2, [pc, #148]	; (8006ab0 <USB_SetTurnaroundTime+0x138>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d202      	bcs.n	8006a26 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006a20:	2309      	movs	r3, #9
 8006a22:	617b      	str	r3, [r7, #20]
 8006a24:	e020      	b.n	8006a68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	4a21      	ldr	r2, [pc, #132]	; (8006ab0 <USB_SetTurnaroundTime+0x138>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d306      	bcc.n	8006a3c <USB_SetTurnaroundTime+0xc4>
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	4a20      	ldr	r2, [pc, #128]	; (8006ab4 <USB_SetTurnaroundTime+0x13c>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d802      	bhi.n	8006a3c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006a36:	2308      	movs	r3, #8
 8006a38:	617b      	str	r3, [r7, #20]
 8006a3a:	e015      	b.n	8006a68 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	4a1d      	ldr	r2, [pc, #116]	; (8006ab4 <USB_SetTurnaroundTime+0x13c>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d906      	bls.n	8006a52 <USB_SetTurnaroundTime+0xda>
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	4a1c      	ldr	r2, [pc, #112]	; (8006ab8 <USB_SetTurnaroundTime+0x140>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d202      	bcs.n	8006a52 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006a4c:	2307      	movs	r3, #7
 8006a4e:	617b      	str	r3, [r7, #20]
 8006a50:	e00a      	b.n	8006a68 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006a52:	2306      	movs	r3, #6
 8006a54:	617b      	str	r3, [r7, #20]
 8006a56:	e007      	b.n	8006a68 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006a58:	79fb      	ldrb	r3, [r7, #7]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d102      	bne.n	8006a64 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006a5e:	2309      	movs	r3, #9
 8006a60:	617b      	str	r3, [r7, #20]
 8006a62:	e001      	b.n	8006a68 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006a64:	2309      	movs	r3, #9
 8006a66:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	68db      	ldr	r3, [r3, #12]
 8006a6c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	68da      	ldr	r2, [r3, #12]
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	029b      	lsls	r3, r3, #10
 8006a7c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006a80:	431a      	orrs	r2, r3
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006a86:	2300      	movs	r3, #0
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	371c      	adds	r7, #28
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr
 8006a94:	00d8acbf 	.word	0x00d8acbf
 8006a98:	00e4e1c0 	.word	0x00e4e1c0
 8006a9c:	00f42400 	.word	0x00f42400
 8006aa0:	01067380 	.word	0x01067380
 8006aa4:	011a499f 	.word	0x011a499f
 8006aa8:	01312cff 	.word	0x01312cff
 8006aac:	014ca43f 	.word	0x014ca43f
 8006ab0:	016e3600 	.word	0x016e3600
 8006ab4:	01a6ab1f 	.word	0x01a6ab1f
 8006ab8:	01e84800 	.word	0x01e84800

08006abc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b083      	sub	sp, #12
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	f023 0201 	bic.w	r2, r3, #1
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	370c      	adds	r7, #12
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006adc:	4770      	bx	lr

08006ade <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006ade:	b580      	push	{r7, lr}
 8006ae0:	b084      	sub	sp, #16
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	6078      	str	r0, [r7, #4]
 8006ae6:	460b      	mov	r3, r1
 8006ae8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006aea:	2300      	movs	r3, #0
 8006aec:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	68db      	ldr	r3, [r3, #12]
 8006af2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006afa:	78fb      	ldrb	r3, [r7, #3]
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d115      	bne.n	8006b2c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	68db      	ldr	r3, [r3, #12]
 8006b04:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006b0c:	2001      	movs	r0, #1
 8006b0e:	f7fb fab9 	bl	8002084 <HAL_Delay>
      ms++;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	3301      	adds	r3, #1
 8006b16:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 fc27 	bl	800736c <USB_GetMode>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d01e      	beq.n	8006b62 <USB_SetCurrentMode+0x84>
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	2b31      	cmp	r3, #49	; 0x31
 8006b28:	d9f0      	bls.n	8006b0c <USB_SetCurrentMode+0x2e>
 8006b2a:	e01a      	b.n	8006b62 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006b2c:	78fb      	ldrb	r3, [r7, #3]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d115      	bne.n	8006b5e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006b3e:	2001      	movs	r0, #1
 8006b40:	f7fb faa0 	bl	8002084 <HAL_Delay>
      ms++;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	3301      	adds	r3, #1
 8006b48:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f000 fc0e 	bl	800736c <USB_GetMode>
 8006b50:	4603      	mov	r3, r0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d005      	beq.n	8006b62 <USB_SetCurrentMode+0x84>
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2b31      	cmp	r3, #49	; 0x31
 8006b5a:	d9f0      	bls.n	8006b3e <USB_SetCurrentMode+0x60>
 8006b5c:	e001      	b.n	8006b62 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	e005      	b.n	8006b6e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2b32      	cmp	r3, #50	; 0x32
 8006b66:	d101      	bne.n	8006b6c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	e000      	b.n	8006b6e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006b6c:	2300      	movs	r3, #0
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3710      	adds	r7, #16
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
	...

08006b78 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b78:	b084      	sub	sp, #16
 8006b7a:	b580      	push	{r7, lr}
 8006b7c:	b086      	sub	sp, #24
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
 8006b82:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006b86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006b92:	2300      	movs	r3, #0
 8006b94:	613b      	str	r3, [r7, #16]
 8006b96:	e009      	b.n	8006bac <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006b98:	687a      	ldr	r2, [r7, #4]
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	3340      	adds	r3, #64	; 0x40
 8006b9e:	009b      	lsls	r3, r3, #2
 8006ba0:	4413      	add	r3, r2
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	3301      	adds	r3, #1
 8006baa:	613b      	str	r3, [r7, #16]
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	2b0e      	cmp	r3, #14
 8006bb0:	d9f2      	bls.n	8006b98 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006bb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d11c      	bne.n	8006bf2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	68fa      	ldr	r2, [r7, #12]
 8006bc2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006bc6:	f043 0302 	orr.w	r3, r3, #2
 8006bca:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bd0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bdc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	639a      	str	r2, [r3, #56]	; 0x38
 8006bf0:	e00b      	b.n	8006c0a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bf6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c02:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006c10:	461a      	mov	r2, r3
 8006c12:	2300      	movs	r3, #0
 8006c14:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c1c:	4619      	mov	r1, r3
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c24:	461a      	mov	r2, r3
 8006c26:	680b      	ldr	r3, [r1, #0]
 8006c28:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006c2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c2c:	2b01      	cmp	r3, #1
 8006c2e:	d10c      	bne.n	8006c4a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d104      	bne.n	8006c40 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006c36:	2100      	movs	r1, #0
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f000 f965 	bl	8006f08 <USB_SetDevSpeed>
 8006c3e:	e008      	b.n	8006c52 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006c40:	2101      	movs	r1, #1
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 f960 	bl	8006f08 <USB_SetDevSpeed>
 8006c48:	e003      	b.n	8006c52 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006c4a:	2103      	movs	r1, #3
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 f95b 	bl	8006f08 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006c52:	2110      	movs	r1, #16
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	f000 f8f3 	bl	8006e40 <USB_FlushTxFifo>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d001      	beq.n	8006c64 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006c60:	2301      	movs	r3, #1
 8006c62:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f000 f91f 	bl	8006ea8 <USB_FlushRxFifo>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d001      	beq.n	8006c74 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006c70:	2301      	movs	r3, #1
 8006c72:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c7a:	461a      	mov	r2, r3
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c86:	461a      	mov	r2, r3
 8006c88:	2300      	movs	r3, #0
 8006c8a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c92:	461a      	mov	r2, r3
 8006c94:	2300      	movs	r3, #0
 8006c96:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c98:	2300      	movs	r3, #0
 8006c9a:	613b      	str	r3, [r7, #16]
 8006c9c:	e043      	b.n	8006d26 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006c9e:	693b      	ldr	r3, [r7, #16]
 8006ca0:	015a      	lsls	r2, r3, #5
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	4413      	add	r3, r2
 8006ca6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006cb0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006cb4:	d118      	bne.n	8006ce8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d10a      	bne.n	8006cd2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	015a      	lsls	r2, r3, #5
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	4413      	add	r3, r2
 8006cc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cc8:	461a      	mov	r2, r3
 8006cca:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006cce:	6013      	str	r3, [r2, #0]
 8006cd0:	e013      	b.n	8006cfa <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	015a      	lsls	r2, r3, #5
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	4413      	add	r3, r2
 8006cda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cde:	461a      	mov	r2, r3
 8006ce0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006ce4:	6013      	str	r3, [r2, #0]
 8006ce6:	e008      	b.n	8006cfa <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	015a      	lsls	r2, r3, #5
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	4413      	add	r3, r2
 8006cf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cf4:	461a      	mov	r2, r3
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	015a      	lsls	r2, r3, #5
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	4413      	add	r3, r2
 8006d02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d06:	461a      	mov	r2, r3
 8006d08:	2300      	movs	r3, #0
 8006d0a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	015a      	lsls	r2, r3, #5
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	4413      	add	r3, r2
 8006d14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d18:	461a      	mov	r2, r3
 8006d1a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006d1e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	3301      	adds	r3, #1
 8006d24:	613b      	str	r3, [r7, #16]
 8006d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d28:	693a      	ldr	r2, [r7, #16]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d3b7      	bcc.n	8006c9e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d2e:	2300      	movs	r3, #0
 8006d30:	613b      	str	r3, [r7, #16]
 8006d32:	e043      	b.n	8006dbc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	015a      	lsls	r2, r3, #5
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	4413      	add	r3, r2
 8006d3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006d46:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d4a:	d118      	bne.n	8006d7e <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d10a      	bne.n	8006d68 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006d52:	693b      	ldr	r3, [r7, #16]
 8006d54:	015a      	lsls	r2, r3, #5
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	4413      	add	r3, r2
 8006d5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d5e:	461a      	mov	r2, r3
 8006d60:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006d64:	6013      	str	r3, [r2, #0]
 8006d66:	e013      	b.n	8006d90 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	015a      	lsls	r2, r3, #5
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	4413      	add	r3, r2
 8006d70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d74:	461a      	mov	r2, r3
 8006d76:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006d7a:	6013      	str	r3, [r2, #0]
 8006d7c:	e008      	b.n	8006d90 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	015a      	lsls	r2, r3, #5
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	4413      	add	r3, r2
 8006d86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d8a:	461a      	mov	r2, r3
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	015a      	lsls	r2, r3, #5
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	4413      	add	r3, r2
 8006d98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	2300      	movs	r3, #0
 8006da0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	015a      	lsls	r2, r3, #5
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	4413      	add	r3, r2
 8006daa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006dae:	461a      	mov	r2, r3
 8006db0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006db4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	3301      	adds	r3, #1
 8006dba:	613b      	str	r3, [r7, #16]
 8006dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dbe:	693a      	ldr	r2, [r7, #16]
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d3b7      	bcc.n	8006d34 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006dca:	691b      	ldr	r3, [r3, #16]
 8006dcc:	68fa      	ldr	r2, [r7, #12]
 8006dce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006dd2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006dd6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006de4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d105      	bne.n	8006df8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	699b      	ldr	r3, [r3, #24]
 8006df0:	f043 0210 	orr.w	r2, r3, #16
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	699a      	ldr	r2, [r3, #24]
 8006dfc:	4b0f      	ldr	r3, [pc, #60]	; (8006e3c <USB_DevInit+0x2c4>)
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006e04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d005      	beq.n	8006e16 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	699b      	ldr	r3, [r3, #24]
 8006e0e:	f043 0208 	orr.w	r2, r3, #8
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006e16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e18:	2b01      	cmp	r3, #1
 8006e1a:	d107      	bne.n	8006e2c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	699b      	ldr	r3, [r3, #24]
 8006e20:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006e24:	f043 0304 	orr.w	r3, r3, #4
 8006e28:	687a      	ldr	r2, [r7, #4]
 8006e2a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006e2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3718      	adds	r7, #24
 8006e32:	46bd      	mov	sp, r7
 8006e34:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006e38:	b004      	add	sp, #16
 8006e3a:	4770      	bx	lr
 8006e3c:	803c3800 	.word	0x803c3800

08006e40 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b085      	sub	sp, #20
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
 8006e48:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	3301      	adds	r3, #1
 8006e52:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	4a13      	ldr	r2, [pc, #76]	; (8006ea4 <USB_FlushTxFifo+0x64>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d901      	bls.n	8006e60 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	e01b      	b.n	8006e98 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	691b      	ldr	r3, [r3, #16]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	daf2      	bge.n	8006e4e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	019b      	lsls	r3, r3, #6
 8006e70:	f043 0220 	orr.w	r2, r3, #32
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	3301      	adds	r3, #1
 8006e7c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	4a08      	ldr	r2, [pc, #32]	; (8006ea4 <USB_FlushTxFifo+0x64>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d901      	bls.n	8006e8a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006e86:	2303      	movs	r3, #3
 8006e88:	e006      	b.n	8006e98 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	f003 0320 	and.w	r3, r3, #32
 8006e92:	2b20      	cmp	r3, #32
 8006e94:	d0f0      	beq.n	8006e78 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006e96:	2300      	movs	r3, #0
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	3714      	adds	r7, #20
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea2:	4770      	bx	lr
 8006ea4:	00030d40 	.word	0x00030d40

08006ea8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b085      	sub	sp, #20
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	3301      	adds	r3, #1
 8006eb8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	4a11      	ldr	r2, [pc, #68]	; (8006f04 <USB_FlushRxFifo+0x5c>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d901      	bls.n	8006ec6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006ec2:	2303      	movs	r3, #3
 8006ec4:	e018      	b.n	8006ef8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	691b      	ldr	r3, [r3, #16]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	daf2      	bge.n	8006eb4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2210      	movs	r2, #16
 8006ed6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	3301      	adds	r3, #1
 8006edc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	4a08      	ldr	r2, [pc, #32]	; (8006f04 <USB_FlushRxFifo+0x5c>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d901      	bls.n	8006eea <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	e006      	b.n	8006ef8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	691b      	ldr	r3, [r3, #16]
 8006eee:	f003 0310 	and.w	r3, r3, #16
 8006ef2:	2b10      	cmp	r3, #16
 8006ef4:	d0f0      	beq.n	8006ed8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006ef6:	2300      	movs	r3, #0
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	3714      	adds	r7, #20
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr
 8006f04:	00030d40 	.word	0x00030d40

08006f08 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b085      	sub	sp, #20
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	460b      	mov	r3, r1
 8006f12:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f1e:	681a      	ldr	r2, [r3, #0]
 8006f20:	78fb      	ldrb	r3, [r7, #3]
 8006f22:	68f9      	ldr	r1, [r7, #12]
 8006f24:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006f2c:	2300      	movs	r3, #0
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3714      	adds	r7, #20
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr

08006f3a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006f3a:	b480      	push	{r7}
 8006f3c:	b087      	sub	sp, #28
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	f003 0306 	and.w	r3, r3, #6
 8006f52:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d102      	bne.n	8006f60 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	75fb      	strb	r3, [r7, #23]
 8006f5e:	e00a      	b.n	8006f76 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2b02      	cmp	r3, #2
 8006f64:	d002      	beq.n	8006f6c <USB_GetDevSpeed+0x32>
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2b06      	cmp	r3, #6
 8006f6a:	d102      	bne.n	8006f72 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006f6c:	2302      	movs	r3, #2
 8006f6e:	75fb      	strb	r3, [r7, #23]
 8006f70:	e001      	b.n	8006f76 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006f72:	230f      	movs	r3, #15
 8006f74:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006f76:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	371c      	adds	r7, #28
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr

08006f84 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b087      	sub	sp, #28
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006f92:	2300      	movs	r3, #0
 8006f94:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	785b      	ldrb	r3, [r3, #1]
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	d14a      	bne.n	8007038 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	015a      	lsls	r2, r3, #5
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	4413      	add	r3, r2
 8006fac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006fb6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006fba:	f040 8086 	bne.w	80070ca <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	781b      	ldrb	r3, [r3, #0]
 8006fc2:	015a      	lsls	r2, r3, #5
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	4413      	add	r3, r2
 8006fc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	683a      	ldr	r2, [r7, #0]
 8006fd0:	7812      	ldrb	r2, [r2, #0]
 8006fd2:	0151      	lsls	r1, r2, #5
 8006fd4:	693a      	ldr	r2, [r7, #16]
 8006fd6:	440a      	add	r2, r1
 8006fd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006fdc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006fe0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	781b      	ldrb	r3, [r3, #0]
 8006fe6:	015a      	lsls	r2, r3, #5
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	4413      	add	r3, r2
 8006fec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	683a      	ldr	r2, [r7, #0]
 8006ff4:	7812      	ldrb	r2, [r2, #0]
 8006ff6:	0151      	lsls	r1, r2, #5
 8006ff8:	693a      	ldr	r2, [r7, #16]
 8006ffa:	440a      	add	r2, r1
 8006ffc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007000:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007004:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	3301      	adds	r3, #1
 800700a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f242 7210 	movw	r2, #10000	; 0x2710
 8007012:	4293      	cmp	r3, r2
 8007014:	d902      	bls.n	800701c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	75fb      	strb	r3, [r7, #23]
          break;
 800701a:	e056      	b.n	80070ca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	781b      	ldrb	r3, [r3, #0]
 8007020:	015a      	lsls	r2, r3, #5
 8007022:	693b      	ldr	r3, [r7, #16]
 8007024:	4413      	add	r3, r2
 8007026:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007030:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007034:	d0e7      	beq.n	8007006 <USB_EPStopXfer+0x82>
 8007036:	e048      	b.n	80070ca <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	781b      	ldrb	r3, [r3, #0]
 800703c:	015a      	lsls	r2, r3, #5
 800703e:	693b      	ldr	r3, [r7, #16]
 8007040:	4413      	add	r3, r2
 8007042:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800704c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007050:	d13b      	bne.n	80070ca <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	781b      	ldrb	r3, [r3, #0]
 8007056:	015a      	lsls	r2, r3, #5
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	4413      	add	r3, r2
 800705c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	683a      	ldr	r2, [r7, #0]
 8007064:	7812      	ldrb	r2, [r2, #0]
 8007066:	0151      	lsls	r1, r2, #5
 8007068:	693a      	ldr	r2, [r7, #16]
 800706a:	440a      	add	r2, r1
 800706c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007070:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007074:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	781b      	ldrb	r3, [r3, #0]
 800707a:	015a      	lsls	r2, r3, #5
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	4413      	add	r3, r2
 8007080:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	683a      	ldr	r2, [r7, #0]
 8007088:	7812      	ldrb	r2, [r2, #0]
 800708a:	0151      	lsls	r1, r2, #5
 800708c:	693a      	ldr	r2, [r7, #16]
 800708e:	440a      	add	r2, r1
 8007090:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007094:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007098:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	3301      	adds	r3, #1
 800709e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f242 7210 	movw	r2, #10000	; 0x2710
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d902      	bls.n	80070b0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	75fb      	strb	r3, [r7, #23]
          break;
 80070ae:	e00c      	b.n	80070ca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	781b      	ldrb	r3, [r3, #0]
 80070b4:	015a      	lsls	r2, r3, #5
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	4413      	add	r3, r2
 80070ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80070c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80070c8:	d0e7      	beq.n	800709a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80070ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	371c      	adds	r7, #28
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr

080070d8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80070d8:	b480      	push	{r7}
 80070da:	b089      	sub	sp, #36	; 0x24
 80070dc:	af00      	add	r7, sp, #0
 80070de:	60f8      	str	r0, [r7, #12]
 80070e0:	60b9      	str	r1, [r7, #8]
 80070e2:	4611      	mov	r1, r2
 80070e4:	461a      	mov	r2, r3
 80070e6:	460b      	mov	r3, r1
 80070e8:	71fb      	strb	r3, [r7, #7]
 80070ea:	4613      	mov	r3, r2
 80070ec:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80070f6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d123      	bne.n	8007146 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80070fe:	88bb      	ldrh	r3, [r7, #4]
 8007100:	3303      	adds	r3, #3
 8007102:	089b      	lsrs	r3, r3, #2
 8007104:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007106:	2300      	movs	r3, #0
 8007108:	61bb      	str	r3, [r7, #24]
 800710a:	e018      	b.n	800713e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800710c:	79fb      	ldrb	r3, [r7, #7]
 800710e:	031a      	lsls	r2, r3, #12
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	4413      	add	r3, r2
 8007114:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007118:	461a      	mov	r2, r3
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007120:	69fb      	ldr	r3, [r7, #28]
 8007122:	3301      	adds	r3, #1
 8007124:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	3301      	adds	r3, #1
 800712a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800712c:	69fb      	ldr	r3, [r7, #28]
 800712e:	3301      	adds	r3, #1
 8007130:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007132:	69fb      	ldr	r3, [r7, #28]
 8007134:	3301      	adds	r3, #1
 8007136:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007138:	69bb      	ldr	r3, [r7, #24]
 800713a:	3301      	adds	r3, #1
 800713c:	61bb      	str	r3, [r7, #24]
 800713e:	69ba      	ldr	r2, [r7, #24]
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	429a      	cmp	r2, r3
 8007144:	d3e2      	bcc.n	800710c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007146:	2300      	movs	r3, #0
}
 8007148:	4618      	mov	r0, r3
 800714a:	3724      	adds	r7, #36	; 0x24
 800714c:	46bd      	mov	sp, r7
 800714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007152:	4770      	bx	lr

08007154 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007154:	b480      	push	{r7}
 8007156:	b08b      	sub	sp, #44	; 0x2c
 8007158:	af00      	add	r7, sp, #0
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	4613      	mov	r3, r2
 8007160:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800716a:	88fb      	ldrh	r3, [r7, #6]
 800716c:	089b      	lsrs	r3, r3, #2
 800716e:	b29b      	uxth	r3, r3
 8007170:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007172:	88fb      	ldrh	r3, [r7, #6]
 8007174:	f003 0303 	and.w	r3, r3, #3
 8007178:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800717a:	2300      	movs	r3, #0
 800717c:	623b      	str	r3, [r7, #32]
 800717e:	e014      	b.n	80071aa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007180:	69bb      	ldr	r3, [r7, #24]
 8007182:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800718a:	601a      	str	r2, [r3, #0]
    pDest++;
 800718c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800718e:	3301      	adds	r3, #1
 8007190:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007194:	3301      	adds	r3, #1
 8007196:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800719a:	3301      	adds	r3, #1
 800719c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800719e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a0:	3301      	adds	r3, #1
 80071a2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80071a4:	6a3b      	ldr	r3, [r7, #32]
 80071a6:	3301      	adds	r3, #1
 80071a8:	623b      	str	r3, [r7, #32]
 80071aa:	6a3a      	ldr	r2, [r7, #32]
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d3e6      	bcc.n	8007180 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80071b2:	8bfb      	ldrh	r3, [r7, #30]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d01e      	beq.n	80071f6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80071b8:	2300      	movs	r3, #0
 80071ba:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80071bc:	69bb      	ldr	r3, [r7, #24]
 80071be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80071c2:	461a      	mov	r2, r3
 80071c4:	f107 0310 	add.w	r3, r7, #16
 80071c8:	6812      	ldr	r2, [r2, #0]
 80071ca:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80071cc:	693a      	ldr	r2, [r7, #16]
 80071ce:	6a3b      	ldr	r3, [r7, #32]
 80071d0:	b2db      	uxtb	r3, r3
 80071d2:	00db      	lsls	r3, r3, #3
 80071d4:	fa22 f303 	lsr.w	r3, r2, r3
 80071d8:	b2da      	uxtb	r2, r3
 80071da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071dc:	701a      	strb	r2, [r3, #0]
      i++;
 80071de:	6a3b      	ldr	r3, [r7, #32]
 80071e0:	3301      	adds	r3, #1
 80071e2:	623b      	str	r3, [r7, #32]
      pDest++;
 80071e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e6:	3301      	adds	r3, #1
 80071e8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80071ea:	8bfb      	ldrh	r3, [r7, #30]
 80071ec:	3b01      	subs	r3, #1
 80071ee:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80071f0:	8bfb      	ldrh	r3, [r7, #30]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d1ea      	bne.n	80071cc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80071f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	372c      	adds	r7, #44	; 0x2c
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr

08007204 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007204:	b480      	push	{r7}
 8007206:	b085      	sub	sp, #20
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	68fa      	ldr	r2, [r7, #12]
 800721a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800721e:	f023 0303 	bic.w	r3, r3, #3
 8007222:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800722a:	685b      	ldr	r3, [r3, #4]
 800722c:	68fa      	ldr	r2, [r7, #12]
 800722e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007232:	f043 0302 	orr.w	r3, r3, #2
 8007236:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007238:	2300      	movs	r3, #0
}
 800723a:	4618      	mov	r0, r3
 800723c:	3714      	adds	r7, #20
 800723e:	46bd      	mov	sp, r7
 8007240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007244:	4770      	bx	lr

08007246 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007246:	b480      	push	{r7}
 8007248:	b085      	sub	sp, #20
 800724a:	af00      	add	r7, sp, #0
 800724c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	695b      	ldr	r3, [r3, #20]
 8007252:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	699b      	ldr	r3, [r3, #24]
 8007258:	68fa      	ldr	r2, [r7, #12]
 800725a:	4013      	ands	r3, r2
 800725c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800725e:	68fb      	ldr	r3, [r7, #12]
}
 8007260:	4618      	mov	r0, r3
 8007262:	3714      	adds	r7, #20
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr

0800726c <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800726c:	b480      	push	{r7}
 800726e:	b085      	sub	sp, #20
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800727e:	699b      	ldr	r3, [r3, #24]
 8007280:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007288:	69db      	ldr	r3, [r3, #28]
 800728a:	68ba      	ldr	r2, [r7, #8]
 800728c:	4013      	ands	r3, r2
 800728e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	0c1b      	lsrs	r3, r3, #16
}
 8007294:	4618      	mov	r0, r3
 8007296:	3714      	adds	r7, #20
 8007298:	46bd      	mov	sp, r7
 800729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729e:	4770      	bx	lr

080072a0 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b085      	sub	sp, #20
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072b2:	699b      	ldr	r3, [r3, #24]
 80072b4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072bc:	69db      	ldr	r3, [r3, #28]
 80072be:	68ba      	ldr	r2, [r7, #8]
 80072c0:	4013      	ands	r3, r2
 80072c2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	b29b      	uxth	r3, r3
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3714      	adds	r7, #20
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b085      	sub	sp, #20
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	460b      	mov	r3, r1
 80072de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80072e4:	78fb      	ldrb	r3, [r7, #3]
 80072e6:	015a      	lsls	r2, r3, #5
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	4413      	add	r3, r2
 80072ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072f0:	689b      	ldr	r3, [r3, #8]
 80072f2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072fa:	695b      	ldr	r3, [r3, #20]
 80072fc:	68ba      	ldr	r2, [r7, #8]
 80072fe:	4013      	ands	r3, r2
 8007300:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007302:	68bb      	ldr	r3, [r7, #8]
}
 8007304:	4618      	mov	r0, r3
 8007306:	3714      	adds	r7, #20
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007310:	b480      	push	{r7}
 8007312:	b087      	sub	sp, #28
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
 8007318:	460b      	mov	r3, r1
 800731a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007326:	691b      	ldr	r3, [r3, #16]
 8007328:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007330:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007332:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007334:	78fb      	ldrb	r3, [r7, #3]
 8007336:	f003 030f 	and.w	r3, r3, #15
 800733a:	68fa      	ldr	r2, [r7, #12]
 800733c:	fa22 f303 	lsr.w	r3, r2, r3
 8007340:	01db      	lsls	r3, r3, #7
 8007342:	b2db      	uxtb	r3, r3
 8007344:	693a      	ldr	r2, [r7, #16]
 8007346:	4313      	orrs	r3, r2
 8007348:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800734a:	78fb      	ldrb	r3, [r7, #3]
 800734c:	015a      	lsls	r2, r3, #5
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	4413      	add	r3, r2
 8007352:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007356:	689b      	ldr	r3, [r3, #8]
 8007358:	693a      	ldr	r2, [r7, #16]
 800735a:	4013      	ands	r3, r2
 800735c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800735e:	68bb      	ldr	r3, [r7, #8]
}
 8007360:	4618      	mov	r0, r3
 8007362:	371c      	adds	r7, #28
 8007364:	46bd      	mov	sp, r7
 8007366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736a:	4770      	bx	lr

0800736c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800736c:	b480      	push	{r7}
 800736e:	b083      	sub	sp, #12
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	695b      	ldr	r3, [r3, #20]
 8007378:	f003 0301 	and.w	r3, r3, #1
}
 800737c:	4618      	mov	r0, r3
 800737e:	370c      	adds	r7, #12
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr

08007388 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007388:	b480      	push	{r7}
 800738a:	b085      	sub	sp, #20
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	68fa      	ldr	r2, [r7, #12]
 800739e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073a2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80073a6:	f023 0307 	bic.w	r3, r3, #7
 80073aa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	68fa      	ldr	r2, [r7, #12]
 80073b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073be:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80073c0:	2300      	movs	r3, #0
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3714      	adds	r7, #20
 80073c6:	46bd      	mov	sp, r7
 80073c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073cc:	4770      	bx	lr
	...

080073d0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b087      	sub	sp, #28
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	60f8      	str	r0, [r7, #12]
 80073d8:	460b      	mov	r3, r1
 80073da:	607a      	str	r2, [r7, #4]
 80073dc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	333c      	adds	r3, #60	; 0x3c
 80073e6:	3304      	adds	r3, #4
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	4a26      	ldr	r2, [pc, #152]	; (8007488 <USB_EP0_OutStart+0xb8>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d90a      	bls.n	800740a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007400:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007404:	d101      	bne.n	800740a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007406:	2300      	movs	r3, #0
 8007408:	e037      	b.n	800747a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007410:	461a      	mov	r2, r3
 8007412:	2300      	movs	r3, #0
 8007414:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800741c:	691b      	ldr	r3, [r3, #16]
 800741e:	697a      	ldr	r2, [r7, #20]
 8007420:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007424:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007428:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007430:	691b      	ldr	r3, [r3, #16]
 8007432:	697a      	ldr	r2, [r7, #20]
 8007434:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007438:	f043 0318 	orr.w	r3, r3, #24
 800743c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007444:	691b      	ldr	r3, [r3, #16]
 8007446:	697a      	ldr	r2, [r7, #20]
 8007448:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800744c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007450:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007452:	7afb      	ldrb	r3, [r7, #11]
 8007454:	2b01      	cmp	r3, #1
 8007456:	d10f      	bne.n	8007478 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007458:	697b      	ldr	r3, [r7, #20]
 800745a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800745e:	461a      	mov	r2, r3
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007464:	697b      	ldr	r3, [r7, #20]
 8007466:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	697a      	ldr	r2, [r7, #20]
 800746e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007472:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007476:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007478:	2300      	movs	r3, #0
}
 800747a:	4618      	mov	r0, r3
 800747c:	371c      	adds	r7, #28
 800747e:	46bd      	mov	sp, r7
 8007480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007484:	4770      	bx	lr
 8007486:	bf00      	nop
 8007488:	4f54300a 	.word	0x4f54300a

0800748c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800748c:	b480      	push	{r7}
 800748e:	b085      	sub	sp, #20
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007494:	2300      	movs	r3, #0
 8007496:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	3301      	adds	r3, #1
 800749c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	4a13      	ldr	r2, [pc, #76]	; (80074f0 <USB_CoreReset+0x64>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d901      	bls.n	80074aa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80074a6:	2303      	movs	r3, #3
 80074a8:	e01b      	b.n	80074e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	691b      	ldr	r3, [r3, #16]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	daf2      	bge.n	8007498 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80074b2:	2300      	movs	r3, #0
 80074b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	691b      	ldr	r3, [r3, #16]
 80074ba:	f043 0201 	orr.w	r2, r3, #1
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	3301      	adds	r3, #1
 80074c6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	4a09      	ldr	r2, [pc, #36]	; (80074f0 <USB_CoreReset+0x64>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d901      	bls.n	80074d4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80074d0:	2303      	movs	r3, #3
 80074d2:	e006      	b.n	80074e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	691b      	ldr	r3, [r3, #16]
 80074d8:	f003 0301 	and.w	r3, r3, #1
 80074dc:	2b01      	cmp	r3, #1
 80074de:	d0f0      	beq.n	80074c2 <USB_CoreReset+0x36>

  return HAL_OK;
 80074e0:	2300      	movs	r3, #0
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3714      	adds	r7, #20
 80074e6:	46bd      	mov	sp, r7
 80074e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ec:	4770      	bx	lr
 80074ee:	bf00      	nop
 80074f0:	00030d40 	.word	0x00030d40

080074f4 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 80074f8:	4b10      	ldr	r3, [pc, #64]	; (800753c <MX_PDM2PCM_Init+0x48>)
 80074fa:	2200      	movs	r2, #0
 80074fc:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 80074fe:	4b0f      	ldr	r3, [pc, #60]	; (800753c <MX_PDM2PCM_Init+0x48>)
 8007500:	2201      	movs	r2, #1
 8007502:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2104533974;
 8007504:	4b0d      	ldr	r3, [pc, #52]	; (800753c <MX_PDM2PCM_Init+0x48>)
 8007506:	4a0e      	ldr	r2, [pc, #56]	; (8007540 <MX_PDM2PCM_Init+0x4c>)
 8007508:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 2;
 800750a:	4b0c      	ldr	r3, [pc, #48]	; (800753c <MX_PDM2PCM_Init+0x48>)
 800750c:	2202      	movs	r2, #2
 800750e:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 2;
 8007510:	4b0a      	ldr	r3, [pc, #40]	; (800753c <MX_PDM2PCM_Init+0x48>)
 8007512:	2202      	movs	r2, #2
 8007514:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 8007516:	4809      	ldr	r0, [pc, #36]	; (800753c <MX_PDM2PCM_Init+0x48>)
 8007518:	f001 fd66 	bl	8008fe8 <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 800751c:	4b09      	ldr	r3, [pc, #36]	; (8007544 <MX_PDM2PCM_Init+0x50>)
 800751e:	2202      	movs	r2, #2
 8007520:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 8007522:	4b08      	ldr	r3, [pc, #32]	; (8007544 <MX_PDM2PCM_Init+0x50>)
 8007524:	2210      	movs	r2, #16
 8007526:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 0;
 8007528:	4b06      	ldr	r3, [pc, #24]	; (8007544 <MX_PDM2PCM_Init+0x50>)
 800752a:	2200      	movs	r2, #0
 800752c:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 800752e:	4905      	ldr	r1, [pc, #20]	; (8007544 <MX_PDM2PCM_Init+0x50>)
 8007530:	4802      	ldr	r0, [pc, #8]	; (800753c <MX_PDM2PCM_Init+0x48>)
 8007532:	f001 fde3 	bl	80090fc <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8007536:	bf00      	nop
 8007538:	bd80      	pop	{r7, pc}
 800753a:	bf00      	nop
 800753c:	20005e78 	.word	0x20005e78
 8007540:	7d70a3d6 	.word	0x7d70a3d6
 8007544:	20005ec4 	.word	0x20005ec4

08007548 <D16_GENERIC>:
 8007548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800754c:	b089      	sub	sp, #36	; 0x24
 800754e:	68d4      	ldr	r4, [r2, #12]
 8007550:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8007552:	6993      	ldr	r3, [r2, #24]
 8007554:	9407      	str	r4, [sp, #28]
 8007556:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8007558:	9306      	str	r3, [sp, #24]
 800755a:	9402      	str	r4, [sp, #8]
 800755c:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8007560:	f8d2 b014 	ldr.w	fp, [r2, #20]
 8007564:	69d3      	ldr	r3, [r2, #28]
 8007566:	6896      	ldr	r6, [r2, #8]
 8007568:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800756a:	9103      	str	r1, [sp, #12]
 800756c:	2d00      	cmp	r5, #0
 800756e:	d066      	beq.n	800763e <D16_GENERIC+0xf6>
 8007570:	f004 0510 	and.w	r5, r4, #16
 8007574:	f004 0420 	and.w	r4, r4, #32
 8007578:	9504      	str	r5, [sp, #16]
 800757a:	4938      	ldr	r1, [pc, #224]	; (800765c <D16_GENERIC+0x114>)
 800757c:	9405      	str	r4, [sp, #20]
 800757e:	f04f 0e00 	mov.w	lr, #0
 8007582:	4635      	mov	r5, r6
 8007584:	e04f      	b.n	8007626 <D16_GENERIC+0xde>
 8007586:	5d87      	ldrb	r7, [r0, r6]
 8007588:	7804      	ldrb	r4, [r0, #0]
 800758a:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 800758e:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 8007592:	b2e6      	uxtb	r6, r4
 8007594:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8007598:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800759c:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 80075a0:	4433      	add	r3, r6
 80075a2:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 80075a6:	f3c4 0609 	ubfx	r6, r4, #0, #10
 80075aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80075ae:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 80075b2:	0aa3      	lsrs	r3, r4, #10
 80075b4:	4c2a      	ldr	r4, [pc, #168]	; (8007660 <D16_GENERIC+0x118>)
 80075b6:	fb26 5404 	smlad	r4, r6, r4, r5
 80075ba:	4d2a      	ldr	r5, [pc, #168]	; (8007664 <D16_GENERIC+0x11c>)
 80075bc:	fb26 f505 	smuad	r5, r6, r5
 80075c0:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 80075c4:	eb04 080a 	add.w	r8, r4, sl
 80075c8:	eba8 080b 	sub.w	r8, r8, fp
 80075cc:	4646      	mov	r6, r8
 80075ce:	17f7      	asrs	r7, r6, #31
 80075d0:	e9cd 6700 	strd	r6, r7, [sp]
 80075d4:	9e04      	ldr	r6, [sp, #16]
 80075d6:	f10e 0c01 	add.w	ip, lr, #1
 80075da:	b16e      	cbz	r6, 80075f8 <D16_GENERIC+0xb0>
 80075dc:	6a16      	ldr	r6, [r2, #32]
 80075de:	9f01      	ldr	r7, [sp, #4]
 80075e0:	fba8 8906 	umull	r8, r9, r8, r6
 80075e4:	fb06 9907 	mla	r9, r6, r7, r9
 80075e8:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 80075ec:	f149 0900 	adc.w	r9, r9, #0
 80075f0:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 80075f4:	46a3      	mov	fp, r4
 80075f6:	4654      	mov	r4, sl
 80075f8:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 80075fa:	9f02      	ldr	r7, [sp, #8]
 80075fc:	0424      	lsls	r4, r4, #16
 80075fe:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8007602:	f04f 0900 	mov.w	r9, #0
 8007606:	fb0e fe06 	mul.w	lr, lr, r6
 800760a:	fbc7 8904 	smlal	r8, r9, r7, r4
 800760e:	9e03      	ldr	r6, [sp, #12]
 8007610:	464f      	mov	r7, r9
 8007612:	10bc      	asrs	r4, r7, #2
 8007614:	f304 040f 	ssat	r4, #16, r4
 8007618:	f826 401e 	strh.w	r4, [r6, lr, lsl #1]
 800761c:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800761e:	fa1f fe8c 	uxth.w	lr, ip
 8007622:	4574      	cmp	r4, lr
 8007624:	d90a      	bls.n	800763c <D16_GENERIC+0xf4>
 8007626:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 8007628:	2c01      	cmp	r4, #1
 800762a:	b2e6      	uxtb	r6, r4
 800762c:	d1ab      	bne.n	8007586 <D16_GENERIC+0x3e>
 800762e:	9e05      	ldr	r6, [sp, #20]
 8007630:	f850 4b02 	ldr.w	r4, [r0], #2
 8007634:	2e00      	cmp	r6, #0
 8007636:	d0ac      	beq.n	8007592 <D16_GENERIC+0x4a>
 8007638:	ba64      	rev16	r4, r4
 800763a:	e7aa      	b.n	8007592 <D16_GENERIC+0x4a>
 800763c:	462e      	mov	r6, r5
 800763e:	9907      	ldr	r1, [sp, #28]
 8007640:	61d3      	str	r3, [r2, #28]
 8007642:	9b06      	ldr	r3, [sp, #24]
 8007644:	6096      	str	r6, [r2, #8]
 8007646:	2000      	movs	r0, #0
 8007648:	60d1      	str	r1, [r2, #12]
 800764a:	f8c2 a010 	str.w	sl, [r2, #16]
 800764e:	f8c2 b014 	str.w	fp, [r2, #20]
 8007652:	6193      	str	r3, [r2, #24]
 8007654:	b009      	add	sp, #36	; 0x24
 8007656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800765a:	bf00      	nop
 800765c:	20000000 	.word	0x20000000
 8007660:	00030001 	.word	0x00030001
 8007664:	00010003 	.word	0x00010003

08007668 <D24_GENERIC>:
 8007668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800766c:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800766e:	6993      	ldr	r3, [r2, #24]
 8007670:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8007672:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8007676:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800767a:	6894      	ldr	r4, [r2, #8]
 800767c:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 8007680:	b089      	sub	sp, #36	; 0x24
 8007682:	9307      	str	r3, [sp, #28]
 8007684:	9503      	str	r5, [sp, #12]
 8007686:	69d3      	ldr	r3, [r2, #28]
 8007688:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800768a:	9104      	str	r1, [sp, #16]
 800768c:	2e00      	cmp	r6, #0
 800768e:	f000 8096 	beq.w	80077be <D24_GENERIC+0x156>
 8007692:	f005 0610 	and.w	r6, r5, #16
 8007696:	f005 0520 	and.w	r5, r5, #32
 800769a:	4954      	ldr	r1, [pc, #336]	; (80077ec <D24_GENERIC+0x184>)
 800769c:	9605      	str	r6, [sp, #20]
 800769e:	9506      	str	r5, [sp, #24]
 80076a0:	f04f 0e00 	mov.w	lr, #0
 80076a4:	f8cd 9008 	str.w	r9, [sp, #8]
 80076a8:	e06a      	b.n	8007780 <D24_GENERIC+0x118>
 80076aa:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 80076ae:	f810 8007 	ldrb.w	r8, [r0, r7]
 80076b2:	f890 c000 	ldrb.w	ip, [r0]
 80076b6:	042d      	lsls	r5, r5, #16
 80076b8:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 80076bc:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 80076c0:	44ac      	add	ip, r5
 80076c2:	4438      	add	r0, r7
 80076c4:	fa5f f68c 	uxtb.w	r6, ip
 80076c8:	f3cc 2507 	ubfx	r5, ip, #8, #8
 80076cc:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 80076d0:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 80076d4:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80076d8:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 80076dc:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 80076e0:	f851 302c 	ldr.w	r3, [r1, ip, lsl #2]
 80076e4:	f3c7 0509 	ubfx	r5, r7, #0, #10
 80076e8:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80076ec:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 80076f0:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 80076f4:	4d3e      	ldr	r5, [pc, #248]	; (80077f0 <D24_GENERIC+0x188>)
 80076f6:	fb26 b705 	smlad	r7, r6, r5, fp
 80076fa:	4d3e      	ldr	r5, [pc, #248]	; (80077f4 <D24_GENERIC+0x18c>)
 80076fc:	fb26 4b05 	smlad	fp, r6, r5, r4
 8007700:	f3c3 0409 	ubfx	r4, r3, #0, #10
 8007704:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 8007708:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 800770c:	2401      	movs	r4, #1
 800770e:	fb26 f604 	smuad	r6, r6, r4
 8007712:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 8007716:	9f02      	ldr	r7, [sp, #8]
 8007718:	eb0e 0c04 	add.w	ip, lr, r4
 800771c:	eb08 0406 	add.w	r4, r8, r6
 8007720:	eb05 060a 	add.w	r6, r5, sl
 8007724:	1bf6      	subs	r6, r6, r7
 8007726:	4637      	mov	r7, r6
 8007728:	ea4f 78e6 	mov.w	r8, r6, asr #31
 800772c:	e9cd 7800 	strd	r7, r8, [sp]
 8007730:	9f05      	ldr	r7, [sp, #20]
 8007732:	b177      	cbz	r7, 8007752 <D24_GENERIC+0xea>
 8007734:	f8d2 8020 	ldr.w	r8, [r2, #32]
 8007738:	9502      	str	r5, [sp, #8]
 800773a:	fba6 9a08 	umull	r9, sl, r6, r8
 800773e:	9e01      	ldr	r6, [sp, #4]
 8007740:	fb08 aa06 	mla	sl, r8, r6, sl
 8007744:	f119 4600 	adds.w	r6, r9, #2147483648	; 0x80000000
 8007748:	f14a 0700 	adc.w	r7, sl, #0
 800774c:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8007750:	4655      	mov	r5, sl
 8007752:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 8007754:	9f03      	ldr	r7, [sp, #12]
 8007756:	03ad      	lsls	r5, r5, #14
 8007758:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800775c:	f04f 0900 	mov.w	r9, #0
 8007760:	fb0e fe06 	mul.w	lr, lr, r6
 8007764:	fbc7 8905 	smlal	r8, r9, r7, r5
 8007768:	9e04      	ldr	r6, [sp, #16]
 800776a:	464f      	mov	r7, r9
 800776c:	10bd      	asrs	r5, r7, #2
 800776e:	f305 050f 	ssat	r5, #16, r5
 8007772:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 8007776:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8007778:	fa1f fe8c 	uxth.w	lr, ip
 800777c:	4575      	cmp	r5, lr
 800777e:	d91c      	bls.n	80077ba <D24_GENERIC+0x152>
 8007780:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 8007782:	b2ef      	uxtb	r7, r5
 8007784:	2d01      	cmp	r5, #1
 8007786:	b23e      	sxth	r6, r7
 8007788:	d18f      	bne.n	80076aa <D24_GENERIC+0x42>
 800778a:	9d06      	ldr	r5, [sp, #24]
 800778c:	b15d      	cbz	r5, 80077a6 <D24_GENERIC+0x13e>
 800778e:	f01e 0f01 	tst.w	lr, #1
 8007792:	d122      	bne.n	80077da <D24_GENERIC+0x172>
 8007794:	7805      	ldrb	r5, [r0, #0]
 8007796:	78c7      	ldrb	r7, [r0, #3]
 8007798:	7846      	ldrb	r6, [r0, #1]
 800779a:	022d      	lsls	r5, r5, #8
 800779c:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 80077a0:	44b4      	add	ip, r6
 80077a2:	3002      	adds	r0, #2
 80077a4:	e78e      	b.n	80076c4 <D24_GENERIC+0x5c>
 80077a6:	7846      	ldrb	r6, [r0, #1]
 80077a8:	f890 c002 	ldrb.w	ip, [r0, #2]
 80077ac:	f810 5b03 	ldrb.w	r5, [r0], #3
 80077b0:	0236      	lsls	r6, r6, #8
 80077b2:	eb06 4c0c 	add.w	ip, r6, ip, lsl #16
 80077b6:	44ac      	add	ip, r5
 80077b8:	e784      	b.n	80076c4 <D24_GENERIC+0x5c>
 80077ba:	f8dd 9008 	ldr.w	r9, [sp, #8]
 80077be:	61d3      	str	r3, [r2, #28]
 80077c0:	9b07      	ldr	r3, [sp, #28]
 80077c2:	6094      	str	r4, [r2, #8]
 80077c4:	2000      	movs	r0, #0
 80077c6:	f8c2 b00c 	str.w	fp, [r2, #12]
 80077ca:	f8c2 a010 	str.w	sl, [r2, #16]
 80077ce:	f8c2 9014 	str.w	r9, [r2, #20]
 80077d2:	6193      	str	r3, [r2, #24]
 80077d4:	b009      	add	sp, #36	; 0x24
 80077d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077da:	78c5      	ldrb	r5, [r0, #3]
 80077dc:	7887      	ldrb	r7, [r0, #2]
 80077de:	f810 6b04 	ldrb.w	r6, [r0], #4
 80077e2:	022d      	lsls	r5, r5, #8
 80077e4:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 80077e8:	44b4      	add	ip, r6
 80077ea:	e76b      	b.n	80076c4 <D24_GENERIC+0x5c>
 80077ec:	20000000 	.word	0x20000000
 80077f0:	00030001 	.word	0x00030001
 80077f4:	00060007 	.word	0x00060007

080077f8 <D32_GENERIC>:
 80077f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077fc:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 80077fe:	6993      	ldr	r3, [r2, #24]
 8007800:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8007802:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8007806:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800780a:	69d6      	ldr	r6, [r2, #28]
 800780c:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 8007810:	b089      	sub	sp, #36	; 0x24
 8007812:	9307      	str	r3, [sp, #28]
 8007814:	9403      	str	r4, [sp, #12]
 8007816:	6893      	ldr	r3, [r2, #8]
 8007818:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800781a:	9104      	str	r1, [sp, #16]
 800781c:	2d00      	cmp	r5, #0
 800781e:	f000 809f 	beq.w	8007960 <D32_GENERIC+0x168>
 8007822:	f004 0510 	and.w	r5, r4, #16
 8007826:	f004 0420 	and.w	r4, r4, #32
 800782a:	9505      	str	r5, [sp, #20]
 800782c:	4953      	ldr	r1, [pc, #332]	; (800797c <D32_GENERIC+0x184>)
 800782e:	9406      	str	r4, [sp, #24]
 8007830:	f04f 0c00 	mov.w	ip, #0
 8007834:	f8cd 9008 	str.w	r9, [sp, #8]
 8007838:	461d      	mov	r5, r3
 800783a:	4617      	mov	r7, r2
 800783c:	e077      	b.n	800792e <D32_GENERIC+0x136>
 800783e:	f818 3003 	ldrb.w	r3, [r8, r3]
 8007842:	f810 800e 	ldrb.w	r8, [r0, lr]
 8007846:	f810 e002 	ldrb.w	lr, [r0, r2]
 800784a:	7800      	ldrb	r0, [r0, #0]
 800784c:	041b      	lsls	r3, r3, #16
 800784e:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8007852:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 8007856:	4403      	add	r3, r0
 8007858:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 800785c:	b2dc      	uxtb	r4, r3
 800785e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8007862:	f3c3 4807 	ubfx	r8, r3, #16, #8
 8007866:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 800786a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800786e:	0e1b      	lsrs	r3, r3, #24
 8007870:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 8007874:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 8007878:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800787c:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 8007880:	eb06 2e92 	add.w	lr, r6, r2, lsr #10
 8007884:	eb03 269e 	add.w	r6, r3, lr, lsr #10
 8007888:	f3c6 0309 	ubfx	r3, r6, #0, #10
 800788c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8007890:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8007894:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8007898:	ea43 4e0e 	orr.w	lr, r3, lr, lsl #16
 800789c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80078a0:	4b37      	ldr	r3, [pc, #220]	; (8007980 <D32_GENERIC+0x188>)
 80078a2:	fb22 b403 	smlad	r4, r2, r3, fp
 80078a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80078aa:	fb2e 4803 	smlad	r8, lr, r3, r4
 80078ae:	4b35      	ldr	r3, [pc, #212]	; (8007984 <D32_GENERIC+0x18c>)
 80078b0:	fb22 5503 	smlad	r5, r2, r3, r5
 80078b4:	4b34      	ldr	r3, [pc, #208]	; (8007988 <D32_GENERIC+0x190>)
 80078b6:	fb2e 5b03 	smlad	fp, lr, r3, r5
 80078ba:	2301      	movs	r3, #1
 80078bc:	fb22 f203 	smuad	r2, r2, r3
 80078c0:	4b32      	ldr	r3, [pc, #200]	; (800798c <D32_GENERIC+0x194>)
 80078c2:	fb2e 2503 	smlad	r5, lr, r3, r2
 80078c6:	9b02      	ldr	r3, [sp, #8]
 80078c8:	f5a8 4480 	sub.w	r4, r8, #16384	; 0x4000
 80078cc:	eb04 080a 	add.w	r8, r4, sl
 80078d0:	eba8 0803 	sub.w	r8, r8, r3
 80078d4:	4642      	mov	r2, r8
 80078d6:	17d3      	asrs	r3, r2, #31
 80078d8:	e9cd 2300 	strd	r2, r3, [sp]
 80078dc:	9b05      	ldr	r3, [sp, #20]
 80078de:	f10c 0e01 	add.w	lr, ip, #1
 80078e2:	b16b      	cbz	r3, 8007900 <D32_GENERIC+0x108>
 80078e4:	6a3a      	ldr	r2, [r7, #32]
 80078e6:	9b01      	ldr	r3, [sp, #4]
 80078e8:	9402      	str	r4, [sp, #8]
 80078ea:	fba8 8902 	umull	r8, r9, r8, r2
 80078ee:	fb02 9903 	mla	r9, r2, r3, r9
 80078f2:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 80078f6:	f149 0900 	adc.w	r9, r9, #0
 80078fa:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 80078fe:	4654      	mov	r4, sl
 8007900:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007902:	9a04      	ldr	r2, [sp, #16]
 8007904:	fb0c fc03 	mul.w	ip, ip, r3
 8007908:	9b03      	ldr	r3, [sp, #12]
 800790a:	0364      	lsls	r4, r4, #13
 800790c:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8007910:	f04f 0900 	mov.w	r9, #0
 8007914:	fbc3 8904 	smlal	r8, r9, r3, r4
 8007918:	464b      	mov	r3, r9
 800791a:	109b      	asrs	r3, r3, #2
 800791c:	f303 030f 	ssat	r3, #16, r3
 8007920:	f822 301c 	strh.w	r3, [r2, ip, lsl #1]
 8007924:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007926:	fa1f fc8e 	uxth.w	ip, lr
 800792a:	4563      	cmp	r3, ip
 800792c:	d914      	bls.n	8007958 <D32_GENERIC+0x160>
 800792e:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 8007930:	b2e2      	uxtb	r2, r4
 8007932:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
 8007936:	eb00 080e 	add.w	r8, r0, lr
 800793a:	4253      	negs	r3, r2
 800793c:	2c01      	cmp	r4, #1
 800793e:	eb08 0403 	add.w	r4, r8, r3
 8007942:	f47f af7c 	bne.w	800783e <D32_GENERIC+0x46>
 8007946:	1d02      	adds	r2, r0, #4
 8007948:	6803      	ldr	r3, [r0, #0]
 800794a:	9806      	ldr	r0, [sp, #24]
 800794c:	b110      	cbz	r0, 8007954 <D32_GENERIC+0x15c>
 800794e:	ba5b      	rev16	r3, r3
 8007950:	4610      	mov	r0, r2
 8007952:	e783      	b.n	800785c <D32_GENERIC+0x64>
 8007954:	4610      	mov	r0, r2
 8007956:	e781      	b.n	800785c <D32_GENERIC+0x64>
 8007958:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800795c:	462b      	mov	r3, r5
 800795e:	463a      	mov	r2, r7
 8007960:	6093      	str	r3, [r2, #8]
 8007962:	9b07      	ldr	r3, [sp, #28]
 8007964:	f8c2 b00c 	str.w	fp, [r2, #12]
 8007968:	2000      	movs	r0, #0
 800796a:	61d6      	str	r6, [r2, #28]
 800796c:	f8c2 a010 	str.w	sl, [r2, #16]
 8007970:	f8c2 9014 	str.w	r9, [r2, #20]
 8007974:	6193      	str	r3, [r2, #24]
 8007976:	b009      	add	sp, #36	; 0x24
 8007978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800797c:	20000000 	.word	0x20000000
 8007980:	00060003 	.word	0x00060003
 8007984:	000a000c 	.word	0x000a000c
 8007988:	000c000a 	.word	0x000c000a
 800798c:	00030006 	.word	0x00030006

08007990 <D48_GENERIC>:
 8007990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007994:	b089      	sub	sp, #36	; 0x24
 8007996:	6953      	ldr	r3, [r2, #20]
 8007998:	68d4      	ldr	r4, [r2, #12]
 800799a:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800799c:	9302      	str	r3, [sp, #8]
 800799e:	9400      	str	r4, [sp, #0]
 80079a0:	6993      	ldr	r3, [r2, #24]
 80079a2:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80079a4:	9307      	str	r3, [sp, #28]
 80079a6:	9403      	str	r4, [sp, #12]
 80079a8:	f8d2 a010 	ldr.w	sl, [r2, #16]
 80079ac:	69d6      	ldr	r6, [r2, #28]
 80079ae:	6893      	ldr	r3, [r2, #8]
 80079b0:	6b54      	ldr	r4, [r2, #52]	; 0x34
 80079b2:	9104      	str	r1, [sp, #16]
 80079b4:	2d00      	cmp	r5, #0
 80079b6:	f000 80c5 	beq.w	8007b44 <D48_GENERIC+0x1b4>
 80079ba:	f004 0510 	and.w	r5, r4, #16
 80079be:	f004 0420 	and.w	r4, r4, #32
 80079c2:	4967      	ldr	r1, [pc, #412]	; (8007b60 <D48_GENERIC+0x1d0>)
 80079c4:	9505      	str	r5, [sp, #20]
 80079c6:	9406      	str	r4, [sp, #24]
 80079c8:	f04f 0c00 	mov.w	ip, #0
 80079cc:	4657      	mov	r7, sl
 80079ce:	9301      	str	r3, [sp, #4]
 80079d0:	e09c      	b.n	8007b0c <D48_GENERIC+0x17c>
 80079d2:	f81b 4005 	ldrb.w	r4, [fp, r5]
 80079d6:	f810 b009 	ldrb.w	fp, [r0, r9]
 80079da:	f81a 9009 	ldrb.w	r9, [sl, r9]
 80079de:	f810 a00e 	ldrb.w	sl, [r0, lr]
 80079e2:	7800      	ldrb	r0, [r0, #0]
 80079e4:	0424      	lsls	r4, r4, #16
 80079e6:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 80079ea:	f818 4005 	ldrb.w	r4, [r8, r5]
 80079ee:	eb0b 2b0a 	add.w	fp, fp, sl, lsl #8
 80079f2:	44a8      	add	r8, r5
 80079f4:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 80079f8:	eb0b 0500 	add.w	r5, fp, r0
 80079fc:	eb08 004e 	add.w	r0, r8, lr, lsl #1
 8007a00:	fa5f f885 	uxtb.w	r8, r5
 8007a04:	f3c5 2e07 	ubfx	lr, r5, #8, #8
 8007a08:	f851 a028 	ldr.w	sl, [r1, r8, lsl #2]
 8007a0c:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 8007a10:	f3c5 4e07 	ubfx	lr, r5, #16, #8
 8007a14:	0e2d      	lsrs	r5, r5, #24
 8007a16:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 8007a1a:	f851 802e 	ldr.w	r8, [r1, lr, lsl #2]
 8007a1e:	f851 e025 	ldr.w	lr, [r1, r5, lsl #2]
 8007a22:	b2e6      	uxtb	r6, r4
 8007a24:	eb09 259a 	add.w	r5, r9, sl, lsr #10
 8007a28:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8007a2c:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 8007a30:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8007a34:	f851 9024 	ldr.w	r9, [r1, r4, lsl #2]
 8007a38:	eb0e 2498 	add.w	r4, lr, r8, lsr #10
 8007a3c:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 8007a40:	eb09 269e 	add.w	r6, r9, lr, lsr #10
 8007a44:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8007a48:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8007a4c:	f3c6 0909 	ubfx	r9, r6, #0, #10
 8007a50:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8007a54:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8007a58:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8007a5c:	ea45 4a0a 	orr.w	sl, r5, sl, lsl #16
 8007a60:	ea44 4808 	orr.w	r8, r4, r8, lsl #16
 8007a64:	ea49 4e0e 	orr.w	lr, r9, lr, lsl #16
 8007a68:	4c3e      	ldr	r4, [pc, #248]	; (8007b64 <D48_GENERIC+0x1d4>)
 8007a6a:	9d00      	ldr	r5, [sp, #0]
 8007a6c:	fb2a 5404 	smlad	r4, sl, r4, r5
 8007a70:	4d3d      	ldr	r5, [pc, #244]	; (8007b68 <D48_GENERIC+0x1d8>)
 8007a72:	fb28 4405 	smlad	r4, r8, r5, r4
 8007a76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007a7a:	fb2e 4b03 	smlad	fp, lr, r3, r4
 8007a7e:	4c3b      	ldr	r4, [pc, #236]	; (8007b6c <D48_GENERIC+0x1dc>)
 8007a80:	9b01      	ldr	r3, [sp, #4]
 8007a82:	fb2a 3304 	smlad	r3, sl, r4, r3
 8007a86:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 8007a8a:	fb28 3304 	smlad	r3, r8, r4, r3
 8007a8e:	4c38      	ldr	r4, [pc, #224]	; (8007b70 <D48_GENERIC+0x1e0>)
 8007a90:	fb2e 3304 	smlad	r3, lr, r4, r3
 8007a94:	2501      	movs	r5, #1
 8007a96:	9300      	str	r3, [sp, #0]
 8007a98:	fb2a fa05 	smuad	sl, sl, r5
 8007a9c:	4b35      	ldr	r3, [pc, #212]	; (8007b74 <D48_GENERIC+0x1e4>)
 8007a9e:	fb28 a803 	smlad	r8, r8, r3, sl
 8007aa2:	4b35      	ldr	r3, [pc, #212]	; (8007b78 <D48_GENERIC+0x1e8>)
 8007aa4:	fb2e 8303 	smlad	r3, lr, r3, r8
 8007aa8:	f5ab 4458 	sub.w	r4, fp, #55296	; 0xd800
 8007aac:	9301      	str	r3, [sp, #4]
 8007aae:	9b02      	ldr	r3, [sp, #8]
 8007ab0:	eb04 0807 	add.w	r8, r4, r7
 8007ab4:	eba8 0803 	sub.w	r8, r8, r3
 8007ab8:	9b05      	ldr	r3, [sp, #20]
 8007aba:	4465      	add	r5, ip
 8007abc:	ea4f 7be8 	mov.w	fp, r8, asr #31
 8007ac0:	b163      	cbz	r3, 8007adc <D48_GENERIC+0x14c>
 8007ac2:	6a17      	ldr	r7, [r2, #32]
 8007ac4:	9402      	str	r4, [sp, #8]
 8007ac6:	fba8 8907 	umull	r8, r9, r8, r7
 8007aca:	fb07 990b 	mla	r9, r7, fp, r9
 8007ace:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 8007ad2:	f149 0900 	adc.w	r9, r9, #0
 8007ad6:	ea4f 0749 	mov.w	r7, r9, lsl #1
 8007ada:	463c      	mov	r4, r7
 8007adc:	f8b2 e028 	ldrh.w	lr, [r2, #40]	; 0x28
 8007ae0:	9b03      	ldr	r3, [sp, #12]
 8007ae2:	02e4      	lsls	r4, r4, #11
 8007ae4:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8007ae8:	f04f 0900 	mov.w	r9, #0
 8007aec:	fb0c fc0e 	mul.w	ip, ip, lr
 8007af0:	fbc3 8904 	smlal	r8, r9, r3, r4
 8007af4:	9b04      	ldr	r3, [sp, #16]
 8007af6:	ea4f 04a9 	mov.w	r4, r9, asr #2
 8007afa:	f304 040f 	ssat	r4, #16, r4
 8007afe:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 8007b02:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8007b04:	fa1f fc85 	uxth.w	ip, r5
 8007b08:	4564      	cmp	r4, ip
 8007b0a:	d919      	bls.n	8007b40 <D48_GENERIC+0x1b0>
 8007b0c:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 8007b0e:	fa5f fe84 	uxtb.w	lr, r4
 8007b12:	eb0e 094e 	add.w	r9, lr, lr, lsl #1
 8007b16:	f1ce 0500 	rsb	r5, lr, #0
 8007b1a:	eb00 0b09 	add.w	fp, r0, r9
 8007b1e:	eb0b 0a05 	add.w	sl, fp, r5
 8007b22:	2c01      	cmp	r4, #1
 8007b24:	eb0a 0809 	add.w	r8, sl, r9
 8007b28:	f47f af53 	bne.w	80079d2 <D48_GENERIC+0x42>
 8007b2c:	9b06      	ldr	r3, [sp, #24]
 8007b2e:	6805      	ldr	r5, [r0, #0]
 8007b30:	6844      	ldr	r4, [r0, #4]
 8007b32:	3006      	adds	r0, #6
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	f43f af63 	beq.w	8007a00 <D48_GENERIC+0x70>
 8007b3a:	ba6d      	rev16	r5, r5
 8007b3c:	ba64      	rev16	r4, r4
 8007b3e:	e75f      	b.n	8007a00 <D48_GENERIC+0x70>
 8007b40:	9b01      	ldr	r3, [sp, #4]
 8007b42:	46ba      	mov	sl, r7
 8007b44:	6093      	str	r3, [r2, #8]
 8007b46:	9b00      	ldr	r3, [sp, #0]
 8007b48:	60d3      	str	r3, [r2, #12]
 8007b4a:	9b02      	ldr	r3, [sp, #8]
 8007b4c:	6153      	str	r3, [r2, #20]
 8007b4e:	9b07      	ldr	r3, [sp, #28]
 8007b50:	61d6      	str	r6, [r2, #28]
 8007b52:	2000      	movs	r0, #0
 8007b54:	f8c2 a010 	str.w	sl, [r2, #16]
 8007b58:	6193      	str	r3, [r2, #24]
 8007b5a:	b009      	add	sp, #36	; 0x24
 8007b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b60:	20000000 	.word	0x20000000
 8007b64:	000f000a 	.word	0x000f000a
 8007b68:	00060003 	.word	0x00060003
 8007b6c:	00150019 	.word	0x00150019
 8007b70:	00190015 	.word	0x00190015
 8007b74:	00030006 	.word	0x00030006
 8007b78:	000a000f 	.word	0x000a000f

08007b7c <D64_GENERIC>:
 8007b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b80:	b089      	sub	sp, #36	; 0x24
 8007b82:	6913      	ldr	r3, [r2, #16]
 8007b84:	6895      	ldr	r5, [r2, #8]
 8007b86:	9303      	str	r3, [sp, #12]
 8007b88:	9501      	str	r5, [sp, #4]
 8007b8a:	6953      	ldr	r3, [r2, #20]
 8007b8c:	68d5      	ldr	r5, [r2, #12]
 8007b8e:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8007b90:	9304      	str	r3, [sp, #16]
 8007b92:	9500      	str	r5, [sp, #0]
 8007b94:	6993      	ldr	r3, [r2, #24]
 8007b96:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8007b98:	9307      	str	r3, [sp, #28]
 8007b9a:	9505      	str	r5, [sp, #20]
 8007b9c:	69d3      	ldr	r3, [r2, #28]
 8007b9e:	9106      	str	r1, [sp, #24]
 8007ba0:	2c00      	cmp	r4, #0
 8007ba2:	f000 80d9 	beq.w	8007d58 <D64_GENERIC+0x1dc>
 8007ba6:	6a11      	ldr	r1, [r2, #32]
 8007ba8:	9102      	str	r1, [sp, #8]
 8007baa:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 8007d98 <D64_GENERIC+0x21c>
 8007bae:	f04f 0c00 	mov.w	ip, #0
 8007bb2:	4681      	mov	r9, r0
 8007bb4:	e0c1      	b.n	8007d3a <D64_GENERIC+0x1be>
 8007bb6:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 8007bba:	4274      	negs	r4, r6
 8007bbc:	eb09 0708 	add.w	r7, r9, r8
 8007bc0:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 8007bc4:	eb0a 0548 	add.w	r5, sl, r8, lsl #1
 8007bc8:	5d38      	ldrb	r0, [r7, r4]
 8007bca:	5d29      	ldrb	r1, [r5, r4]
 8007bcc:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 8007bd0:	f819 a008 	ldrb.w	sl, [r9, r8]
 8007bd4:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 8007bd8:	f899 7000 	ldrb.w	r7, [r9]
 8007bdc:	f815 9014 	ldrb.w	r9, [r5, r4, lsl #1]
 8007be0:	4425      	add	r5, r4
 8007be2:	0409      	lsls	r1, r1, #16
 8007be4:	0400      	lsls	r0, r0, #16
 8007be6:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 8007bea:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 8007bee:	f815 b014 	ldrb.w	fp, [r5, r4, lsl #1]
 8007bf2:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 8007bf6:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 8007bfa:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 8007bfe:	4459      	add	r1, fp
 8007c00:	eb04 0986 	add.w	r9, r4, r6, lsl #2
 8007c04:	4438      	add	r0, r7
 8007c06:	b2c5      	uxtb	r5, r0
 8007c08:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8007c0c:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 8007c10:	f85e 5024 	ldr.w	r5, [lr, r4, lsl #2]
 8007c14:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8007c18:	0e00      	lsrs	r0, r0, #24
 8007c1a:	eb03 0806 	add.w	r8, r3, r6
 8007c1e:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 8007c22:	f85e 4020 	ldr.w	r4, [lr, r0, lsl #2]
 8007c26:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8007c2a:	b2c8      	uxtb	r0, r1
 8007c2c:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8007c30:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8007c34:	f85e 6020 	ldr.w	r6, [lr, r0, lsl #2]
 8007c38:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
 8007c3c:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8007c40:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 8007c44:	0e09      	lsrs	r1, r1, #24
 8007c46:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 8007c4a:	f85e 3023 	ldr.w	r3, [lr, r3, lsl #2]
 8007c4e:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 8007c52:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 8007c56:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 8007c5a:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8007c5e:	f3ca 0309 	ubfx	r3, sl, #0, #10
 8007c62:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8007c66:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8007c6a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8007c6e:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 8007c72:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8007c76:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8007c7a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8007c7e:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8007c82:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 8007c86:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 8007c8a:	0a8b      	lsrs	r3, r1, #10
 8007c8c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8007c90:	4939      	ldr	r1, [pc, #228]	; (8007d78 <D64_GENERIC+0x1fc>)
 8007c92:	9c00      	ldr	r4, [sp, #0]
 8007c94:	fb28 4101 	smlad	r1, r8, r1, r4
 8007c98:	4c38      	ldr	r4, [pc, #224]	; (8007d7c <D64_GENERIC+0x200>)
 8007c9a:	fb27 1104 	smlad	r1, r7, r4, r1
 8007c9e:	4c38      	ldr	r4, [pc, #224]	; (8007d80 <D64_GENERIC+0x204>)
 8007ca0:	fb20 1104 	smlad	r1, r0, r4, r1
 8007ca4:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 8007ca8:	fb2a 1106 	smlad	r1, sl, r6, r1
 8007cac:	4c35      	ldr	r4, [pc, #212]	; (8007d84 <D64_GENERIC+0x208>)
 8007cae:	9d01      	ldr	r5, [sp, #4]
 8007cb0:	fb28 5404 	smlad	r4, r8, r4, r5
 8007cb4:	4d33      	ldr	r5, [pc, #204]	; (8007d84 <D64_GENERIC+0x208>)
 8007cb6:	fb2a 4415 	smladx	r4, sl, r5, r4
 8007cba:	4d33      	ldr	r5, [pc, #204]	; (8007d88 <D64_GENERIC+0x20c>)
 8007cbc:	fb27 4405 	smlad	r4, r7, r5, r4
 8007cc0:	fb20 4415 	smladx	r4, r0, r5, r4
 8007cc4:	2501      	movs	r5, #1
 8007cc6:	9400      	str	r4, [sp, #0]
 8007cc8:	fb28 f805 	smuad	r8, r8, r5
 8007ccc:	4c2f      	ldr	r4, [pc, #188]	; (8007d8c <D64_GENERIC+0x210>)
 8007cce:	fb27 8704 	smlad	r7, r7, r4, r8
 8007cd2:	4c2f      	ldr	r4, [pc, #188]	; (8007d90 <D64_GENERIC+0x214>)
 8007cd4:	fb20 7004 	smlad	r0, r0, r4, r7
 8007cd8:	4c2e      	ldr	r4, [pc, #184]	; (8007d94 <D64_GENERIC+0x218>)
 8007cda:	fb2a 0004 	smlad	r0, sl, r4, r0
 8007cde:	f5a1 3600 	sub.w	r6, r1, #131072	; 0x20000
 8007ce2:	9902      	ldr	r1, [sp, #8]
 8007ce4:	9001      	str	r0, [sp, #4]
 8007ce6:	b189      	cbz	r1, 8007d0c <D64_GENERIC+0x190>
 8007ce8:	9803      	ldr	r0, [sp, #12]
 8007cea:	9c04      	ldr	r4, [sp, #16]
 8007cec:	9604      	str	r6, [sp, #16]
 8007cee:	4430      	add	r0, r6
 8007cf0:	1b00      	subs	r0, r0, r4
 8007cf2:	17c5      	asrs	r5, r0, #31
 8007cf4:	460f      	mov	r7, r1
 8007cf6:	fba0 0101 	umull	r0, r1, r0, r1
 8007cfa:	fb07 1105 	mla	r1, r7, r5, r1
 8007cfe:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8007d02:	f141 0100 	adc.w	r1, r1, #0
 8007d06:	0049      	lsls	r1, r1, #1
 8007d08:	9103      	str	r1, [sp, #12]
 8007d0a:	460e      	mov	r6, r1
 8007d0c:	8d14      	ldrh	r4, [r2, #40]	; 0x28
 8007d0e:	9905      	ldr	r1, [sp, #20]
 8007d10:	9806      	ldr	r0, [sp, #24]
 8007d12:	02b6      	lsls	r6, r6, #10
 8007d14:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8007d18:	f04f 0800 	mov.w	r8, #0
 8007d1c:	fb0c f404 	mul.w	r4, ip, r4
 8007d20:	fbc1 7806 	smlal	r7, r8, r1, r6
 8007d24:	4641      	mov	r1, r8
 8007d26:	1089      	asrs	r1, r1, #2
 8007d28:	f301 010f 	ssat	r1, #16, r1
 8007d2c:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 8007d30:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 8007d32:	f10c 0c01 	add.w	ip, ip, #1
 8007d36:	4561      	cmp	r1, ip
 8007d38:	dd0e      	ble.n	8007d58 <D64_GENERIC+0x1dc>
 8007d3a:	8d56      	ldrh	r6, [r2, #42]	; 0x2a
 8007d3c:	2e01      	cmp	r6, #1
 8007d3e:	f47f af3a 	bne.w	8007bb6 <D64_GENERIC+0x3a>
 8007d42:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8007d44:	06b4      	lsls	r4, r6, #26
 8007d46:	e899 0003 	ldmia.w	r9, {r0, r1}
 8007d4a:	f109 0908 	add.w	r9, r9, #8
 8007d4e:	f57f af5a 	bpl.w	8007c06 <D64_GENERIC+0x8a>
 8007d52:	ba40      	rev16	r0, r0
 8007d54:	ba49      	rev16	r1, r1
 8007d56:	e756      	b.n	8007c06 <D64_GENERIC+0x8a>
 8007d58:	61d3      	str	r3, [r2, #28]
 8007d5a:	9b03      	ldr	r3, [sp, #12]
 8007d5c:	9901      	ldr	r1, [sp, #4]
 8007d5e:	6113      	str	r3, [r2, #16]
 8007d60:	9b04      	ldr	r3, [sp, #16]
 8007d62:	6091      	str	r1, [r2, #8]
 8007d64:	6153      	str	r3, [r2, #20]
 8007d66:	9900      	ldr	r1, [sp, #0]
 8007d68:	9b07      	ldr	r3, [sp, #28]
 8007d6a:	60d1      	str	r1, [r2, #12]
 8007d6c:	2000      	movs	r0, #0
 8007d6e:	6193      	str	r3, [r2, #24]
 8007d70:	b009      	add	sp, #36	; 0x24
 8007d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d76:	bf00      	nop
 8007d78:	001c0015 	.word	0x001c0015
 8007d7c:	000f000a 	.word	0x000f000a
 8007d80:	00060003 	.word	0x00060003
 8007d84:	0024002a 	.word	0x0024002a
 8007d88:	002e0030 	.word	0x002e0030
 8007d8c:	00030006 	.word	0x00030006
 8007d90:	000a000f 	.word	0x000a000f
 8007d94:	0015001c 	.word	0x0015001c
 8007d98:	20000000 	.word	0x20000000

08007d9c <D80_GENERIC>:
 8007d9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007da0:	b08b      	sub	sp, #44	; 0x2c
 8007da2:	6914      	ldr	r4, [r2, #16]
 8007da4:	9404      	str	r4, [sp, #16]
 8007da6:	6954      	ldr	r4, [r2, #20]
 8007da8:	9405      	str	r4, [sp, #20]
 8007daa:	6994      	ldr	r4, [r2, #24]
 8007dac:	9409      	str	r4, [sp, #36]	; 0x24
 8007dae:	6894      	ldr	r4, [r2, #8]
 8007db0:	9402      	str	r4, [sp, #8]
 8007db2:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8007db4:	68d4      	ldr	r4, [r2, #12]
 8007db6:	9401      	str	r4, [sp, #4]
 8007db8:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8007dba:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 8007dbe:	9406      	str	r4, [sp, #24]
 8007dc0:	9107      	str	r1, [sp, #28]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	f000 810f 	beq.w	8007fe6 <D80_GENERIC+0x24a>
 8007dc8:	6a13      	ldr	r3, [r2, #32]
 8007dca:	9308      	str	r3, [sp, #32]
 8007dcc:	2300      	movs	r3, #0
 8007dce:	9200      	str	r2, [sp, #0]
 8007dd0:	f8df 9264 	ldr.w	r9, [pc, #612]	; 8008038 <D80_GENERIC+0x29c>
 8007dd4:	f8cd b00c 	str.w	fp, [sp, #12]
 8007dd8:	461a      	mov	r2, r3
 8007dda:	e0ed      	b.n	8007fb8 <D80_GENERIC+0x21c>
 8007ddc:	fa5f fc8c 	uxtb.w	ip, ip
 8007de0:	fa0f f48c 	sxth.w	r4, ip
 8007de4:	0066      	lsls	r6, r4, #1
 8007de6:	eb06 0804 	add.w	r8, r6, r4
 8007dea:	f1cc 0500 	rsb	r5, ip, #0
 8007dee:	eb00 0108 	add.w	r1, r0, r8
 8007df2:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8007df6:	194b      	adds	r3, r1, r5
 8007df8:	5d49      	ldrb	r1, [r1, r5]
 8007dfa:	f810 a008 	ldrb.w	sl, [r0, r8]
 8007dfe:	f813 b004 	ldrb.w	fp, [r3, r4]
 8007e02:	f810 c00c 	ldrb.w	ip, [r0, ip]
 8007e06:	f890 8000 	ldrb.w	r8, [r0]
 8007e0a:	eb03 0e04 	add.w	lr, r3, r4
 8007e0e:	eb0e 0705 	add.w	r7, lr, r5
 8007e12:	0409      	lsls	r1, r1, #16
 8007e14:	f81e 3005 	ldrb.w	r3, [lr, r5]
 8007e18:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 8007e1c:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 8007e20:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 8007e24:	eb0a 0004 	add.w	r0, sl, r4
 8007e28:	041b      	lsls	r3, r3, #16
 8007e2a:	f81a a004 	ldrb.w	sl, [sl, r4]
 8007e2e:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 8007e32:	5d44      	ldrb	r4, [r0, r5]
 8007e34:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 8007e38:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8007e3c:	4428      	add	r0, r5
 8007e3e:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 8007e42:	4441      	add	r1, r8
 8007e44:	4430      	add	r0, r6
 8007e46:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 8007e4a:	441f      	add	r7, r3
 8007e4c:	b2cd      	uxtb	r5, r1
 8007e4e:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8007e52:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 8007e56:	f859 e023 	ldr.w	lr, [r9, r3, lsl #2]
 8007e5a:	9b03      	ldr	r3, [sp, #12]
 8007e5c:	f3c1 4507 	ubfx	r5, r1, #16, #8
 8007e60:	0e09      	lsrs	r1, r1, #24
 8007e62:	4433      	add	r3, r6
 8007e64:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 8007e68:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 8007e6c:	b2fd      	uxtb	r5, r7
 8007e6e:	eb0e 2193 	add.w	r1, lr, r3, lsr #10
 8007e72:	469b      	mov	fp, r3
 8007e74:	f3c7 2307 	ubfx	r3, r7, #8, #8
 8007e78:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 8007e7c:	f859 c025 	ldr.w	ip, [r9, r5, lsl #2]
 8007e80:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 8007e84:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 8007e88:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 8007e8c:	0e3b      	lsrs	r3, r7, #24
 8007e8e:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 8007e92:	f859 702e 	ldr.w	r7, [r9, lr, lsl #2]
 8007e96:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007e9a:	fa5f fe84 	uxtb.w	lr, r4
 8007e9e:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 8007ea2:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8007ea6:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8007eaa:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 8007eae:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 8007eb2:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 8007eb6:	eb0e 2e93 	add.w	lr, lr, r3, lsr #10
 8007eba:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 8007ebe:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8007ec2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ec6:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8007eca:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8007ece:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8007ed2:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8007ed6:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 8007eda:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 8007ede:	f3c4 0109 	ubfx	r1, r4, #0, #10
 8007ee2:	0aa3      	lsrs	r3, r4, #10
 8007ee4:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8007ee8:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8007eec:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8007ef0:	ea41 4e0e 	orr.w	lr, r1, lr, lsl #16
 8007ef4:	9303      	str	r3, [sp, #12]
 8007ef6:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 8007efa:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 8007efe:	4b42      	ldr	r3, [pc, #264]	; (8008008 <D80_GENERIC+0x26c>)
 8007f00:	9901      	ldr	r1, [sp, #4]
 8007f02:	fb2b 1303 	smlad	r3, fp, r3, r1
 8007f06:	4941      	ldr	r1, [pc, #260]	; (800800c <D80_GENERIC+0x270>)
 8007f08:	fb28 3301 	smlad	r3, r8, r1, r3
 8007f0c:	4940      	ldr	r1, [pc, #256]	; (8008010 <D80_GENERIC+0x274>)
 8007f0e:	fb2c 3301 	smlad	r3, ip, r1, r3
 8007f12:	4940      	ldr	r1, [pc, #256]	; (8008014 <D80_GENERIC+0x278>)
 8007f14:	fb27 3301 	smlad	r3, r7, r1, r3
 8007f18:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8007f1c:	fb2e 3301 	smlad	r3, lr, r1, r3
 8007f20:	493d      	ldr	r1, [pc, #244]	; (8008018 <D80_GENERIC+0x27c>)
 8007f22:	9c02      	ldr	r4, [sp, #8]
 8007f24:	fb2b 4401 	smlad	r4, fp, r1, r4
 8007f28:	493c      	ldr	r1, [pc, #240]	; (800801c <D80_GENERIC+0x280>)
 8007f2a:	fb28 4401 	smlad	r4, r8, r1, r4
 8007f2e:	f04f 114b 	mov.w	r1, #4915275	; 0x4b004b
 8007f32:	fb2c 4101 	smlad	r1, ip, r1, r4
 8007f36:	4c3a      	ldr	r4, [pc, #232]	; (8008020 <D80_GENERIC+0x284>)
 8007f38:	fb27 1104 	smlad	r1, r7, r4, r1
 8007f3c:	4c39      	ldr	r4, [pc, #228]	; (8008024 <D80_GENERIC+0x288>)
 8007f3e:	fb2e 1104 	smlad	r1, lr, r4, r1
 8007f42:	9101      	str	r1, [sp, #4]
 8007f44:	2101      	movs	r1, #1
 8007f46:	fb2b fb01 	smuad	fp, fp, r1
 8007f4a:	4937      	ldr	r1, [pc, #220]	; (8008028 <D80_GENERIC+0x28c>)
 8007f4c:	fb28 b801 	smlad	r8, r8, r1, fp
 8007f50:	4d36      	ldr	r5, [pc, #216]	; (800802c <D80_GENERIC+0x290>)
 8007f52:	fb2c 8c05 	smlad	ip, ip, r5, r8
 8007f56:	4d36      	ldr	r5, [pc, #216]	; (8008030 <D80_GENERIC+0x294>)
 8007f58:	fb27 c705 	smlad	r7, r7, r5, ip
 8007f5c:	4d35      	ldr	r5, [pc, #212]	; (8008034 <D80_GENERIC+0x298>)
 8007f5e:	fb2e 7105 	smlad	r1, lr, r5, r7
 8007f62:	9102      	str	r1, [sp, #8]
 8007f64:	9908      	ldr	r1, [sp, #32]
 8007f66:	f5a3 337a 	sub.w	r3, r3, #256000	; 0x3e800
 8007f6a:	b181      	cbz	r1, 8007f8e <D80_GENERIC+0x1f2>
 8007f6c:	9c04      	ldr	r4, [sp, #16]
 8007f6e:	9d05      	ldr	r5, [sp, #20]
 8007f70:	9305      	str	r3, [sp, #20]
 8007f72:	441c      	add	r4, r3
 8007f74:	1b64      	subs	r4, r4, r5
 8007f76:	17e7      	asrs	r7, r4, #31
 8007f78:	fba4 4501 	umull	r4, r5, r4, r1
 8007f7c:	fb01 5507 	mla	r5, r1, r7, r5
 8007f80:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 8007f84:	f145 0500 	adc.w	r5, r5, #0
 8007f88:	0069      	lsls	r1, r5, #1
 8007f8a:	9104      	str	r1, [sp, #16]
 8007f8c:	460b      	mov	r3, r1
 8007f8e:	9e00      	ldr	r6, [sp, #0]
 8007f90:	9f06      	ldr	r7, [sp, #24]
 8007f92:	8d31      	ldrh	r1, [r6, #40]	; 0x28
 8007f94:	025b      	lsls	r3, r3, #9
 8007f96:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8007f9a:	2500      	movs	r5, #0
 8007f9c:	fb02 f101 	mul.w	r1, r2, r1
 8007fa0:	fbc7 4503 	smlal	r4, r5, r7, r3
 8007fa4:	9c07      	ldr	r4, [sp, #28]
 8007fa6:	10ab      	asrs	r3, r5, #2
 8007fa8:	f303 030f 	ssat	r3, #16, r3
 8007fac:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 8007fb0:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 8007fb2:	3201      	adds	r2, #1
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	dd13      	ble.n	8007fe0 <D80_GENERIC+0x244>
 8007fb8:	9b00      	ldr	r3, [sp, #0]
 8007fba:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	; 0x2a
 8007fbe:	f1bc 0f01 	cmp.w	ip, #1
 8007fc2:	f47f af0b 	bne.w	8007ddc <D80_GENERIC+0x40>
 8007fc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fc8:	6884      	ldr	r4, [r0, #8]
 8007fca:	069b      	lsls	r3, r3, #26
 8007fcc:	e890 0082 	ldmia.w	r0, {r1, r7}
 8007fd0:	f100 000a 	add.w	r0, r0, #10
 8007fd4:	f57f af3a 	bpl.w	8007e4c <D80_GENERIC+0xb0>
 8007fd8:	ba49      	rev16	r1, r1
 8007fda:	ba7f      	rev16	r7, r7
 8007fdc:	ba64      	rev16	r4, r4
 8007fde:	e735      	b.n	8007e4c <D80_GENERIC+0xb0>
 8007fe0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007fe4:	4632      	mov	r2, r6
 8007fe6:	9b02      	ldr	r3, [sp, #8]
 8007fe8:	6093      	str	r3, [r2, #8]
 8007fea:	9b01      	ldr	r3, [sp, #4]
 8007fec:	60d3      	str	r3, [r2, #12]
 8007fee:	9b04      	ldr	r3, [sp, #16]
 8007ff0:	6113      	str	r3, [r2, #16]
 8007ff2:	9b05      	ldr	r3, [sp, #20]
 8007ff4:	6153      	str	r3, [r2, #20]
 8007ff6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ff8:	f8c2 b01c 	str.w	fp, [r2, #28]
 8007ffc:	2000      	movs	r0, #0
 8007ffe:	6193      	str	r3, [r2, #24]
 8008000:	b00b      	add	sp, #44	; 0x2c
 8008002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008006:	bf00      	nop
 8008008:	002d0024 	.word	0x002d0024
 800800c:	001c0015 	.word	0x001c0015
 8008010:	000f000a 	.word	0x000f000a
 8008014:	00060003 	.word	0x00060003
 8008018:	0037003f 	.word	0x0037003f
 800801c:	00450049 	.word	0x00450049
 8008020:	00490045 	.word	0x00490045
 8008024:	003f0037 	.word	0x003f0037
 8008028:	00030006 	.word	0x00030006
 800802c:	000a000f 	.word	0x000a000f
 8008030:	0015001c 	.word	0x0015001c
 8008034:	0024002d 	.word	0x0024002d
 8008038:	20000000 	.word	0x20000000

0800803c <D128_GENERIC>:
 800803c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008040:	b093      	sub	sp, #76	; 0x4c
 8008042:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8008044:	9005      	str	r0, [sp, #20]
 8008046:	4610      	mov	r0, r2
 8008048:	9201      	str	r2, [sp, #4]
 800804a:	6912      	ldr	r2, [r2, #16]
 800804c:	920c      	str	r2, [sp, #48]	; 0x30
 800804e:	4602      	mov	r2, r0
 8008050:	6940      	ldr	r0, [r0, #20]
 8008052:	900d      	str	r0, [sp, #52]	; 0x34
 8008054:	4610      	mov	r0, r2
 8008056:	4614      	mov	r4, r2
 8008058:	6992      	ldr	r2, [r2, #24]
 800805a:	9211      	str	r2, [sp, #68]	; 0x44
 800805c:	69c2      	ldr	r2, [r0, #28]
 800805e:	9202      	str	r2, [sp, #8]
 8008060:	68e2      	ldr	r2, [r4, #12]
 8008062:	6880      	ldr	r0, [r0, #8]
 8008064:	9203      	str	r2, [sp, #12]
 8008066:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8008068:	9004      	str	r0, [sp, #16]
 800806a:	920e      	str	r2, [sp, #56]	; 0x38
 800806c:	910f      	str	r1, [sp, #60]	; 0x3c
 800806e:	2b00      	cmp	r3, #0
 8008070:	f000 819b 	beq.w	80083aa <D128_GENERIC+0x36e>
 8008074:	6a23      	ldr	r3, [r4, #32]
 8008076:	9310      	str	r3, [sp, #64]	; 0x40
 8008078:	2300      	movs	r3, #0
 800807a:	f8df 93a8 	ldr.w	r9, [pc, #936]	; 8008424 <D128_GENERIC+0x3e8>
 800807e:	9306      	str	r3, [sp, #24]
 8008080:	e17a      	b.n	8008378 <D128_GENERIC+0x33c>
 8008082:	b2d2      	uxtb	r2, r2
 8008084:	9d05      	ldr	r5, [sp, #20]
 8008086:	b214      	sxth	r4, r2
 8008088:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 800808c:	4250      	negs	r0, r2
 800808e:	eb05 010a 	add.w	r1, r5, sl
 8008092:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008096:	eb01 0800 	add.w	r8, r1, r0
 800809a:	eb0b 0c04 	add.w	ip, fp, r4
 800809e:	eb08 070c 	add.w	r7, r8, ip
 80080a2:	183b      	adds	r3, r7, r0
 80080a4:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 80080a8:	eb03 0e40 	add.w	lr, r3, r0, lsl #1
 80080ac:	eb0e 0604 	add.w	r6, lr, r4
 80080b0:	9307      	str	r3, [sp, #28]
 80080b2:	1833      	adds	r3, r6, r0
 80080b4:	9305      	str	r3, [sp, #20]
 80080b6:	462b      	mov	r3, r5
 80080b8:	f815 a00a 	ldrb.w	sl, [r5, sl]
 80080bc:	f8cd a020 	str.w	sl, [sp, #32]
 80080c0:	f818 a00c 	ldrb.w	sl, [r8, ip]
 80080c4:	f813 c002 	ldrb.w	ip, [r3, r2]
 80080c8:	f81e 8004 	ldrb.w	r8, [lr, r4]
 80080cc:	5c3a      	ldrb	r2, [r7, r0]
 80080ce:	f817 e010 	ldrb.w	lr, [r7, r0, lsl #1]
 80080d2:	781f      	ldrb	r7, [r3, #0]
 80080d4:	9b07      	ldr	r3, [sp, #28]
 80080d6:	9d05      	ldr	r5, [sp, #20]
 80080d8:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 80080dc:	5c09      	ldrb	r1, [r1, r0]
 80080de:	9709      	str	r7, [sp, #36]	; 0x24
 80080e0:	9307      	str	r3, [sp, #28]
 80080e2:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 80080e6:	5c33      	ldrb	r3, [r6, r0]
 80080e8:	0412      	lsls	r2, r2, #16
 80080ea:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 80080ee:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 80080f2:	9d08      	ldr	r5, [sp, #32]
 80080f4:	eb06 0a04 	add.w	sl, r6, r4
 80080f8:	0409      	lsls	r1, r1, #16
 80080fa:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 80080fe:	f81a 5000 	ldrb.w	r5, [sl, r0]
 8008102:	5d36      	ldrb	r6, [r6, r4]
 8008104:	9c05      	ldr	r4, [sp, #20]
 8008106:	042d      	lsls	r5, r5, #16
 8008108:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 800810c:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8008110:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 8008114:	f814 4010 	ldrb.w	r4, [r4, r0, lsl #1]
 8008118:	eb0a 0c00 	add.w	ip, sl, r0
 800811c:	041b      	lsls	r3, r3, #16
 800811e:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8008122:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 8008126:	f81c a010 	ldrb.w	sl, [ip, r0, lsl #1]
 800812a:	9d07      	ldr	r5, [sp, #28]
 800812c:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 8008130:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 8008134:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008136:	4458      	add	r0, fp
 8008138:	eb02 220e 	add.w	r2, r2, lr, lsl #8
 800813c:	9005      	str	r0, [sp, #20]
 800813e:	4439      	add	r1, r7
 8008140:	442a      	add	r2, r5
 8008142:	44b2      	add	sl, r6
 8008144:	1918      	adds	r0, r3, r4
 8008146:	b2cb      	uxtb	r3, r1
 8008148:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800814c:	9e02      	ldr	r6, [sp, #8]
 800814e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008152:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 8008156:	f3c1 4407 	ubfx	r4, r1, #16, #8
 800815a:	441e      	add	r6, r3
 800815c:	0e09      	lsrs	r1, r1, #24
 800815e:	4633      	mov	r3, r6
 8008160:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8008164:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 8008168:	b2d4      	uxtb	r4, r2
 800816a:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800816e:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8008172:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 8008176:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800817a:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800817e:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8008182:	0e12      	lsrs	r2, r2, #24
 8008184:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 8008188:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 800818c:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 8008190:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 8008194:	9702      	str	r7, [sp, #8]
 8008196:	b2c2      	uxtb	r2, r0
 8008198:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 800819c:	eb06 2c91 	add.w	ip, r6, r1, lsr #10
 80081a0:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 80081a4:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 80081a8:	f3c0 2207 	ubfx	r2, r0, #8, #8
 80081ac:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 80081b0:	f3c0 4607 	ubfx	r6, r0, #16, #8
 80081b4:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 80081b8:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 80081bc:	0e00      	lsrs	r0, r0, #24
 80081be:	fa5f f68a 	uxtb.w	r6, sl
 80081c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80081c6:	9309      	str	r3, [sp, #36]	; 0x24
 80081c8:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 80081cc:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 80081d0:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 80081d4:	f3ca 2307 	ubfx	r3, sl, #8, #8
 80081d8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80081dc:	950a      	str	r5, [sp, #40]	; 0x28
 80081de:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 80081e2:	f3ca 4507 	ubfx	r5, sl, #16, #8
 80081e6:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 80081ea:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80081ee:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 80081f2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80081f6:	920b      	str	r2, [sp, #44]	; 0x2c
 80081f8:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 80081fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80081fe:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8008202:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8008206:	9307      	str	r3, [sp, #28]
 8008208:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800820c:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8008210:	9b02      	ldr	r3, [sp, #8]
 8008212:	f8cd c008 	str.w	ip, [sp, #8]
 8008216:	4694      	mov	ip, r2
 8008218:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800821a:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 800821e:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8008222:	9a02      	ldr	r2, [sp, #8]
 8008224:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8008228:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800822c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008230:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008232:	f8cd a020 	str.w	sl, [sp, #32]
 8008236:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800823a:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800823e:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8008242:	9b07      	ldr	r3, [sp, #28]
 8008244:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8008248:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800824c:	ea42 480e 	orr.w	r8, r2, lr, lsl #16
 8008250:	9a08      	ldr	r2, [sp, #32]
 8008252:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8008256:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800825a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800825e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8008262:	f3c2 0e09 	ubfx	lr, r2, #0, #10
 8008266:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800826a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800826e:	0a96      	lsrs	r6, r2, #10
 8008270:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8008274:	9602      	str	r6, [sp, #8]
 8008276:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800827a:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800827e:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 8008282:	4e53      	ldr	r6, [pc, #332]	; (80083d0 <D128_GENERIC+0x394>)
 8008284:	9f03      	ldr	r7, [sp, #12]
 8008286:	fb2c 7606 	smlad	r6, ip, r6, r7
 800828a:	4f52      	ldr	r7, [pc, #328]	; (80083d4 <D128_GENERIC+0x398>)
 800828c:	fb2a 6607 	smlad	r6, sl, r7, r6
 8008290:	4f51      	ldr	r7, [pc, #324]	; (80083d8 <D128_GENERIC+0x39c>)
 8008292:	fb21 6607 	smlad	r6, r1, r7, r6
 8008296:	4f51      	ldr	r7, [pc, #324]	; (80083dc <D128_GENERIC+0x3a0>)
 8008298:	fb24 6607 	smlad	r6, r4, r7, r6
 800829c:	4f50      	ldr	r7, [pc, #320]	; (80083e0 <D128_GENERIC+0x3a4>)
 800829e:	fb28 6607 	smlad	r6, r8, r7, r6
 80082a2:	4f50      	ldr	r7, [pc, #320]	; (80083e4 <D128_GENERIC+0x3a8>)
 80082a4:	fb20 6607 	smlad	r6, r0, r7, r6
 80082a8:	4f4f      	ldr	r7, [pc, #316]	; (80083e8 <D128_GENERIC+0x3ac>)
 80082aa:	fb23 6607 	smlad	r6, r3, r7, r6
 80082ae:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 80082b2:	fb25 6607 	smlad	r6, r5, r7, r6
 80082b6:	4f4d      	ldr	r7, [pc, #308]	; (80083ec <D128_GENERIC+0x3b0>)
 80082b8:	9a04      	ldr	r2, [sp, #16]
 80082ba:	fb2c 2e07 	smlad	lr, ip, r7, r2
 80082be:	4a4c      	ldr	r2, [pc, #304]	; (80083f0 <D128_GENERIC+0x3b4>)
 80082c0:	fb2a ee02 	smlad	lr, sl, r2, lr
 80082c4:	4f4b      	ldr	r7, [pc, #300]	; (80083f4 <D128_GENERIC+0x3b8>)
 80082c6:	fb21 ee07 	smlad	lr, r1, r7, lr
 80082ca:	4f4b      	ldr	r7, [pc, #300]	; (80083f8 <D128_GENERIC+0x3bc>)
 80082cc:	fb24 ee07 	smlad	lr, r4, r7, lr
 80082d0:	4f4a      	ldr	r7, [pc, #296]	; (80083fc <D128_GENERIC+0x3c0>)
 80082d2:	fb28 ee07 	smlad	lr, r8, r7, lr
 80082d6:	4f4a      	ldr	r7, [pc, #296]	; (8008400 <D128_GENERIC+0x3c4>)
 80082d8:	fb20 ee07 	smlad	lr, r0, r7, lr
 80082dc:	4f49      	ldr	r7, [pc, #292]	; (8008404 <D128_GENERIC+0x3c8>)
 80082de:	fb23 e707 	smlad	r7, r3, r7, lr
 80082e2:	f8df e144 	ldr.w	lr, [pc, #324]	; 8008428 <D128_GENERIC+0x3ec>
 80082e6:	fb25 720e 	smlad	r2, r5, lr, r7
 80082ea:	f04f 0b01 	mov.w	fp, #1
 80082ee:	9203      	str	r2, [sp, #12]
 80082f0:	fb2c fb0b 	smuad	fp, ip, fp
 80082f4:	4f44      	ldr	r7, [pc, #272]	; (8008408 <D128_GENERIC+0x3cc>)
 80082f6:	fb2a ba07 	smlad	sl, sl, r7, fp
 80082fa:	4f44      	ldr	r7, [pc, #272]	; (800840c <D128_GENERIC+0x3d0>)
 80082fc:	fb21 aa07 	smlad	sl, r1, r7, sl
 8008300:	4f43      	ldr	r7, [pc, #268]	; (8008410 <D128_GENERIC+0x3d4>)
 8008302:	fb24 aa07 	smlad	sl, r4, r7, sl
 8008306:	4f43      	ldr	r7, [pc, #268]	; (8008414 <D128_GENERIC+0x3d8>)
 8008308:	fb28 a707 	smlad	r7, r8, r7, sl
 800830c:	4a42      	ldr	r2, [pc, #264]	; (8008418 <D128_GENERIC+0x3dc>)
 800830e:	fb20 7702 	smlad	r7, r0, r2, r7
 8008312:	4a42      	ldr	r2, [pc, #264]	; (800841c <D128_GENERIC+0x3e0>)
 8008314:	fb23 7702 	smlad	r7, r3, r2, r7
 8008318:	4b41      	ldr	r3, [pc, #260]	; (8008420 <D128_GENERIC+0x3e4>)
 800831a:	fb25 7303 	smlad	r3, r5, r3, r7
 800831e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008320:	9304      	str	r3, [sp, #16]
 8008322:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 8008326:	b185      	cbz	r5, 800834a <D128_GENERIC+0x30e>
 8008328:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800832a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800832c:	960d      	str	r6, [sp, #52]	; 0x34
 800832e:	4432      	add	r2, r6
 8008330:	1a52      	subs	r2, r2, r1
 8008332:	17d1      	asrs	r1, r2, #31
 8008334:	fba2 2305 	umull	r2, r3, r2, r5
 8008338:	fb05 3301 	mla	r3, r5, r1, r3
 800833c:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8008340:	f143 0300 	adc.w	r3, r3, #0
 8008344:	005b      	lsls	r3, r3, #1
 8008346:	930c      	str	r3, [sp, #48]	; 0x30
 8008348:	461e      	mov	r6, r3
 800834a:	9801      	ldr	r0, [sp, #4]
 800834c:	9c06      	ldr	r4, [sp, #24]
 800834e:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 8008350:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8008352:	01f6      	lsls	r6, r6, #7
 8008354:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008358:	2300      	movs	r3, #0
 800835a:	fbc5 2306 	smlal	r2, r3, r5, r6
 800835e:	fb04 f101 	mul.w	r1, r4, r1
 8008362:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008364:	109b      	asrs	r3, r3, #2
 8008366:	f303 030f 	ssat	r3, #16, r3
 800836a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 800836e:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8008370:	1c62      	adds	r2, r4, #1
 8008372:	4293      	cmp	r3, r2
 8008374:	9206      	str	r2, [sp, #24]
 8008376:	dd18      	ble.n	80083aa <D128_GENERIC+0x36e>
 8008378:	9b01      	ldr	r3, [sp, #4]
 800837a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800837c:	2a01      	cmp	r2, #1
 800837e:	f47f ae80 	bne.w	8008082 <D128_GENERIC+0x46>
 8008382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008384:	9d05      	ldr	r5, [sp, #20]
 8008386:	069b      	lsls	r3, r3, #26
 8008388:	6829      	ldr	r1, [r5, #0]
 800838a:	686a      	ldr	r2, [r5, #4]
 800838c:	68a8      	ldr	r0, [r5, #8]
 800838e:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 8008392:	f105 0410 	add.w	r4, r5, #16
 8008396:	d506      	bpl.n	80083a6 <D128_GENERIC+0x36a>
 8008398:	ba49      	rev16	r1, r1
 800839a:	ba52      	rev16	r2, r2
 800839c:	ba40      	rev16	r0, r0
 800839e:	fa9a fa9a 	rev16.w	sl, sl
 80083a2:	9405      	str	r4, [sp, #20]
 80083a4:	e6cf      	b.n	8008146 <D128_GENERIC+0x10a>
 80083a6:	9405      	str	r4, [sp, #20]
 80083a8:	e6cd      	b.n	8008146 <D128_GENERIC+0x10a>
 80083aa:	9a01      	ldr	r2, [sp, #4]
 80083ac:	9904      	ldr	r1, [sp, #16]
 80083ae:	6091      	str	r1, [r2, #8]
 80083b0:	9903      	ldr	r1, [sp, #12]
 80083b2:	60d1      	str	r1, [r2, #12]
 80083b4:	9b02      	ldr	r3, [sp, #8]
 80083b6:	61d3      	str	r3, [r2, #28]
 80083b8:	4611      	mov	r1, r2
 80083ba:	4613      	mov	r3, r2
 80083bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80083be:	610a      	str	r2, [r1, #16]
 80083c0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80083c2:	6159      	str	r1, [r3, #20]
 80083c4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80083c6:	6199      	str	r1, [r3, #24]
 80083c8:	2000      	movs	r0, #0
 80083ca:	b013      	add	sp, #76	; 0x4c
 80083cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083d0:	00780069 	.word	0x00780069
 80083d4:	005b004e 	.word	0x005b004e
 80083d8:	00420037 	.word	0x00420037
 80083dc:	002d0024 	.word	0x002d0024
 80083e0:	001c0015 	.word	0x001c0015
 80083e4:	000f000a 	.word	0x000f000a
 80083e8:	00060003 	.word	0x00060003
 80083ec:	00880096 	.word	0x00880096
 80083f0:	00a200ac 	.word	0x00a200ac
 80083f4:	00b400ba 	.word	0x00b400ba
 80083f8:	00be00c0 	.word	0x00be00c0
 80083fc:	00c000be 	.word	0x00c000be
 8008400:	00ba00b4 	.word	0x00ba00b4
 8008404:	00ac00a2 	.word	0x00ac00a2
 8008408:	00030006 	.word	0x00030006
 800840c:	000a000f 	.word	0x000a000f
 8008410:	0015001c 	.word	0x0015001c
 8008414:	0024002d 	.word	0x0024002d
 8008418:	00370042 	.word	0x00370042
 800841c:	004e005b 	.word	0x004e005b
 8008420:	00690078 	.word	0x00690078
 8008424:	20000000 	.word	0x20000000
 8008428:	00960088 	.word	0x00960088

0800842c <D16_1CH_HTONS_VOL_HP>:
 800842c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008430:	4691      	mov	r9, r2
 8008432:	b083      	sub	sp, #12
 8008434:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8008436:	f8d9 3018 	ldr.w	r3, [r9, #24]
 800843a:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800843e:	9300      	str	r3, [sp, #0]
 8008440:	4680      	mov	r8, r0
 8008442:	f8d9 7014 	ldr.w	r7, [r9, #20]
 8008446:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800844a:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800844e:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8008452:	9401      	str	r4, [sp, #4]
 8008454:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 8008458:	f8d9 e020 	ldr.w	lr, [r9, #32]
 800845c:	2a00      	cmp	r2, #0
 800845e:	d04e      	beq.n	80084fe <D16_1CH_HTONS_VOL_HP+0xd2>
 8008460:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 800850c <D16_1CH_HTONS_VOL_HP+0xe0>
 8008464:	1e8c      	subs	r4, r1, #2
 8008466:	eb08 0b42 	add.w	fp, r8, r2, lsl #1
 800846a:	f858 2b02 	ldr.w	r2, [r8], #2
 800846e:	ba52      	rev16	r2, r2
 8008470:	b2d6      	uxtb	r6, r2
 8008472:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8008476:	f85c 2026 	ldr.w	r2, [ip, r6, lsl #2]
 800847a:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800847e:	4413      	add	r3, r2
 8008480:	eb01 2293 	add.w	r2, r1, r3, lsr #10
 8008484:	f3c2 0109 	ubfx	r1, r2, #0, #10
 8008488:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800848c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008490:	0a93      	lsrs	r3, r2, #10
 8008492:	4a1c      	ldr	r2, [pc, #112]	; (8008504 <D16_1CH_HTONS_VOL_HP+0xd8>)
 8008494:	fb21 5202 	smlad	r2, r1, r2, r5
 8008498:	4d1b      	ldr	r5, [pc, #108]	; (8008508 <D16_1CH_HTONS_VOL_HP+0xdc>)
 800849a:	fb21 f505 	smuad	r5, r1, r5
 800849e:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 80084a2:	4410      	add	r0, r2
 80084a4:	1bc0      	subs	r0, r0, r7
 80084a6:	17c7      	asrs	r7, r0, #31
 80084a8:	fba0 010e 	umull	r0, r1, r0, lr
 80084ac:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 80084b0:	fb0e 1107 	mla	r1, lr, r7, r1
 80084b4:	f141 0100 	adc.w	r1, r1, #0
 80084b8:	0448      	lsls	r0, r1, #17
 80084ba:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80084be:	2700      	movs	r7, #0
 80084c0:	fbc0 670a 	smlal	r6, r7, r0, sl
 80084c4:	45d8      	cmp	r8, fp
 80084c6:	ea4f 0041 	mov.w	r0, r1, lsl #1
 80084ca:	ea4f 01a7 	mov.w	r1, r7, asr #2
 80084ce:	4617      	mov	r7, r2
 80084d0:	f301 010f 	ssat	r1, #16, r1
 80084d4:	f824 1f02 	strh.w	r1, [r4, #2]!
 80084d8:	d1c7      	bne.n	800846a <D16_1CH_HTONS_VOL_HP+0x3e>
 80084da:	9901      	ldr	r1, [sp, #4]
 80084dc:	f8c9 301c 	str.w	r3, [r9, #28]
 80084e0:	9b00      	ldr	r3, [sp, #0]
 80084e2:	f8c9 0010 	str.w	r0, [r9, #16]
 80084e6:	2000      	movs	r0, #0
 80084e8:	f8c9 5008 	str.w	r5, [r9, #8]
 80084ec:	f8c9 100c 	str.w	r1, [r9, #12]
 80084f0:	f8c9 2014 	str.w	r2, [r9, #20]
 80084f4:	f8c9 3018 	str.w	r3, [r9, #24]
 80084f8:	b003      	add	sp, #12
 80084fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084fe:	463a      	mov	r2, r7
 8008500:	4621      	mov	r1, r4
 8008502:	e7eb      	b.n	80084dc <D16_1CH_HTONS_VOL_HP+0xb0>
 8008504:	00030001 	.word	0x00030001
 8008508:	00010003 	.word	0x00010003
 800850c:	20000000 	.word	0x20000000

08008510 <D24_1CH_HTONS_VOL_HP>:
 8008510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008514:	b089      	sub	sp, #36	; 0x24
 8008516:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8008518:	6996      	ldr	r6, [r2, #24]
 800851a:	9304      	str	r3, [sp, #16]
 800851c:	6b17      	ldr	r7, [r2, #48]	; 0x30
 800851e:	9207      	str	r2, [sp, #28]
 8008520:	6915      	ldr	r5, [r2, #16]
 8008522:	6954      	ldr	r4, [r2, #20]
 8008524:	9606      	str	r6, [sp, #24]
 8008526:	6893      	ldr	r3, [r2, #8]
 8008528:	69d6      	ldr	r6, [r2, #28]
 800852a:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 800852e:	f8d2 a020 	ldr.w	sl, [r2, #32]
 8008532:	9a04      	ldr	r2, [sp, #16]
 8008534:	9705      	str	r7, [sp, #20]
 8008536:	2a00      	cmp	r2, #0
 8008538:	d07e      	beq.n	8008638 <D24_1CH_HTONS_VOL_HP+0x128>
 800853a:	f1a1 0b02 	sub.w	fp, r1, #2
 800853e:	2700      	movs	r7, #0
 8008540:	46a8      	mov	r8, r5
 8008542:	f8cd b004 	str.w	fp, [sp, #4]
 8008546:	4655      	mov	r5, sl
 8008548:	46e3      	mov	fp, ip
 800854a:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 8008644 <D24_1CH_HTONS_VOL_HP+0x134>
 800854e:	46ba      	mov	sl, r7
 8008550:	469c      	mov	ip, r3
 8008552:	e055      	b.n	8008600 <D24_1CH_HTONS_VOL_HP+0xf0>
 8008554:	7802      	ldrb	r2, [r0, #0]
 8008556:	78c3      	ldrb	r3, [r0, #3]
 8008558:	7841      	ldrb	r1, [r0, #1]
 800855a:	0212      	lsls	r2, r2, #8
 800855c:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 8008560:	440b      	add	r3, r1
 8008562:	3002      	adds	r0, #2
 8008564:	b2d9      	uxtb	r1, r3
 8008566:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800856a:	f85e 7021 	ldr.w	r7, [lr, r1, lsl #2]
 800856e:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 8008572:	0c1b      	lsrs	r3, r3, #16
 8008574:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8008578:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800857c:	f85e 6023 	ldr.w	r6, [lr, r3, lsl #2]
 8008580:	f3c7 0309 	ubfx	r3, r7, #0, #10
 8008584:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8008588:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800858c:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8008590:	4a2a      	ldr	r2, [pc, #168]	; (800863c <D24_1CH_HTONS_VOL_HP+0x12c>)
 8008592:	fb23 b102 	smlad	r1, r3, r2, fp
 8008596:	4a2a      	ldr	r2, [pc, #168]	; (8008640 <D24_1CH_HTONS_VOL_HP+0x130>)
 8008598:	fb23 cb02 	smlad	fp, r3, r2, ip
 800859c:	f3c6 0c09 	ubfx	ip, r6, #0, #10
 80085a0:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 80085a4:	eb0b 0b4c 	add.w	fp, fp, ip, lsl #1
 80085a8:	2201      	movs	r2, #1
 80085aa:	fb23 f702 	smuad	r7, r3, r2
 80085ae:	f5a1 51d8 	sub.w	r1, r1, #6912	; 0x1b00
 80085b2:	eb01 0208 	add.w	r2, r1, r8
 80085b6:	1b12      	subs	r2, r2, r4
 80085b8:	17d4      	asrs	r4, r2, #31
 80085ba:	fba2 2305 	umull	r2, r3, r2, r5
 80085be:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 80085c2:	fb05 3304 	mla	r3, r5, r4, r3
 80085c6:	f143 0300 	adc.w	r3, r3, #0
 80085ca:	9c05      	ldr	r4, [sp, #20]
 80085cc:	03da      	lsls	r2, r3, #15
 80085ce:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 80085d2:	f04f 0900 	mov.w	r9, #0
 80085d6:	fbc4 8902 	smlal	r8, r9, r4, r2
 80085da:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80085de:	9a01      	ldr	r2, [sp, #4]
 80085e0:	ea4f 0843 	mov.w	r8, r3, lsl #1
 80085e4:	9b03      	ldr	r3, [sp, #12]
 80085e6:	109b      	asrs	r3, r3, #2
 80085e8:	f303 030f 	ssat	r3, #16, r3
 80085ec:	f822 3f02 	strh.w	r3, [r2, #2]!
 80085f0:	9b04      	ldr	r3, [sp, #16]
 80085f2:	9201      	str	r2, [sp, #4]
 80085f4:	f10a 0a01 	add.w	sl, sl, #1
 80085f8:	459a      	cmp	sl, r3
 80085fa:	44bc      	add	ip, r7
 80085fc:	460c      	mov	r4, r1
 80085fe:	d00b      	beq.n	8008618 <D24_1CH_HTONS_VOL_HP+0x108>
 8008600:	f01a 0f01 	tst.w	sl, #1
 8008604:	d0a6      	beq.n	8008554 <D24_1CH_HTONS_VOL_HP+0x44>
 8008606:	78c2      	ldrb	r2, [r0, #3]
 8008608:	7883      	ldrb	r3, [r0, #2]
 800860a:	f810 1b04 	ldrb.w	r1, [r0], #4
 800860e:	0212      	lsls	r2, r2, #8
 8008610:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 8008614:	440b      	add	r3, r1
 8008616:	e7a5      	b.n	8008564 <D24_1CH_HTONS_VOL_HP+0x54>
 8008618:	4663      	mov	r3, ip
 800861a:	4645      	mov	r5, r8
 800861c:	46dc      	mov	ip, fp
 800861e:	9807      	ldr	r0, [sp, #28]
 8008620:	6141      	str	r1, [r0, #20]
 8008622:	9906      	ldr	r1, [sp, #24]
 8008624:	6083      	str	r3, [r0, #8]
 8008626:	f8c0 c00c 	str.w	ip, [r0, #12]
 800862a:	61c6      	str	r6, [r0, #28]
 800862c:	6105      	str	r5, [r0, #16]
 800862e:	6181      	str	r1, [r0, #24]
 8008630:	2000      	movs	r0, #0
 8008632:	b009      	add	sp, #36	; 0x24
 8008634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008638:	4621      	mov	r1, r4
 800863a:	e7f0      	b.n	800861e <D24_1CH_HTONS_VOL_HP+0x10e>
 800863c:	00030001 	.word	0x00030001
 8008640:	00060007 	.word	0x00060007
 8008644:	20000000 	.word	0x20000000

08008648 <D32_1CH_HTONS_VOL_HP>:
 8008648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800864c:	4692      	mov	sl, r2
 800864e:	b087      	sub	sp, #28
 8008650:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8008652:	f8da 3018 	ldr.w	r3, [sl, #24]
 8008656:	f8da 5030 	ldr.w	r5, [sl, #48]	; 0x30
 800865a:	9304      	str	r3, [sp, #16]
 800865c:	f8da 4010 	ldr.w	r4, [sl, #16]
 8008660:	f8da 8014 	ldr.w	r8, [sl, #20]
 8008664:	f8da 601c 	ldr.w	r6, [sl, #28]
 8008668:	f8da 3008 	ldr.w	r3, [sl, #8]
 800866c:	f8da e00c 	ldr.w	lr, [sl, #12]
 8008670:	9501      	str	r5, [sp, #4]
 8008672:	f8da c020 	ldr.w	ip, [sl, #32]
 8008676:	2a00      	cmp	r2, #0
 8008678:	d07b      	beq.n	8008772 <D32_1CH_HTONS_VOL_HP+0x12a>
 800867a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800867e:	4f3e      	ldr	r7, [pc, #248]	; (8008778 <D32_1CH_HTONS_VOL_HP+0x130>)
 8008680:	f8cd c00c 	str.w	ip, [sp, #12]
 8008684:	9202      	str	r2, [sp, #8]
 8008686:	460d      	mov	r5, r1
 8008688:	46a1      	mov	r9, r4
 800868a:	4684      	mov	ip, r0
 800868c:	f8cd a014 	str.w	sl, [sp, #20]
 8008690:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008694:	ba49      	rev16	r1, r1
 8008696:	b2c8      	uxtb	r0, r1
 8008698:	f3c1 2207 	ubfx	r2, r1, #8, #8
 800869c:	f3c1 4a07 	ubfx	sl, r1, #16, #8
 80086a0:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 80086a4:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 80086a8:	0e09      	lsrs	r1, r1, #24
 80086aa:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 80086ae:	f857 602a 	ldr.w	r6, [r7, sl, lsl #2]
 80086b2:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 80086b6:	eb02 2290 	add.w	r2, r2, r0, lsr #10
 80086ba:	eb06 2a92 	add.w	sl, r6, r2, lsr #10
 80086be:	eb01 269a 	add.w	r6, r1, sl, lsr #10
 80086c2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80086c6:	f3c6 0109 	ubfx	r1, r6, #0, #10
 80086ca:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80086ce:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 80086d2:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 80086d6:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 80086da:	4a28      	ldr	r2, [pc, #160]	; (800877c <D32_1CH_HTONS_VOL_HP+0x134>)
 80086dc:	fb20 e202 	smlad	r2, r0, r2, lr
 80086e0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80086e4:	fb2a 2101 	smlad	r1, sl, r1, r2
 80086e8:	4a25      	ldr	r2, [pc, #148]	; (8008780 <D32_1CH_HTONS_VOL_HP+0x138>)
 80086ea:	fb20 3302 	smlad	r3, r0, r2, r3
 80086ee:	4a25      	ldr	r2, [pc, #148]	; (8008784 <D32_1CH_HTONS_VOL_HP+0x13c>)
 80086f0:	fb2a 3e02 	smlad	lr, sl, r2, r3
 80086f4:	2301      	movs	r3, #1
 80086f6:	fb20 f003 	smuad	r0, r0, r3
 80086fa:	4b23      	ldr	r3, [pc, #140]	; (8008788 <D32_1CH_HTONS_VOL_HP+0x140>)
 80086fc:	fb2a 0303 	smlad	r3, sl, r3, r0
 8008700:	f5a1 4280 	sub.w	r2, r1, #16384	; 0x4000
 8008704:	9c03      	ldr	r4, [sp, #12]
 8008706:	eb02 0009 	add.w	r0, r2, r9
 800870a:	eba0 0008 	sub.w	r0, r0, r8
 800870e:	ea4f 7be0 	mov.w	fp, r0, asr #31
 8008712:	fba0 0104 	umull	r0, r1, r0, r4
 8008716:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800871a:	fb04 110b 	mla	r1, r4, fp, r1
 800871e:	f141 0100 	adc.w	r1, r1, #0
 8008722:	9c01      	ldr	r4, [sp, #4]
 8008724:	0388      	lsls	r0, r1, #14
 8008726:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800872a:	f04f 0900 	mov.w	r9, #0
 800872e:	fbc0 8904 	smlal	r8, r9, r0, r4
 8008732:	ea4f 00a9 	mov.w	r0, r9, asr #2
 8008736:	ea4f 0941 	mov.w	r9, r1, lsl #1
 800873a:	f300 000f 	ssat	r0, #16, r0
 800873e:	9902      	ldr	r1, [sp, #8]
 8008740:	f825 0b02 	strh.w	r0, [r5], #2
 8008744:	428d      	cmp	r5, r1
 8008746:	4690      	mov	r8, r2
 8008748:	d1a2      	bne.n	8008690 <D32_1CH_HTONS_VOL_HP+0x48>
 800874a:	f8dd a014 	ldr.w	sl, [sp, #20]
 800874e:	464c      	mov	r4, r9
 8008750:	f8ca 3008 	str.w	r3, [sl, #8]
 8008754:	9b04      	ldr	r3, [sp, #16]
 8008756:	f8ca e00c 	str.w	lr, [sl, #12]
 800875a:	2000      	movs	r0, #0
 800875c:	f8ca 601c 	str.w	r6, [sl, #28]
 8008760:	f8ca 4010 	str.w	r4, [sl, #16]
 8008764:	f8ca 2014 	str.w	r2, [sl, #20]
 8008768:	f8ca 3018 	str.w	r3, [sl, #24]
 800876c:	b007      	add	sp, #28
 800876e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008772:	4642      	mov	r2, r8
 8008774:	e7ec      	b.n	8008750 <D32_1CH_HTONS_VOL_HP+0x108>
 8008776:	bf00      	nop
 8008778:	20000000 	.word	0x20000000
 800877c:	00060003 	.word	0x00060003
 8008780:	000a000c 	.word	0x000a000c
 8008784:	000c000a 	.word	0x000c000a
 8008788:	00030006 	.word	0x00030006

0800878c <D48_1CH_HTONS_VOL_HP>:
 800878c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008790:	4613      	mov	r3, r2
 8008792:	461c      	mov	r4, r3
 8008794:	b087      	sub	sp, #28
 8008796:	4625      	mov	r5, r4
 8008798:	4626      	mov	r6, r4
 800879a:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 800879c:	9205      	str	r2, [sp, #20]
 800879e:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 80087a0:	f8d3 9014 	ldr.w	r9, [r3, #20]
 80087a4:	9501      	str	r5, [sp, #4]
 80087a6:	4680      	mov	r8, r0
 80087a8:	6a35      	ldr	r5, [r6, #32]
 80087aa:	6918      	ldr	r0, [r3, #16]
 80087ac:	699b      	ldr	r3, [r3, #24]
 80087ae:	9304      	str	r3, [sp, #16]
 80087b0:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 80087b4:	68a3      	ldr	r3, [r4, #8]
 80087b6:	9502      	str	r5, [sp, #8]
 80087b8:	68e4      	ldr	r4, [r4, #12]
 80087ba:	2a00      	cmp	r2, #0
 80087bc:	f000 808c 	beq.w	80088d8 <D48_1CH_HTONS_VOL_HP+0x14c>
 80087c0:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 80087c4:	4d45      	ldr	r5, [pc, #276]	; (80088dc <D48_1CH_HTONS_VOL_HP+0x150>)
 80087c6:	9203      	str	r2, [sp, #12]
 80087c8:	468c      	mov	ip, r1
 80087ca:	e898 0044 	ldmia.w	r8, {r2, r6}
 80087ce:	f108 0806 	add.w	r8, r8, #6
 80087d2:	ba52      	rev16	r2, r2
 80087d4:	ba76      	rev16	r6, r6
 80087d6:	b2d7      	uxtb	r7, r2
 80087d8:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80087dc:	f855 a027 	ldr.w	sl, [r5, r7, lsl #2]
 80087e0:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 80087e4:	f3c2 4707 	ubfx	r7, r2, #16, #8
 80087e8:	0e12      	lsrs	r2, r2, #24
 80087ea:	eb0a 2a9e 	add.w	sl, sl, lr, lsr #10
 80087ee:	f855 7027 	ldr.w	r7, [r5, r7, lsl #2]
 80087f2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 80087f6:	fa5f fb86 	uxtb.w	fp, r6
 80087fa:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 80087fe:	f3c6 2e07 	ubfx	lr, r6, #8, #8
 8008802:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 8008806:	f855 602b 	ldr.w	r6, [r5, fp, lsl #2]
 800880a:	f855 e02e 	ldr.w	lr, [r5, lr, lsl #2]
 800880e:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8008812:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 8008816:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800881a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800881e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8008822:	f3ce 0b09 	ubfx	fp, lr, #0, #10
 8008826:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800882a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800882e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8008832:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 8008836:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800883a:	ea4b 4606 	orr.w	r6, fp, r6, lsl #16
 800883e:	4a28      	ldr	r2, [pc, #160]	; (80088e0 <D48_1CH_HTONS_VOL_HP+0x154>)
 8008840:	fb2a 4202 	smlad	r2, sl, r2, r4
 8008844:	4927      	ldr	r1, [pc, #156]	; (80088e4 <D48_1CH_HTONS_VOL_HP+0x158>)
 8008846:	fb27 2201 	smlad	r2, r7, r1, r2
 800884a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800884e:	fb26 2201 	smlad	r2, r6, r1, r2
 8008852:	4925      	ldr	r1, [pc, #148]	; (80088e8 <D48_1CH_HTONS_VOL_HP+0x15c>)
 8008854:	fb2a 3401 	smlad	r4, sl, r1, r3
 8008858:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800885c:	fb27 4403 	smlad	r4, r7, r3, r4
 8008860:	4b22      	ldr	r3, [pc, #136]	; (80088ec <D48_1CH_HTONS_VOL_HP+0x160>)
 8008862:	fb26 4403 	smlad	r4, r6, r3, r4
 8008866:	2101      	movs	r1, #1
 8008868:	fb2a fa01 	smuad	sl, sl, r1
 800886c:	4b20      	ldr	r3, [pc, #128]	; (80088f0 <D48_1CH_HTONS_VOL_HP+0x164>)
 800886e:	fb27 a703 	smlad	r7, r7, r3, sl
 8008872:	4b20      	ldr	r3, [pc, #128]	; (80088f4 <D48_1CH_HTONS_VOL_HP+0x168>)
 8008874:	fb26 7303 	smlad	r3, r6, r3, r7
 8008878:	f5a2 4258 	sub.w	r2, r2, #55296	; 0xd800
 800887c:	9e02      	ldr	r6, [sp, #8]
 800887e:	9f01      	ldr	r7, [sp, #4]
 8008880:	4410      	add	r0, r2
 8008882:	eba0 0009 	sub.w	r0, r0, r9
 8008886:	ea4f 7ae0 	mov.w	sl, r0, asr #31
 800888a:	fba0 0106 	umull	r0, r1, r0, r6
 800888e:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8008892:	fb06 110a 	mla	r1, r6, sl, r1
 8008896:	f141 0100 	adc.w	r1, r1, #0
 800889a:	0308      	lsls	r0, r1, #12
 800889c:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 80088a0:	f04f 0a00 	mov.w	sl, #0
 80088a4:	fbc0 9a07 	smlal	r9, sl, r0, r7
 80088a8:	4657      	mov	r7, sl
 80088aa:	10b8      	asrs	r0, r7, #2
 80088ac:	f300 000f 	ssat	r0, #16, r0
 80088b0:	f82c 0b02 	strh.w	r0, [ip], #2
 80088b4:	0048      	lsls	r0, r1, #1
 80088b6:	9903      	ldr	r1, [sp, #12]
 80088b8:	458c      	cmp	ip, r1
 80088ba:	4691      	mov	r9, r2
 80088bc:	d185      	bne.n	80087ca <D48_1CH_HTONS_VOL_HP+0x3e>
 80088be:	9d05      	ldr	r5, [sp, #20]
 80088c0:	616a      	str	r2, [r5, #20]
 80088c2:	9a04      	ldr	r2, [sp, #16]
 80088c4:	6128      	str	r0, [r5, #16]
 80088c6:	2000      	movs	r0, #0
 80088c8:	60ab      	str	r3, [r5, #8]
 80088ca:	60ec      	str	r4, [r5, #12]
 80088cc:	f8c5 e01c 	str.w	lr, [r5, #28]
 80088d0:	61aa      	str	r2, [r5, #24]
 80088d2:	b007      	add	sp, #28
 80088d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088d8:	464a      	mov	r2, r9
 80088da:	e7f0      	b.n	80088be <D48_1CH_HTONS_VOL_HP+0x132>
 80088dc:	20000000 	.word	0x20000000
 80088e0:	000f000a 	.word	0x000f000a
 80088e4:	00060003 	.word	0x00060003
 80088e8:	00150019 	.word	0x00150019
 80088ec:	00190015 	.word	0x00190015
 80088f0:	00030006 	.word	0x00030006
 80088f4:	000a000f 	.word	0x000a000f

080088f8 <D64_1CH_HTONS_VOL_HP>:
 80088f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088fc:	b089      	sub	sp, #36	; 0x24
 80088fe:	4614      	mov	r4, r2
 8008900:	9207      	str	r2, [sp, #28]
 8008902:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8008904:	f8d2 c010 	ldr.w	ip, [r2, #16]
 8008908:	f8d2 8014 	ldr.w	r8, [r2, #20]
 800890c:	6992      	ldr	r2, [r2, #24]
 800890e:	9206      	str	r2, [sp, #24]
 8008910:	68e2      	ldr	r2, [r4, #12]
 8008912:	9201      	str	r2, [sp, #4]
 8008914:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8008916:	9203      	str	r2, [sp, #12]
 8008918:	6a22      	ldr	r2, [r4, #32]
 800891a:	69e5      	ldr	r5, [r4, #28]
 800891c:	68a6      	ldr	r6, [r4, #8]
 800891e:	9204      	str	r2, [sp, #16]
 8008920:	2b00      	cmp	r3, #0
 8008922:	f000 80b0 	beq.w	8008a86 <D64_1CH_HTONS_VOL_HP+0x18e>
 8008926:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800892a:	4f58      	ldr	r7, [pc, #352]	; (8008a8c <D64_1CH_HTONS_VOL_HP+0x194>)
 800892c:	9305      	str	r3, [sp, #20]
 800892e:	9102      	str	r1, [sp, #8]
 8008930:	f850 2b08 	ldr.w	r2, [r0], #8
 8008934:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8008938:	ba52      	rev16	r2, r2
 800893a:	fa93 f993 	rev16.w	r9, r3
 800893e:	b2d4      	uxtb	r4, r2
 8008940:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8008944:	f857 b024 	ldr.w	fp, [r7, r4, lsl #2]
 8008948:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800894c:	9901      	ldr	r1, [sp, #4]
 800894e:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8008952:	0e12      	lsrs	r2, r2, #24
 8008954:	44ab      	add	fp, r5
 8008956:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800895a:	f857 4022 	ldr.w	r4, [r7, r2, lsl #2]
 800895e:	fa5f f289 	uxtb.w	r2, r9
 8008962:	eb03 2e9b 	add.w	lr, r3, fp, lsr #10
 8008966:	f3c9 2307 	ubfx	r3, r9, #8, #8
 800896a:	eb05 2a9e 	add.w	sl, r5, lr, lsr #10
 800896e:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8008972:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8008976:	f3c9 4507 	ubfx	r5, r9, #16, #8
 800897a:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 800897e:	ea4f 6919 	mov.w	r9, r9, lsr #24
 8008982:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 8008986:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800898a:	f857 9029 	ldr.w	r9, [r7, r9, lsl #2]
 800898e:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 8008992:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8008996:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 800899a:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800899e:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 80089a2:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 80089a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80089aa:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80089ae:	ea4e 4b0b 	orr.w	fp, lr, fp, lsl #16
 80089b2:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80089b6:	f3c9 0e09 	ubfx	lr, r9, #0, #10
 80089ba:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80089be:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 80089c2:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 80089c6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80089ca:	ea4f 2599 	mov.w	r5, r9, lsr #10
 80089ce:	4b30      	ldr	r3, [pc, #192]	; (8008a90 <D64_1CH_HTONS_VOL_HP+0x198>)
 80089d0:	fb2b 1303 	smlad	r3, fp, r3, r1
 80089d4:	492f      	ldr	r1, [pc, #188]	; (8008a94 <D64_1CH_HTONS_VOL_HP+0x19c>)
 80089d6:	fb24 3301 	smlad	r3, r4, r1, r3
 80089da:	492f      	ldr	r1, [pc, #188]	; (8008a98 <D64_1CH_HTONS_VOL_HP+0x1a0>)
 80089dc:	fb22 3301 	smlad	r3, r2, r1, r3
 80089e0:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 80089e4:	fb2e 390a 	smlad	r9, lr, sl, r3
 80089e8:	4b2c      	ldr	r3, [pc, #176]	; (8008a9c <D64_1CH_HTONS_VOL_HP+0x1a4>)
 80089ea:	fb2b 6603 	smlad	r6, fp, r3, r6
 80089ee:	fb2e 6613 	smladx	r6, lr, r3, r6
 80089f2:	4b2b      	ldr	r3, [pc, #172]	; (8008aa0 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 80089f4:	fb24 6603 	smlad	r6, r4, r3, r6
 80089f8:	fb22 6313 	smladx	r3, r2, r3, r6
 80089fc:	f04f 0a01 	mov.w	sl, #1
 8008a00:	9301      	str	r3, [sp, #4]
 8008a02:	fb2b fb0a 	smuad	fp, fp, sl
 8008a06:	4b27      	ldr	r3, [pc, #156]	; (8008aa4 <D64_1CH_HTONS_VOL_HP+0x1ac>)
 8008a08:	fb24 ba03 	smlad	sl, r4, r3, fp
 8008a0c:	4b26      	ldr	r3, [pc, #152]	; (8008aa8 <D64_1CH_HTONS_VOL_HP+0x1b0>)
 8008a0e:	fb22 a203 	smlad	r2, r2, r3, sl
 8008a12:	4b26      	ldr	r3, [pc, #152]	; (8008aac <D64_1CH_HTONS_VOL_HP+0x1b4>)
 8008a14:	fb2e 2603 	smlad	r6, lr, r3, r2
 8008a18:	f5a9 3a00 	sub.w	sl, r9, #131072	; 0x20000
 8008a1c:	eb0a 020c 	add.w	r2, sl, ip
 8008a20:	9c04      	ldr	r4, [sp, #16]
 8008a22:	9903      	ldr	r1, [sp, #12]
 8008a24:	eba2 0208 	sub.w	r2, r2, r8
 8008a28:	ea4f 79e2 	mov.w	r9, r2, asr #31
 8008a2c:	fba2 2304 	umull	r2, r3, r2, r4
 8008a30:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8008a34:	fb04 3309 	mla	r3, r4, r9, r3
 8008a38:	f143 0300 	adc.w	r3, r3, #0
 8008a3c:	02da      	lsls	r2, r3, #11
 8008a3e:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8008a42:	f04f 0900 	mov.w	r9, #0
 8008a46:	fbc1 8902 	smlal	r8, r9, r1, r2
 8008a4a:	9902      	ldr	r1, [sp, #8]
 8008a4c:	ea4f 02a9 	mov.w	r2, r9, asr #2
 8008a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008a54:	f302 020f 	ssat	r2, #16, r2
 8008a58:	9b05      	ldr	r3, [sp, #20]
 8008a5a:	f821 2b02 	strh.w	r2, [r1], #2
 8008a5e:	4299      	cmp	r1, r3
 8008a60:	9102      	str	r1, [sp, #8]
 8008a62:	46d0      	mov	r8, sl
 8008a64:	f47f af64 	bne.w	8008930 <D64_1CH_HTONS_VOL_HP+0x38>
 8008a68:	9a07      	ldr	r2, [sp, #28]
 8008a6a:	9901      	ldr	r1, [sp, #4]
 8008a6c:	60d1      	str	r1, [r2, #12]
 8008a6e:	9906      	ldr	r1, [sp, #24]
 8008a70:	6096      	str	r6, [r2, #8]
 8008a72:	2000      	movs	r0, #0
 8008a74:	61d5      	str	r5, [r2, #28]
 8008a76:	f8c2 c010 	str.w	ip, [r2, #16]
 8008a7a:	f8c2 a014 	str.w	sl, [r2, #20]
 8008a7e:	6191      	str	r1, [r2, #24]
 8008a80:	b009      	add	sp, #36	; 0x24
 8008a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a86:	46c2      	mov	sl, r8
 8008a88:	4622      	mov	r2, r4
 8008a8a:	e7ee      	b.n	8008a6a <D64_1CH_HTONS_VOL_HP+0x172>
 8008a8c:	20000000 	.word	0x20000000
 8008a90:	001c0015 	.word	0x001c0015
 8008a94:	000f000a 	.word	0x000f000a
 8008a98:	00060003 	.word	0x00060003
 8008a9c:	0024002a 	.word	0x0024002a
 8008aa0:	002e0030 	.word	0x002e0030
 8008aa4:	00030006 	.word	0x00030006
 8008aa8:	000a000f 	.word	0x000a000f
 8008aac:	0015001c 	.word	0x0015001c

08008ab0 <D80_1CH_HTONS_VOL_HP>:
 8008ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ab4:	4613      	mov	r3, r2
 8008ab6:	b089      	sub	sp, #36	; 0x24
 8008ab8:	4686      	mov	lr, r0
 8008aba:	6918      	ldr	r0, [r3, #16]
 8008abc:	9000      	str	r0, [sp, #0]
 8008abe:	4618      	mov	r0, r3
 8008ac0:	461c      	mov	r4, r3
 8008ac2:	695b      	ldr	r3, [r3, #20]
 8008ac4:	9302      	str	r3, [sp, #8]
 8008ac6:	6983      	ldr	r3, [r0, #24]
 8008ac8:	9306      	str	r3, [sp, #24]
 8008aca:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8008ace:	69c3      	ldr	r3, [r0, #28]
 8008ad0:	68c0      	ldr	r0, [r0, #12]
 8008ad2:	9207      	str	r2, [sp, #28]
 8008ad4:	9001      	str	r0, [sp, #4]
 8008ad6:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8008ad8:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8008ada:	9003      	str	r0, [sp, #12]
 8008adc:	6a20      	ldr	r0, [r4, #32]
 8008ade:	9004      	str	r0, [sp, #16]
 8008ae0:	2a00      	cmp	r2, #0
 8008ae2:	f000 80d2 	beq.w	8008c8a <D80_1CH_HTONS_VOL_HP+0x1da>
 8008ae6:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8008aea:	4869      	ldr	r0, [pc, #420]	; (8008c90 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 8008aec:	9205      	str	r2, [sp, #20]
 8008aee:	461c      	mov	r4, r3
 8008af0:	f8de 5000 	ldr.w	r5, [lr]
 8008af4:	f8de 2004 	ldr.w	r2, [lr, #4]
 8008af8:	f8de 3008 	ldr.w	r3, [lr, #8]
 8008afc:	f10e 0e0a 	add.w	lr, lr, #10
 8008b00:	ba6d      	rev16	r5, r5
 8008b02:	ba52      	rev16	r2, r2
 8008b04:	fa93 fb93 	rev16.w	fp, r3
 8008b08:	b2ee      	uxtb	r6, r5
 8008b0a:	f3c5 2307 	ubfx	r3, r5, #8, #8
 8008b0e:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 8008b12:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8008b16:	f3c5 4607 	ubfx	r6, r5, #16, #8
 8008b1a:	eb04 0a07 	add.w	sl, r4, r7
 8008b1e:	0e2d      	lsrs	r5, r5, #24
 8008b20:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 8008b24:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 8008b28:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 8008b2c:	eb04 2993 	add.w	r9, r4, r3, lsr #10
 8008b30:	b2d5      	uxtb	r5, r2
 8008b32:	f3c2 2407 	ubfx	r4, r2, #8, #8
 8008b36:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 8008b3a:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 8008b3e:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8008b42:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 8008b46:	0e12      	lsrs	r2, r2, #24
 8008b48:	eb07 2896 	add.w	r8, r7, r6, lsr #10
 8008b4c:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
 8008b50:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8008b54:	fa5f f48b 	uxtb.w	r4, fp
 8008b58:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8008b5c:	f3cb 2b07 	ubfx	fp, fp, #8, #8
 8008b60:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8008b64:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8008b68:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
 8008b6c:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8008b70:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 8008b74:	eb0b 2b94 	add.w	fp, fp, r4, lsr #10
 8008b78:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8008b7c:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8008b80:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8008b84:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8008b88:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8008b8c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8008b90:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 8008b94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b98:	f3cb 0609 	ubfx	r6, fp, #0, #10
 8008b9c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8008ba0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8008ba4:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 8008ba8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8008bac:	ea46 4604 	orr.w	r6, r6, r4, lsl #16
 8008bb0:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8008bb4:	ea4f 249b 	mov.w	r4, fp, lsr #10
 8008bb8:	4d36      	ldr	r5, [pc, #216]	; (8008c94 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 8008bba:	9f01      	ldr	r7, [sp, #4]
 8008bbc:	fb23 7505 	smlad	r5, r3, r5, r7
 8008bc0:	4f35      	ldr	r7, [pc, #212]	; (8008c98 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 8008bc2:	fb29 5507 	smlad	r5, r9, r7, r5
 8008bc6:	4f35      	ldr	r7, [pc, #212]	; (8008c9c <D80_1CH_HTONS_VOL_HP+0x1ec>)
 8008bc8:	fb28 5507 	smlad	r5, r8, r7, r5
 8008bcc:	4f34      	ldr	r7, [pc, #208]	; (8008ca0 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 8008bce:	fb22 5507 	smlad	r5, r2, r7, r5
 8008bd2:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 8008bd6:	fb26 5b0a 	smlad	fp, r6, sl, r5
 8008bda:	4d32      	ldr	r5, [pc, #200]	; (8008ca4 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 8008bdc:	fb23 cc05 	smlad	ip, r3, r5, ip
 8008be0:	4d31      	ldr	r5, [pc, #196]	; (8008ca8 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 8008be2:	fb29 cc05 	smlad	ip, r9, r5, ip
 8008be6:	f04f 154b 	mov.w	r5, #4915275	; 0x4b004b
 8008bea:	fb28 c505 	smlad	r5, r8, r5, ip
 8008bee:	4f2f      	ldr	r7, [pc, #188]	; (8008cac <D80_1CH_HTONS_VOL_HP+0x1fc>)
 8008bf0:	fb22 5507 	smlad	r5, r2, r7, r5
 8008bf4:	4f2e      	ldr	r7, [pc, #184]	; (8008cb0 <D80_1CH_HTONS_VOL_HP+0x200>)
 8008bf6:	fb26 5507 	smlad	r5, r6, r7, r5
 8008bfa:	f04f 0a01 	mov.w	sl, #1
 8008bfe:	9501      	str	r5, [sp, #4]
 8008c00:	fb23 fa0a 	smuad	sl, r3, sl
 8008c04:	4b2b      	ldr	r3, [pc, #172]	; (8008cb4 <D80_1CH_HTONS_VOL_HP+0x204>)
 8008c06:	fb29 a903 	smlad	r9, r9, r3, sl
 8008c0a:	4d2b      	ldr	r5, [pc, #172]	; (8008cb8 <D80_1CH_HTONS_VOL_HP+0x208>)
 8008c0c:	fb28 9805 	smlad	r8, r8, r5, r9
 8008c10:	4d2a      	ldr	r5, [pc, #168]	; (8008cbc <D80_1CH_HTONS_VOL_HP+0x20c>)
 8008c12:	fb22 8205 	smlad	r2, r2, r5, r8
 8008c16:	4b2a      	ldr	r3, [pc, #168]	; (8008cc0 <D80_1CH_HTONS_VOL_HP+0x210>)
 8008c18:	fb26 2c03 	smlad	ip, r6, r3, r2
 8008c1c:	9b00      	ldr	r3, [sp, #0]
 8008c1e:	9d04      	ldr	r5, [sp, #16]
 8008c20:	f5ab 3a7a 	sub.w	sl, fp, #256000	; 0x3e800
 8008c24:	4453      	add	r3, sl
 8008c26:	461a      	mov	r2, r3
 8008c28:	9b02      	ldr	r3, [sp, #8]
 8008c2a:	f8cd a008 	str.w	sl, [sp, #8]
 8008c2e:	1ad2      	subs	r2, r2, r3
 8008c30:	17d7      	asrs	r7, r2, #31
 8008c32:	fba2 2305 	umull	r2, r3, r2, r5
 8008c36:	fb05 3307 	mla	r3, r5, r7, r3
 8008c3a:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8008c3e:	f143 0300 	adc.w	r3, r3, #0
 8008c42:	9d03      	ldr	r5, [sp, #12]
 8008c44:	029a      	lsls	r2, r3, #10
 8008c46:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008c4a:	2700      	movs	r7, #0
 8008c4c:	005b      	lsls	r3, r3, #1
 8008c4e:	fbc5 6702 	smlal	r6, r7, r5, r2
 8008c52:	10ba      	asrs	r2, r7, #2
 8008c54:	9300      	str	r3, [sp, #0]
 8008c56:	f302 020f 	ssat	r2, #16, r2
 8008c5a:	9b05      	ldr	r3, [sp, #20]
 8008c5c:	f821 2b02 	strh.w	r2, [r1], #2
 8008c60:	4299      	cmp	r1, r3
 8008c62:	f47f af45 	bne.w	8008af0 <D80_1CH_HTONS_VOL_HP+0x40>
 8008c66:	4623      	mov	r3, r4
 8008c68:	9907      	ldr	r1, [sp, #28]
 8008c6a:	9801      	ldr	r0, [sp, #4]
 8008c6c:	60c8      	str	r0, [r1, #12]
 8008c6e:	9a00      	ldr	r2, [sp, #0]
 8008c70:	f8c1 c008 	str.w	ip, [r1, #8]
 8008c74:	4608      	mov	r0, r1
 8008c76:	61cb      	str	r3, [r1, #28]
 8008c78:	610a      	str	r2, [r1, #16]
 8008c7a:	f8c1 a014 	str.w	sl, [r1, #20]
 8008c7e:	9906      	ldr	r1, [sp, #24]
 8008c80:	6181      	str	r1, [r0, #24]
 8008c82:	2000      	movs	r0, #0
 8008c84:	b009      	add	sp, #36	; 0x24
 8008c86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c8a:	f8dd a008 	ldr.w	sl, [sp, #8]
 8008c8e:	e7eb      	b.n	8008c68 <D80_1CH_HTONS_VOL_HP+0x1b8>
 8008c90:	20000000 	.word	0x20000000
 8008c94:	002d0024 	.word	0x002d0024
 8008c98:	001c0015 	.word	0x001c0015
 8008c9c:	000f000a 	.word	0x000f000a
 8008ca0:	00060003 	.word	0x00060003
 8008ca4:	0037003f 	.word	0x0037003f
 8008ca8:	00450049 	.word	0x00450049
 8008cac:	00490045 	.word	0x00490045
 8008cb0:	003f0037 	.word	0x003f0037
 8008cb4:	00030006 	.word	0x00030006
 8008cb8:	000a000f 	.word	0x000a000f
 8008cbc:	0015001c 	.word	0x0015001c
 8008cc0:	0024002d 	.word	0x0024002d

08008cc4 <D128_1CH_HTONS_VOL_HP>:
 8008cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cc8:	b093      	sub	sp, #76	; 0x4c
 8008cca:	4614      	mov	r4, r2
 8008ccc:	9211      	str	r2, [sp, #68]	; 0x44
 8008cce:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8008cd0:	6912      	ldr	r2, [r2, #16]
 8008cd2:	9203      	str	r2, [sp, #12]
 8008cd4:	4622      	mov	r2, r4
 8008cd6:	4615      	mov	r5, r2
 8008cd8:	6964      	ldr	r4, [r4, #20]
 8008cda:	9406      	str	r4, [sp, #24]
 8008cdc:	4614      	mov	r4, r2
 8008cde:	6992      	ldr	r2, [r2, #24]
 8008ce0:	9210      	str	r2, [sp, #64]	; 0x40
 8008ce2:	68ea      	ldr	r2, [r5, #12]
 8008ce4:	9204      	str	r2, [sp, #16]
 8008ce6:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8008ce8:	69e6      	ldr	r6, [r4, #28]
 8008cea:	920d      	str	r2, [sp, #52]	; 0x34
 8008cec:	68a4      	ldr	r4, [r4, #8]
 8008cee:	6a2a      	ldr	r2, [r5, #32]
 8008cf0:	9405      	str	r4, [sp, #20]
 8008cf2:	920e      	str	r2, [sp, #56]	; 0x38
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	f000 8145 	beq.w	8008f84 <D128_1CH_HTONS_VOL_HP+0x2c0>
 8008cfa:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8008cfe:	930f      	str	r3, [sp, #60]	; 0x3c
 8008d00:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 8008fe0 <D128_1CH_HTONS_VOL_HP+0x31c>
 8008d04:	9107      	str	r1, [sp, #28]
 8008d06:	f100 0310 	add.w	r3, r0, #16
 8008d0a:	4699      	mov	r9, r3
 8008d0c:	f1a9 0110 	sub.w	r1, r9, #16
 8008d10:	c90e      	ldmia	r1, {r1, r2, r3}
 8008d12:	f859 0c04 	ldr.w	r0, [r9, #-4]
 8008d16:	ba49      	rev16	r1, r1
 8008d18:	ba52      	rev16	r2, r2
 8008d1a:	ba5b      	rev16	r3, r3
 8008d1c:	fa90 fa90 	rev16.w	sl, r0
 8008d20:	f3c1 2007 	ubfx	r0, r1, #8, #8
 8008d24:	b2cc      	uxtb	r4, r1
 8008d26:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 8008d2a:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 8008d2e:	f3c1 4007 	ubfx	r0, r1, #16, #8
 8008d32:	0e09      	lsrs	r1, r1, #24
 8008d34:	4426      	add	r6, r4
 8008d36:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 8008d3a:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 8008d3e:	b2d0      	uxtb	r0, r2
 8008d40:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 8008d44:	eb04 2b95 	add.w	fp, r4, r5, lsr #10
 8008d48:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8008d4c:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 8008d50:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 8008d54:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 8008d58:	f3c2 4007 	ubfx	r0, r2, #16, #8
 8008d5c:	0e12      	lsrs	r2, r2, #24
 8008d5e:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 8008d62:	9701      	str	r7, [sp, #4]
 8008d64:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 8008d68:	4627      	mov	r7, r4
 8008d6a:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 8008d6e:	9702      	str	r7, [sp, #8]
 8008d70:	b2da      	uxtb	r2, r3
 8008d72:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 8008d76:	eb00 2c91 	add.w	ip, r0, r1, lsr #10
 8008d7a:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 8008d7e:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 8008d82:	eb00 2e94 	add.w	lr, r0, r4, lsr #10
 8008d86:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8008d8a:	f3c3 4007 	ubfx	r0, r3, #16, #8
 8008d8e:	0e1b      	lsrs	r3, r3, #24
 8008d90:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 8008d94:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 8008d98:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 8008d9c:	fa5f f38a 	uxtb.w	r3, sl
 8008da0:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8008da4:	960a      	str	r6, [sp, #40]	; 0x28
 8008da6:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 8008daa:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 8008dae:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8008db2:	f3ca 2307 	ubfx	r3, sl, #8, #8
 8008db6:	950b      	str	r5, [sp, #44]	; 0x2c
 8008db8:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8008dbc:	f3ca 4507 	ubfx	r5, sl, #16, #8
 8008dc0:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 8008dc4:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 8008dc8:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 8008dcc:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8008dd0:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8008dd4:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8008dd8:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 8008ddc:	9308      	str	r3, [sp, #32]
 8008dde:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8008de2:	9b01      	ldr	r3, [sp, #4]
 8008de4:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8008de8:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8008dec:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8008df0:	9b02      	ldr	r3, [sp, #8]
 8008df2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008df6:	9302      	str	r3, [sp, #8]
 8008df8:	9b08      	ldr	r3, [sp, #32]
 8008dfa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008dfe:	9308      	str	r3, [sp, #32]
 8008e00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e02:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8008e06:	950c      	str	r5, [sp, #48]	; 0x30
 8008e08:	461d      	mov	r5, r3
 8008e0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e0c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8008e10:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8008e14:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 8008e18:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8008e1c:	9301      	str	r3, [sp, #4]
 8008e1e:	9b02      	ldr	r3, [sp, #8]
 8008e20:	9202      	str	r2, [sp, #8]
 8008e22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e24:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008e26:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8008e2a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8008e2e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008e32:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8008e36:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8008e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008e3e:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 8008e42:	9b08      	ldr	r3, [sp, #32]
 8008e44:	9f01      	ldr	r7, [sp, #4]
 8008e46:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8008e4a:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8008e4e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8008e52:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8008e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8008e5a:	46be      	mov	lr, r7
 8008e5c:	0a96      	lsrs	r6, r2, #10
 8008e5e:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 8008e62:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 8008e66:	4f49      	ldr	r7, [pc, #292]	; (8008f8c <D128_1CH_HTONS_VOL_HP+0x2c8>)
 8008e68:	9a04      	ldr	r2, [sp, #16]
 8008e6a:	fb2e 2e07 	smlad	lr, lr, r7, r2
 8008e6e:	4a48      	ldr	r2, [pc, #288]	; (8008f90 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 8008e70:	fb2a ee02 	smlad	lr, sl, r2, lr
 8008e74:	4a47      	ldr	r2, [pc, #284]	; (8008f94 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 8008e76:	fb21 ee02 	smlad	lr, r1, r2, lr
 8008e7a:	4a47      	ldr	r2, [pc, #284]	; (8008f98 <D128_1CH_HTONS_VOL_HP+0x2d4>)
 8008e7c:	fb24 ee02 	smlad	lr, r4, r2, lr
 8008e80:	4a46      	ldr	r2, [pc, #280]	; (8008f9c <D128_1CH_HTONS_VOL_HP+0x2d8>)
 8008e82:	9f02      	ldr	r7, [sp, #8]
 8008e84:	fb27 ee02 	smlad	lr, r7, r2, lr
 8008e88:	4a45      	ldr	r2, [pc, #276]	; (8008fa0 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 8008e8a:	fb20 ee02 	smlad	lr, r0, r2, lr
 8008e8e:	4a45      	ldr	r2, [pc, #276]	; (8008fa4 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 8008e90:	fb23 e702 	smlad	r7, r3, r2, lr
 8008e94:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 8008e98:	fb25 7e0e 	smlad	lr, r5, lr, r7
 8008e9c:	9f01      	ldr	r7, [sp, #4]
 8008e9e:	4a42      	ldr	r2, [pc, #264]	; (8008fa8 <D128_1CH_HTONS_VOL_HP+0x2e4>)
 8008ea0:	46bc      	mov	ip, r7
 8008ea2:	9f05      	ldr	r7, [sp, #20]
 8008ea4:	fb2c 7c02 	smlad	ip, ip, r2, r7
 8008ea8:	4a40      	ldr	r2, [pc, #256]	; (8008fac <D128_1CH_HTONS_VOL_HP+0x2e8>)
 8008eaa:	fb2a cc02 	smlad	ip, sl, r2, ip
 8008eae:	4f40      	ldr	r7, [pc, #256]	; (8008fb0 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 8008eb0:	fb21 cc07 	smlad	ip, r1, r7, ip
 8008eb4:	4f3f      	ldr	r7, [pc, #252]	; (8008fb4 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 8008eb6:	fb24 cc07 	smlad	ip, r4, r7, ip
 8008eba:	4f3f      	ldr	r7, [pc, #252]	; (8008fb8 <D128_1CH_HTONS_VOL_HP+0x2f4>)
 8008ebc:	9a02      	ldr	r2, [sp, #8]
 8008ebe:	fb22 cc07 	smlad	ip, r2, r7, ip
 8008ec2:	4f3e      	ldr	r7, [pc, #248]	; (8008fbc <D128_1CH_HTONS_VOL_HP+0x2f8>)
 8008ec4:	fb20 cc07 	smlad	ip, r0, r7, ip
 8008ec8:	4f3d      	ldr	r7, [pc, #244]	; (8008fc0 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 8008eca:	fb23 c707 	smlad	r7, r3, r7, ip
 8008ece:	f8df c114 	ldr.w	ip, [pc, #276]	; 8008fe4 <D128_1CH_HTONS_VOL_HP+0x320>
 8008ed2:	fb25 720c 	smlad	r2, r5, ip, r7
 8008ed6:	f04f 0b01 	mov.w	fp, #1
 8008eda:	9204      	str	r2, [sp, #16]
 8008edc:	9f01      	ldr	r7, [sp, #4]
 8008ede:	fb27 fb0b 	smuad	fp, r7, fp
 8008ee2:	4f38      	ldr	r7, [pc, #224]	; (8008fc4 <D128_1CH_HTONS_VOL_HP+0x300>)
 8008ee4:	fb2a ba07 	smlad	sl, sl, r7, fp
 8008ee8:	4f37      	ldr	r7, [pc, #220]	; (8008fc8 <D128_1CH_HTONS_VOL_HP+0x304>)
 8008eea:	fb21 aa07 	smlad	sl, r1, r7, sl
 8008eee:	4f37      	ldr	r7, [pc, #220]	; (8008fcc <D128_1CH_HTONS_VOL_HP+0x308>)
 8008ef0:	fb24 aa07 	smlad	sl, r4, r7, sl
 8008ef4:	4f36      	ldr	r7, [pc, #216]	; (8008fd0 <D128_1CH_HTONS_VOL_HP+0x30c>)
 8008ef6:	9a02      	ldr	r2, [sp, #8]
 8008ef8:	fb22 a707 	smlad	r7, r2, r7, sl
 8008efc:	4a35      	ldr	r2, [pc, #212]	; (8008fd4 <D128_1CH_HTONS_VOL_HP+0x310>)
 8008efe:	fb20 7702 	smlad	r7, r0, r2, r7
 8008f02:	4a35      	ldr	r2, [pc, #212]	; (8008fd8 <D128_1CH_HTONS_VOL_HP+0x314>)
 8008f04:	fb23 7702 	smlad	r7, r3, r2, r7
 8008f08:	4b34      	ldr	r3, [pc, #208]	; (8008fdc <D128_1CH_HTONS_VOL_HP+0x318>)
 8008f0a:	fb25 7303 	smlad	r3, r5, r3, r7
 8008f0e:	9305      	str	r3, [sp, #20]
 8008f10:	9b03      	ldr	r3, [sp, #12]
 8008f12:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8008f14:	f5ae 1e80 	sub.w	lr, lr, #1048576	; 0x100000
 8008f18:	4473      	add	r3, lr
 8008f1a:	461a      	mov	r2, r3
 8008f1c:	9b06      	ldr	r3, [sp, #24]
 8008f1e:	f8cd e018 	str.w	lr, [sp, #24]
 8008f22:	1ad2      	subs	r2, r2, r3
 8008f24:	17d1      	asrs	r1, r2, #31
 8008f26:	fba2 2304 	umull	r2, r3, r2, r4
 8008f2a:	fb04 3301 	mla	r3, r4, r1, r3
 8008f2e:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8008f32:	f143 0300 	adc.w	r3, r3, #0
 8008f36:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8008f38:	021a      	lsls	r2, r3, #8
 8008f3a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8008f3e:	2100      	movs	r1, #0
 8008f40:	fbc4 0102 	smlal	r0, r1, r4, r2
 8008f44:	108a      	asrs	r2, r1, #2
 8008f46:	9907      	ldr	r1, [sp, #28]
 8008f48:	f302 020f 	ssat	r2, #16, r2
 8008f4c:	005b      	lsls	r3, r3, #1
 8008f4e:	f821 2b02 	strh.w	r2, [r1], #2
 8008f52:	9303      	str	r3, [sp, #12]
 8008f54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f56:	9107      	str	r1, [sp, #28]
 8008f58:	4299      	cmp	r1, r3
 8008f5a:	f109 0910 	add.w	r9, r9, #16
 8008f5e:	f47f aed5 	bne.w	8008d0c <D128_1CH_HTONS_VOL_HP+0x48>
 8008f62:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008f64:	9905      	ldr	r1, [sp, #20]
 8008f66:	6091      	str	r1, [r2, #8]
 8008f68:	9904      	ldr	r1, [sp, #16]
 8008f6a:	60d1      	str	r1, [r2, #12]
 8008f6c:	4613      	mov	r3, r2
 8008f6e:	61d6      	str	r6, [r2, #28]
 8008f70:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008f72:	9a03      	ldr	r2, [sp, #12]
 8008f74:	611a      	str	r2, [r3, #16]
 8008f76:	2000      	movs	r0, #0
 8008f78:	f8c3 e014 	str.w	lr, [r3, #20]
 8008f7c:	6199      	str	r1, [r3, #24]
 8008f7e:	b013      	add	sp, #76	; 0x4c
 8008f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f84:	f8dd e018 	ldr.w	lr, [sp, #24]
 8008f88:	e7eb      	b.n	8008f62 <D128_1CH_HTONS_VOL_HP+0x29e>
 8008f8a:	bf00      	nop
 8008f8c:	00780069 	.word	0x00780069
 8008f90:	005b004e 	.word	0x005b004e
 8008f94:	00420037 	.word	0x00420037
 8008f98:	002d0024 	.word	0x002d0024
 8008f9c:	001c0015 	.word	0x001c0015
 8008fa0:	000f000a 	.word	0x000f000a
 8008fa4:	00060003 	.word	0x00060003
 8008fa8:	00880096 	.word	0x00880096
 8008fac:	00a200ac 	.word	0x00a200ac
 8008fb0:	00b400ba 	.word	0x00b400ba
 8008fb4:	00be00c0 	.word	0x00be00c0
 8008fb8:	00c000be 	.word	0x00c000be
 8008fbc:	00ba00b4 	.word	0x00ba00b4
 8008fc0:	00ac00a2 	.word	0x00ac00a2
 8008fc4:	00030006 	.word	0x00030006
 8008fc8:	000a000f 	.word	0x000a000f
 8008fcc:	0015001c 	.word	0x0015001c
 8008fd0:	0024002d 	.word	0x0024002d
 8008fd4:	00370042 	.word	0x00370042
 8008fd8:	004e005b 	.word	0x004e005b
 8008fdc:	00690078 	.word	0x00690078
 8008fe0:	20000000 	.word	0x20000000
 8008fe4:	00960088 	.word	0x00960088

08008fe8 <PDM_Filter_Init>:
 8008fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fea:	2240      	movs	r2, #64	; 0x40
 8008fec:	4604      	mov	r4, r0
 8008fee:	2100      	movs	r1, #0
 8008ff0:	300c      	adds	r0, #12
 8008ff2:	f000 f9b3 	bl	800935c <memset>
 8008ff6:	493b      	ldr	r1, [pc, #236]	; (80090e4 <PDM_Filter_Init+0xfc>)
 8008ff8:	483b      	ldr	r0, [pc, #236]	; (80090e8 <PDM_Filter_Init+0x100>)
 8008ffa:	f000 f971 	bl	80092e0 <CRC_Lock>
 8008ffe:	8822      	ldrh	r2, [r4, #0]
 8009000:	8963      	ldrh	r3, [r4, #10]
 8009002:	4938      	ldr	r1, [pc, #224]	; (80090e4 <PDM_Filter_Init+0xfc>)
 8009004:	8925      	ldrh	r5, [r4, #8]
 8009006:	86a3      	strh	r3, [r4, #52]	; 0x34
 8009008:	2801      	cmp	r0, #1
 800900a:	f04f 0300 	mov.w	r3, #0
 800900e:	bf18      	it	ne
 8009010:	2100      	movne	r1, #0
 8009012:	2a01      	cmp	r2, #1
 8009014:	6461      	str	r1, [r4, #68]	; 0x44
 8009016:	86e5      	strh	r5, [r4, #54]	; 0x36
 8009018:	61a3      	str	r3, [r4, #24]
 800901a:	6123      	str	r3, [r4, #16]
 800901c:	6163      	str	r3, [r4, #20]
 800901e:	60e3      	str	r3, [r4, #12]
 8009020:	6263      	str	r3, [r4, #36]	; 0x24
 8009022:	61e3      	str	r3, [r4, #28]
 8009024:	6223      	str	r3, [r4, #32]
 8009026:	6423      	str	r3, [r4, #64]	; 0x40
 8009028:	d918      	bls.n	800905c <PDM_Filter_Init+0x74>
 800902a:	2003      	movs	r0, #3
 800902c:	2302      	movs	r3, #2
 800902e:	8862      	ldrh	r2, [r4, #2]
 8009030:	2a01      	cmp	r2, #1
 8009032:	d91d      	bls.n	8009070 <PDM_Filter_Init+0x88>
 8009034:	2140      	movs	r1, #64	; 0x40
 8009036:	2300      	movs	r3, #0
 8009038:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800903a:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800903e:	6862      	ldr	r2, [r4, #4]
 8009040:	bf04      	itt	eq
 8009042:	6421      	streq	r1, [r4, #64]	; 0x40
 8009044:	460b      	moveq	r3, r1
 8009046:	b11a      	cbz	r2, 8009050 <PDM_Filter_Init+0x68>
 8009048:	f043 0310 	orr.w	r3, r3, #16
 800904c:	6423      	str	r3, [r4, #64]	; 0x40
 800904e:	62e2      	str	r2, [r4, #44]	; 0x2c
 8009050:	2200      	movs	r2, #0
 8009052:	8722      	strh	r2, [r4, #56]	; 0x38
 8009054:	b908      	cbnz	r0, 800905a <PDM_Filter_Init+0x72>
 8009056:	3380      	adds	r3, #128	; 0x80
 8009058:	6423      	str	r3, [r4, #64]	; 0x40
 800905a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800905c:	4d23      	ldr	r5, [pc, #140]	; (80090ec <PDM_Filter_Init+0x104>)
 800905e:	d010      	beq.n	8009082 <PDM_Filter_Init+0x9a>
 8009060:	782a      	ldrb	r2, [r5, #0]
 8009062:	2a01      	cmp	r2, #1
 8009064:	d027      	beq.n	80090b6 <PDM_Filter_Init+0xce>
 8009066:	8862      	ldrh	r2, [r4, #2]
 8009068:	2a01      	cmp	r2, #1
 800906a:	f04f 0001 	mov.w	r0, #1
 800906e:	d8e1      	bhi.n	8009034 <PDM_Filter_Init+0x4c>
 8009070:	d001      	beq.n	8009076 <PDM_Filter_Init+0x8e>
 8009072:	4618      	mov	r0, r3
 8009074:	e7de      	b.n	8009034 <PDM_Filter_Init+0x4c>
 8009076:	2220      	movs	r2, #32
 8009078:	4618      	mov	r0, r3
 800907a:	6422      	str	r2, [r4, #64]	; 0x40
 800907c:	4613      	mov	r3, r2
 800907e:	2160      	movs	r1, #96	; 0x60
 8009080:	e7da      	b.n	8009038 <PDM_Filter_Init+0x50>
 8009082:	7829      	ldrb	r1, [r5, #0]
 8009084:	2900      	cmp	r1, #0
 8009086:	d1ee      	bne.n	8009066 <PDM_Filter_Init+0x7e>
 8009088:	4919      	ldr	r1, [pc, #100]	; (80090f0 <PDM_Filter_Init+0x108>)
 800908a:	f8df e06c 	ldr.w	lr, [pc, #108]	; 80090f8 <PDM_Filter_Init+0x110>
 800908e:	4f19      	ldr	r7, [pc, #100]	; (80090f4 <PDM_Filter_Init+0x10c>)
 8009090:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 8009094:	684a      	ldr	r2, [r1, #4]
 8009096:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800909a:	ea02 0007 	and.w	r0, r2, r7
 800909e:	4303      	orrs	r3, r0
 80090a0:	f3c2 5209 	ubfx	r2, r2, #20, #10
 80090a4:	4413      	add	r3, r2
 80090a6:	f841 3f04 	str.w	r3, [r1, #4]!
 80090aa:	428e      	cmp	r6, r1
 80090ac:	d1f2      	bne.n	8009094 <PDM_Filter_Init+0xac>
 80090ae:	2001      	movs	r0, #1
 80090b0:	7028      	strb	r0, [r5, #0]
 80090b2:	2300      	movs	r3, #0
 80090b4:	e7bb      	b.n	800902e <PDM_Filter_Init+0x46>
 80090b6:	490e      	ldr	r1, [pc, #56]	; (80090f0 <PDM_Filter_Init+0x108>)
 80090b8:	f8df e03c 	ldr.w	lr, [pc, #60]	; 80090f8 <PDM_Filter_Init+0x110>
 80090bc:	4f0d      	ldr	r7, [pc, #52]	; (80090f4 <PDM_Filter_Init+0x10c>)
 80090be:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 80090c2:	684a      	ldr	r2, [r1, #4]
 80090c4:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 80090c8:	ea02 0007 	and.w	r0, r2, r7
 80090cc:	4303      	orrs	r3, r0
 80090ce:	f3c2 5209 	ubfx	r2, r2, #20, #10
 80090d2:	4413      	add	r3, r2
 80090d4:	f841 3f04 	str.w	r3, [r1, #4]!
 80090d8:	428e      	cmp	r6, r1
 80090da:	d1f2      	bne.n	80090c2 <PDM_Filter_Init+0xda>
 80090dc:	2300      	movs	r3, #0
 80090de:	702b      	strb	r3, [r5, #0]
 80090e0:	e7c1      	b.n	8009066 <PDM_Filter_Init+0x7e>
 80090e2:	bf00      	nop
 80090e4:	b5e8b5cd 	.word	0xb5e8b5cd
 80090e8:	f407a5c2 	.word	0xf407a5c2
 80090ec:	200004cc 	.word	0x200004cc
 80090f0:	1ffffffc 	.word	0x1ffffffc
 80090f4:	000ffc00 	.word	0x000ffc00
 80090f8:	3ff00000 	.word	0x3ff00000

080090fc <PDM_Filter_setConfig>:
 80090fc:	4b66      	ldr	r3, [pc, #408]	; (8009298 <PDM_Filter_setConfig+0x19c>)
 80090fe:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009100:	429a      	cmp	r2, r3
 8009102:	d001      	beq.n	8009108 <PDM_Filter_setConfig+0xc>
 8009104:	2004      	movs	r0, #4
 8009106:	4770      	bx	lr
 8009108:	b530      	push	{r4, r5, lr}
 800910a:	880a      	ldrh	r2, [r1, #0]
 800910c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800910e:	ed2d 8b04 	vpush	{d8-d9}
 8009112:	4604      	mov	r4, r0
 8009114:	460d      	mov	r5, r1
 8009116:	1e51      	subs	r1, r2, #1
 8009118:	f423 7080 	bic.w	r0, r3, #256	; 0x100
 800911c:	2906      	cmp	r1, #6
 800911e:	b083      	sub	sp, #12
 8009120:	6420      	str	r0, [r4, #64]	; 0x40
 8009122:	d91a      	bls.n	800915a <PDM_Filter_setConfig+0x5e>
 8009124:	2008      	movs	r0, #8
 8009126:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800912a:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800912e:	4299      	cmp	r1, r3
 8009130:	d07e      	beq.n	8009230 <PDM_Filter_setConfig+0x134>
 8009132:	f113 0f0c 	cmn.w	r3, #12
 8009136:	da2a      	bge.n	800918e <PDM_Filter_setConfig+0x92>
 8009138:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800913c:	3040      	adds	r0, #64	; 0x40
 800913e:	80ab      	strh	r3, [r5, #4]
 8009140:	8622      	strh	r2, [r4, #48]	; 0x30
 8009142:	886b      	ldrh	r3, [r5, #2]
 8009144:	8663      	strh	r3, [r4, #50]	; 0x32
 8009146:	b920      	cbnz	r0, 8009152 <PDM_Filter_setConfig+0x56>
 8009148:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800914a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800914e:	6423      	str	r3, [r4, #64]	; 0x40
 8009150:	2000      	movs	r0, #0
 8009152:	b003      	add	sp, #12
 8009154:	ecbd 8b04 	vpop	{d8-d9}
 8009158:	bd30      	pop	{r4, r5, pc}
 800915a:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800915c:	4291      	cmp	r1, r2
 800915e:	d06c      	beq.n	800923a <PDM_Filter_setConfig+0x13e>
 8009160:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 8009164:	f023 0301 	bic.w	r3, r3, #1
 8009168:	4313      	orrs	r3, r2
 800916a:	f003 0170 	and.w	r1, r3, #112	; 0x70
 800916e:	6423      	str	r3, [r4, #64]	; 0x40
 8009170:	2970      	cmp	r1, #112	; 0x70
 8009172:	f003 030f 	and.w	r3, r3, #15
 8009176:	f103 33ff 	add.w	r3, r3, #4294967295
 800917a:	d066      	beq.n	800924a <PDM_Filter_setConfig+0x14e>
 800917c:	2b06      	cmp	r3, #6
 800917e:	f200 8089 	bhi.w	8009294 <PDM_Filter_setConfig+0x198>
 8009182:	e8df f003 	tbb	[pc, r3]
 8009186:	4f52      	.short	0x4f52
 8009188:	3d43494c 	.word	0x3d43494c
 800918c:	46          	.byte	0x46
 800918d:	00          	.byte	0x00
 800918e:	2b33      	cmp	r3, #51	; 0x33
 8009190:	dc32      	bgt.n	80091f8 <PDM_Filter_setConfig+0xfc>
 8009192:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8009194:	f002 020f 	and.w	r2, r2, #15
 8009198:	3a01      	subs	r2, #1
 800919a:	2a06      	cmp	r2, #6
 800919c:	d872      	bhi.n	8009284 <PDM_Filter_setConfig+0x188>
 800919e:	493f      	ldr	r1, [pc, #252]	; (800929c <PDM_Filter_setConfig+0x1a0>)
 80091a0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80091a4:	ed92 9a00 	vldr	s18, [r2]
 80091a8:	ed92 8a07 	vldr	s16, [r2, #28]
 80091ac:	9001      	str	r0, [sp, #4]
 80091ae:	ee07 3a90 	vmov	s15, r3
 80091b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80091b6:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 80091ba:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 80091be:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80091c2:	f000 f8fd 	bl	80093c0 <powf>
 80091c6:	eddf 0a36 	vldr	s1, [pc, #216]	; 80092a0 <PDM_Filter_setConfig+0x1a4>
 80091ca:	eef0 8a40 	vmov.f32	s17, s0
 80091ce:	ee70 0ac9 	vsub.f32	s1, s1, s18
 80091d2:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80091d6:	f000 f8f3 	bl	80093c0 <powf>
 80091da:	ee28 8a28 	vmul.f32	s16, s16, s17
 80091de:	ee28 0a00 	vmul.f32	s0, s16, s0
 80091e2:	f000 f951 	bl	8009488 <roundf>
 80091e6:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 80091ea:	88ab      	ldrh	r3, [r5, #4]
 80091ec:	882a      	ldrh	r2, [r5, #0]
 80091ee:	9801      	ldr	r0, [sp, #4]
 80091f0:	ed84 0a0f 	vstr	s0, [r4, #60]	; 0x3c
 80091f4:	8723      	strh	r3, [r4, #56]	; 0x38
 80091f6:	e7a3      	b.n	8009140 <PDM_Filter_setConfig+0x44>
 80091f8:	2333      	movs	r3, #51	; 0x33
 80091fa:	3040      	adds	r0, #64	; 0x40
 80091fc:	80ab      	strh	r3, [r5, #4]
 80091fe:	e79f      	b.n	8009140 <PDM_Filter_setConfig+0x44>
 8009200:	4b28      	ldr	r3, [pc, #160]	; (80092a4 <PDM_Filter_setConfig+0x1a8>)
 8009202:	64a3      	str	r3, [r4, #72]	; 0x48
 8009204:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 8009208:	2000      	movs	r0, #0
 800920a:	e792      	b.n	8009132 <PDM_Filter_setConfig+0x36>
 800920c:	4b26      	ldr	r3, [pc, #152]	; (80092a8 <PDM_Filter_setConfig+0x1ac>)
 800920e:	64a3      	str	r3, [r4, #72]	; 0x48
 8009210:	e7f8      	b.n	8009204 <PDM_Filter_setConfig+0x108>
 8009212:	4b26      	ldr	r3, [pc, #152]	; (80092ac <PDM_Filter_setConfig+0x1b0>)
 8009214:	64a3      	str	r3, [r4, #72]	; 0x48
 8009216:	e7f5      	b.n	8009204 <PDM_Filter_setConfig+0x108>
 8009218:	4b25      	ldr	r3, [pc, #148]	; (80092b0 <PDM_Filter_setConfig+0x1b4>)
 800921a:	64a3      	str	r3, [r4, #72]	; 0x48
 800921c:	e7f2      	b.n	8009204 <PDM_Filter_setConfig+0x108>
 800921e:	4b25      	ldr	r3, [pc, #148]	; (80092b4 <PDM_Filter_setConfig+0x1b8>)
 8009220:	64a3      	str	r3, [r4, #72]	; 0x48
 8009222:	e7ef      	b.n	8009204 <PDM_Filter_setConfig+0x108>
 8009224:	4b24      	ldr	r3, [pc, #144]	; (80092b8 <PDM_Filter_setConfig+0x1bc>)
 8009226:	64a3      	str	r3, [r4, #72]	; 0x48
 8009228:	e7ec      	b.n	8009204 <PDM_Filter_setConfig+0x108>
 800922a:	4b24      	ldr	r3, [pc, #144]	; (80092bc <PDM_Filter_setConfig+0x1c0>)
 800922c:	64a3      	str	r3, [r4, #72]	; 0x48
 800922e:	e7e9      	b.n	8009204 <PDM_Filter_setConfig+0x108>
 8009230:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 8009232:	4291      	cmp	r1, r2
 8009234:	f47f af7d 	bne.w	8009132 <PDM_Filter_setConfig+0x36>
 8009238:	e783      	b.n	8009142 <PDM_Filter_setConfig+0x46>
 800923a:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800923e:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 8009242:	4299      	cmp	r1, r3
 8009244:	d023      	beq.n	800928e <PDM_Filter_setConfig+0x192>
 8009246:	2000      	movs	r0, #0
 8009248:	e773      	b.n	8009132 <PDM_Filter_setConfig+0x36>
 800924a:	2b06      	cmp	r3, #6
 800924c:	d822      	bhi.n	8009294 <PDM_Filter_setConfig+0x198>
 800924e:	e8df f003 	tbb	[pc, r3]
 8009252:	1316      	.short	0x1316
 8009254:	070a0d10 	.word	0x070a0d10
 8009258:	04          	.byte	0x04
 8009259:	00          	.byte	0x00
 800925a:	4b19      	ldr	r3, [pc, #100]	; (80092c0 <PDM_Filter_setConfig+0x1c4>)
 800925c:	64a3      	str	r3, [r4, #72]	; 0x48
 800925e:	e7d1      	b.n	8009204 <PDM_Filter_setConfig+0x108>
 8009260:	4b18      	ldr	r3, [pc, #96]	; (80092c4 <PDM_Filter_setConfig+0x1c8>)
 8009262:	64a3      	str	r3, [r4, #72]	; 0x48
 8009264:	e7ce      	b.n	8009204 <PDM_Filter_setConfig+0x108>
 8009266:	4b18      	ldr	r3, [pc, #96]	; (80092c8 <PDM_Filter_setConfig+0x1cc>)
 8009268:	64a3      	str	r3, [r4, #72]	; 0x48
 800926a:	e7cb      	b.n	8009204 <PDM_Filter_setConfig+0x108>
 800926c:	4b17      	ldr	r3, [pc, #92]	; (80092cc <PDM_Filter_setConfig+0x1d0>)
 800926e:	64a3      	str	r3, [r4, #72]	; 0x48
 8009270:	e7c8      	b.n	8009204 <PDM_Filter_setConfig+0x108>
 8009272:	4b17      	ldr	r3, [pc, #92]	; (80092d0 <PDM_Filter_setConfig+0x1d4>)
 8009274:	64a3      	str	r3, [r4, #72]	; 0x48
 8009276:	e7c5      	b.n	8009204 <PDM_Filter_setConfig+0x108>
 8009278:	4b16      	ldr	r3, [pc, #88]	; (80092d4 <PDM_Filter_setConfig+0x1d8>)
 800927a:	64a3      	str	r3, [r4, #72]	; 0x48
 800927c:	e7c2      	b.n	8009204 <PDM_Filter_setConfig+0x108>
 800927e:	4b16      	ldr	r3, [pc, #88]	; (80092d8 <PDM_Filter_setConfig+0x1dc>)
 8009280:	64a3      	str	r3, [r4, #72]	; 0x48
 8009282:	e7bf      	b.n	8009204 <PDM_Filter_setConfig+0x108>
 8009284:	ed9f 8a15 	vldr	s16, [pc, #84]	; 80092dc <PDM_Filter_setConfig+0x1e0>
 8009288:	eeb0 9a48 	vmov.f32	s18, s16
 800928c:	e78e      	b.n	80091ac <PDM_Filter_setConfig+0xb0>
 800928e:	886b      	ldrh	r3, [r5, #2]
 8009290:	8663      	strh	r3, [r4, #50]	; 0x32
 8009292:	e759      	b.n	8009148 <PDM_Filter_setConfig+0x4c>
 8009294:	2000      	movs	r0, #0
 8009296:	e746      	b.n	8009126 <PDM_Filter_setConfig+0x2a>
 8009298:	b5e8b5cd 	.word	0xb5e8b5cd
 800929c:	08009ba4 	.word	0x08009ba4
 80092a0:	42000000 	.word	0x42000000
 80092a4:	08007669 	.word	0x08007669
 80092a8:	08007549 	.word	0x08007549
 80092ac:	080077f9 	.word	0x080077f9
 80092b0:	0800803d 	.word	0x0800803d
 80092b4:	08007d9d 	.word	0x08007d9d
 80092b8:	08007b7d 	.word	0x08007b7d
 80092bc:	08007991 	.word	0x08007991
 80092c0:	08008649 	.word	0x08008649
 80092c4:	08008511 	.word	0x08008511
 80092c8:	0800842d 	.word	0x0800842d
 80092cc:	08008cc5 	.word	0x08008cc5
 80092d0:	08008ab1 	.word	0x08008ab1
 80092d4:	080088f9 	.word	0x080088f9
 80092d8:	0800878d 	.word	0x0800878d
 80092dc:	00000000 	.word	0x00000000

080092e0 <CRC_Lock>:
 80092e0:	4a17      	ldr	r2, [pc, #92]	; (8009340 <CRC_Lock+0x60>)
 80092e2:	6813      	ldr	r3, [r2, #0]
 80092e4:	b410      	push	{r4}
 80092e6:	f023 0301 	bic.w	r3, r3, #1
 80092ea:	4c16      	ldr	r4, [pc, #88]	; (8009344 <CRC_Lock+0x64>)
 80092ec:	6013      	str	r3, [r2, #0]
 80092ee:	6823      	ldr	r3, [r4, #0]
 80092f0:	b933      	cbnz	r3, 8009300 <CRC_Lock+0x20>
 80092f2:	4b15      	ldr	r3, [pc, #84]	; (8009348 <CRC_Lock+0x68>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80092fa:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80092fe:	d00f      	beq.n	8009320 <CRC_Lock+0x40>
 8009300:	4a12      	ldr	r2, [pc, #72]	; (800934c <CRC_Lock+0x6c>)
 8009302:	2301      	movs	r3, #1
 8009304:	6013      	str	r3, [r2, #0]
 8009306:	6813      	ldr	r3, [r2, #0]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d1fc      	bne.n	8009306 <CRC_Lock+0x26>
 800930c:	4b10      	ldr	r3, [pc, #64]	; (8009350 <CRC_Lock+0x70>)
 800930e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009312:	6018      	str	r0, [r3, #0]
 8009314:	6818      	ldr	r0, [r3, #0]
 8009316:	1a08      	subs	r0, r1, r0
 8009318:	fab0 f080 	clz	r0, r0
 800931c:	0940      	lsrs	r0, r0, #5
 800931e:	4770      	bx	lr
 8009320:	4a0c      	ldr	r2, [pc, #48]	; (8009354 <CRC_Lock+0x74>)
 8009322:	2301      	movs	r3, #1
 8009324:	6013      	str	r3, [r2, #0]
 8009326:	6813      	ldr	r3, [r2, #0]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d1fc      	bne.n	8009326 <CRC_Lock+0x46>
 800932c:	4b0a      	ldr	r3, [pc, #40]	; (8009358 <CRC_Lock+0x78>)
 800932e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009332:	6018      	str	r0, [r3, #0]
 8009334:	6818      	ldr	r0, [r3, #0]
 8009336:	1a40      	subs	r0, r0, r1
 8009338:	fab0 f080 	clz	r0, r0
 800933c:	0940      	lsrs	r0, r0, #5
 800933e:	4770      	bx	lr
 8009340:	e0002000 	.word	0xe0002000
 8009344:	e0042000 	.word	0xe0042000
 8009348:	5c001000 	.word	0x5c001000
 800934c:	40023008 	.word	0x40023008
 8009350:	40023000 	.word	0x40023000
 8009354:	58024c08 	.word	0x58024c08
 8009358:	58024c00 	.word	0x58024c00

0800935c <memset>:
 800935c:	4402      	add	r2, r0
 800935e:	4603      	mov	r3, r0
 8009360:	4293      	cmp	r3, r2
 8009362:	d100      	bne.n	8009366 <memset+0xa>
 8009364:	4770      	bx	lr
 8009366:	f803 1b01 	strb.w	r1, [r3], #1
 800936a:	e7f9      	b.n	8009360 <memset+0x4>

0800936c <__errno>:
 800936c:	4b01      	ldr	r3, [pc, #4]	; (8009374 <__errno+0x8>)
 800936e:	6818      	ldr	r0, [r3, #0]
 8009370:	4770      	bx	lr
 8009372:	bf00      	nop
 8009374:	200004ac 	.word	0x200004ac

08009378 <__libc_init_array>:
 8009378:	b570      	push	{r4, r5, r6, lr}
 800937a:	4d0d      	ldr	r5, [pc, #52]	; (80093b0 <__libc_init_array+0x38>)
 800937c:	4c0d      	ldr	r4, [pc, #52]	; (80093b4 <__libc_init_array+0x3c>)
 800937e:	1b64      	subs	r4, r4, r5
 8009380:	10a4      	asrs	r4, r4, #2
 8009382:	2600      	movs	r6, #0
 8009384:	42a6      	cmp	r6, r4
 8009386:	d109      	bne.n	800939c <__libc_init_array+0x24>
 8009388:	4d0b      	ldr	r5, [pc, #44]	; (80093b8 <__libc_init_array+0x40>)
 800938a:	4c0c      	ldr	r4, [pc, #48]	; (80093bc <__libc_init_array+0x44>)
 800938c:	f000 fbfe 	bl	8009b8c <_init>
 8009390:	1b64      	subs	r4, r4, r5
 8009392:	10a4      	asrs	r4, r4, #2
 8009394:	2600      	movs	r6, #0
 8009396:	42a6      	cmp	r6, r4
 8009398:	d105      	bne.n	80093a6 <__libc_init_array+0x2e>
 800939a:	bd70      	pop	{r4, r5, r6, pc}
 800939c:	f855 3b04 	ldr.w	r3, [r5], #4
 80093a0:	4798      	blx	r3
 80093a2:	3601      	adds	r6, #1
 80093a4:	e7ee      	b.n	8009384 <__libc_init_array+0xc>
 80093a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80093aa:	4798      	blx	r3
 80093ac:	3601      	adds	r6, #1
 80093ae:	e7f2      	b.n	8009396 <__libc_init_array+0x1e>
 80093b0:	0805a1ac 	.word	0x0805a1ac
 80093b4:	0805a1ac 	.word	0x0805a1ac
 80093b8:	0805a1ac 	.word	0x0805a1ac
 80093bc:	0805a1b0 	.word	0x0805a1b0

080093c0 <powf>:
 80093c0:	b508      	push	{r3, lr}
 80093c2:	ed2d 8b04 	vpush	{d8-d9}
 80093c6:	eeb0 8a60 	vmov.f32	s16, s1
 80093ca:	eeb0 9a40 	vmov.f32	s18, s0
 80093ce:	f000 f87f 	bl	80094d0 <__ieee754_powf>
 80093d2:	eeb4 8a48 	vcmp.f32	s16, s16
 80093d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093da:	eef0 8a40 	vmov.f32	s17, s0
 80093de:	d63e      	bvs.n	800945e <powf+0x9e>
 80093e0:	eeb5 9a40 	vcmp.f32	s18, #0.0
 80093e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093e8:	d112      	bne.n	8009410 <powf+0x50>
 80093ea:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80093ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093f2:	d039      	beq.n	8009468 <powf+0xa8>
 80093f4:	eeb0 0a48 	vmov.f32	s0, s16
 80093f8:	f000 f839 	bl	800946e <finitef>
 80093fc:	b378      	cbz	r0, 800945e <powf+0x9e>
 80093fe:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009406:	d52a      	bpl.n	800945e <powf+0x9e>
 8009408:	f7ff ffb0 	bl	800936c <__errno>
 800940c:	2322      	movs	r3, #34	; 0x22
 800940e:	e014      	b.n	800943a <powf+0x7a>
 8009410:	f000 f82d 	bl	800946e <finitef>
 8009414:	b998      	cbnz	r0, 800943e <powf+0x7e>
 8009416:	eeb0 0a49 	vmov.f32	s0, s18
 800941a:	f000 f828 	bl	800946e <finitef>
 800941e:	b170      	cbz	r0, 800943e <powf+0x7e>
 8009420:	eeb0 0a48 	vmov.f32	s0, s16
 8009424:	f000 f823 	bl	800946e <finitef>
 8009428:	b148      	cbz	r0, 800943e <powf+0x7e>
 800942a:	eef4 8a68 	vcmp.f32	s17, s17
 800942e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009432:	d7e9      	bvc.n	8009408 <powf+0x48>
 8009434:	f7ff ff9a 	bl	800936c <__errno>
 8009438:	2321      	movs	r3, #33	; 0x21
 800943a:	6003      	str	r3, [r0, #0]
 800943c:	e00f      	b.n	800945e <powf+0x9e>
 800943e:	eef5 8a40 	vcmp.f32	s17, #0.0
 8009442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009446:	d10a      	bne.n	800945e <powf+0x9e>
 8009448:	eeb0 0a49 	vmov.f32	s0, s18
 800944c:	f000 f80f 	bl	800946e <finitef>
 8009450:	b128      	cbz	r0, 800945e <powf+0x9e>
 8009452:	eeb0 0a48 	vmov.f32	s0, s16
 8009456:	f000 f80a 	bl	800946e <finitef>
 800945a:	2800      	cmp	r0, #0
 800945c:	d1d4      	bne.n	8009408 <powf+0x48>
 800945e:	eeb0 0a68 	vmov.f32	s0, s17
 8009462:	ecbd 8b04 	vpop	{d8-d9}
 8009466:	bd08      	pop	{r3, pc}
 8009468:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800946c:	e7f7      	b.n	800945e <powf+0x9e>

0800946e <finitef>:
 800946e:	b082      	sub	sp, #8
 8009470:	ed8d 0a01 	vstr	s0, [sp, #4]
 8009474:	9801      	ldr	r0, [sp, #4]
 8009476:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800947a:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800947e:	bfac      	ite	ge
 8009480:	2000      	movge	r0, #0
 8009482:	2001      	movlt	r0, #1
 8009484:	b002      	add	sp, #8
 8009486:	4770      	bx	lr

08009488 <roundf>:
 8009488:	ee10 0a10 	vmov	r0, s0
 800948c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8009490:	3a7f      	subs	r2, #127	; 0x7f
 8009492:	2a16      	cmp	r2, #22
 8009494:	dc15      	bgt.n	80094c2 <roundf+0x3a>
 8009496:	2a00      	cmp	r2, #0
 8009498:	da08      	bge.n	80094ac <roundf+0x24>
 800949a:	3201      	adds	r2, #1
 800949c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80094a0:	d101      	bne.n	80094a6 <roundf+0x1e>
 80094a2:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 80094a6:	ee00 3a10 	vmov	s0, r3
 80094aa:	4770      	bx	lr
 80094ac:	4907      	ldr	r1, [pc, #28]	; (80094cc <roundf+0x44>)
 80094ae:	4111      	asrs	r1, r2
 80094b0:	4208      	tst	r0, r1
 80094b2:	d0fa      	beq.n	80094aa <roundf+0x22>
 80094b4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80094b8:	4113      	asrs	r3, r2
 80094ba:	4403      	add	r3, r0
 80094bc:	ea23 0301 	bic.w	r3, r3, r1
 80094c0:	e7f1      	b.n	80094a6 <roundf+0x1e>
 80094c2:	2a80      	cmp	r2, #128	; 0x80
 80094c4:	d1f1      	bne.n	80094aa <roundf+0x22>
 80094c6:	ee30 0a00 	vadd.f32	s0, s0, s0
 80094ca:	4770      	bx	lr
 80094cc:	007fffff 	.word	0x007fffff

080094d0 <__ieee754_powf>:
 80094d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094d4:	ee10 4a90 	vmov	r4, s1
 80094d8:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 80094dc:	ed2d 8b02 	vpush	{d8}
 80094e0:	ee10 7a10 	vmov	r7, s0
 80094e4:	eeb0 8a40 	vmov.f32	s16, s0
 80094e8:	eef0 8a60 	vmov.f32	s17, s1
 80094ec:	d10c      	bne.n	8009508 <__ieee754_powf+0x38>
 80094ee:	f487 0780 	eor.w	r7, r7, #4194304	; 0x400000
 80094f2:	007f      	lsls	r7, r7, #1
 80094f4:	f517 0f00 	cmn.w	r7, #8388608	; 0x800000
 80094f8:	f240 8292 	bls.w	8009a20 <__ieee754_powf+0x550>
 80094fc:	ee38 0a28 	vadd.f32	s0, s16, s17
 8009500:	ecbd 8b02 	vpop	{d8}
 8009504:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009508:	f027 4500 	bic.w	r5, r7, #2147483648	; 0x80000000
 800950c:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8009510:	dcf4      	bgt.n	80094fc <__ieee754_powf+0x2c>
 8009512:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8009516:	dd08      	ble.n	800952a <__ieee754_powf+0x5a>
 8009518:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800951c:	d1ee      	bne.n	80094fc <__ieee754_powf+0x2c>
 800951e:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8009522:	0064      	lsls	r4, r4, #1
 8009524:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8009528:	e7e6      	b.n	80094f8 <__ieee754_powf+0x28>
 800952a:	2f00      	cmp	r7, #0
 800952c:	da20      	bge.n	8009570 <__ieee754_powf+0xa0>
 800952e:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 8009532:	da2d      	bge.n	8009590 <__ieee754_powf+0xc0>
 8009534:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8009538:	f2c0 827b 	blt.w	8009a32 <__ieee754_powf+0x562>
 800953c:	ea4f 53e8 	mov.w	r3, r8, asr #23
 8009540:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8009544:	fa48 f603 	asr.w	r6, r8, r3
 8009548:	fa06 f303 	lsl.w	r3, r6, r3
 800954c:	4543      	cmp	r3, r8
 800954e:	f040 8270 	bne.w	8009a32 <__ieee754_powf+0x562>
 8009552:	f006 0601 	and.w	r6, r6, #1
 8009556:	f1c6 0602 	rsb	r6, r6, #2
 800955a:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800955e:	d11f      	bne.n	80095a0 <__ieee754_powf+0xd0>
 8009560:	2c00      	cmp	r4, #0
 8009562:	f280 8263 	bge.w	8009a2c <__ieee754_powf+0x55c>
 8009566:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800956a:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800956e:	e7c7      	b.n	8009500 <__ieee754_powf+0x30>
 8009570:	2600      	movs	r6, #0
 8009572:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8009576:	d1f0      	bne.n	800955a <__ieee754_powf+0x8a>
 8009578:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 800957c:	f000 8250 	beq.w	8009a20 <__ieee754_powf+0x550>
 8009580:	dd08      	ble.n	8009594 <__ieee754_powf+0xc4>
 8009582:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 8009888 <__ieee754_powf+0x3b8>
 8009586:	2c00      	cmp	r4, #0
 8009588:	bfa8      	it	ge
 800958a:	eeb0 0a68 	vmovge.f32	s0, s17
 800958e:	e7b7      	b.n	8009500 <__ieee754_powf+0x30>
 8009590:	2602      	movs	r6, #2
 8009592:	e7ee      	b.n	8009572 <__ieee754_powf+0xa2>
 8009594:	2c00      	cmp	r4, #0
 8009596:	f280 8246 	bge.w	8009a26 <__ieee754_powf+0x556>
 800959a:	eeb1 0a68 	vneg.f32	s0, s17
 800959e:	e7af      	b.n	8009500 <__ieee754_powf+0x30>
 80095a0:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 80095a4:	d102      	bne.n	80095ac <__ieee754_powf+0xdc>
 80095a6:	ee28 0a08 	vmul.f32	s0, s16, s16
 80095aa:	e7a9      	b.n	8009500 <__ieee754_powf+0x30>
 80095ac:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 80095b0:	eeb0 0a48 	vmov.f32	s0, s16
 80095b4:	d107      	bne.n	80095c6 <__ieee754_powf+0xf6>
 80095b6:	2f00      	cmp	r7, #0
 80095b8:	db05      	blt.n	80095c6 <__ieee754_powf+0xf6>
 80095ba:	ecbd 8b02 	vpop	{d8}
 80095be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80095c2:	f000 badf 	b.w	8009b84 <__ieee754_sqrtf>
 80095c6:	f000 fa4d 	bl	8009a64 <fabsf>
 80095ca:	b125      	cbz	r5, 80095d6 <__ieee754_powf+0x106>
 80095cc:	f027 4340 	bic.w	r3, r7, #3221225472	; 0xc0000000
 80095d0:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 80095d4:	d115      	bne.n	8009602 <__ieee754_powf+0x132>
 80095d6:	2c00      	cmp	r4, #0
 80095d8:	bfbc      	itt	lt
 80095da:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 80095de:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 80095e2:	2f00      	cmp	r7, #0
 80095e4:	da8c      	bge.n	8009500 <__ieee754_powf+0x30>
 80095e6:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 80095ea:	4335      	orrs	r5, r6
 80095ec:	d104      	bne.n	80095f8 <__ieee754_powf+0x128>
 80095ee:	ee70 7a40 	vsub.f32	s15, s0, s0
 80095f2:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80095f6:	e783      	b.n	8009500 <__ieee754_powf+0x30>
 80095f8:	2e01      	cmp	r6, #1
 80095fa:	d181      	bne.n	8009500 <__ieee754_powf+0x30>
 80095fc:	eeb1 0a40 	vneg.f32	s0, s0
 8009600:	e77e      	b.n	8009500 <__ieee754_powf+0x30>
 8009602:	0ff8      	lsrs	r0, r7, #31
 8009604:	3801      	subs	r0, #1
 8009606:	ea56 0300 	orrs.w	r3, r6, r0
 800960a:	d104      	bne.n	8009616 <__ieee754_powf+0x146>
 800960c:	ee38 8a48 	vsub.f32	s16, s16, s16
 8009610:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8009614:	e774      	b.n	8009500 <__ieee754_powf+0x30>
 8009616:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 800961a:	dd73      	ble.n	8009704 <__ieee754_powf+0x234>
 800961c:	4b9b      	ldr	r3, [pc, #620]	; (800988c <__ieee754_powf+0x3bc>)
 800961e:	429d      	cmp	r5, r3
 8009620:	dc08      	bgt.n	8009634 <__ieee754_powf+0x164>
 8009622:	2c00      	cmp	r4, #0
 8009624:	da0b      	bge.n	800963e <__ieee754_powf+0x16e>
 8009626:	2000      	movs	r0, #0
 8009628:	ecbd 8b02 	vpop	{d8}
 800962c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009630:	f000 baa2 	b.w	8009b78 <__math_oflowf>
 8009634:	4b96      	ldr	r3, [pc, #600]	; (8009890 <__ieee754_powf+0x3c0>)
 8009636:	429d      	cmp	r5, r3
 8009638:	dd08      	ble.n	800964c <__ieee754_powf+0x17c>
 800963a:	2c00      	cmp	r4, #0
 800963c:	dcf3      	bgt.n	8009626 <__ieee754_powf+0x156>
 800963e:	2000      	movs	r0, #0
 8009640:	ecbd 8b02 	vpop	{d8}
 8009644:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009648:	f000 ba90 	b.w	8009b6c <__math_uflowf>
 800964c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8009650:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009654:	eddf 6a8f 	vldr	s13, [pc, #572]	; 8009894 <__ieee754_powf+0x3c4>
 8009658:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800965c:	eee0 6a67 	vfms.f32	s13, s0, s15
 8009660:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8009664:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8009668:	ee20 7a00 	vmul.f32	s14, s0, s0
 800966c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009670:	eddf 7a89 	vldr	s15, [pc, #548]	; 8009898 <__ieee754_powf+0x3c8>
 8009674:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8009678:	ed9f 7a88 	vldr	s14, [pc, #544]	; 800989c <__ieee754_powf+0x3cc>
 800967c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8009680:	ed9f 7a87 	vldr	s14, [pc, #540]	; 80098a0 <__ieee754_powf+0x3d0>
 8009684:	eef0 6a67 	vmov.f32	s13, s15
 8009688:	eee0 6a07 	vfma.f32	s13, s0, s14
 800968c:	ee16 3a90 	vmov	r3, s13
 8009690:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009694:	f023 030f 	bic.w	r3, r3, #15
 8009698:	ee06 3a90 	vmov	s13, r3
 800969c:	eee0 6a47 	vfms.f32	s13, s0, s14
 80096a0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80096a4:	3e01      	subs	r6, #1
 80096a6:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 80096aa:	4306      	orrs	r6, r0
 80096ac:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80096b0:	f024 040f 	bic.w	r4, r4, #15
 80096b4:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 80096b8:	bf08      	it	eq
 80096ba:	eeb0 8a47 	vmoveq.f32	s16, s14
 80096be:	ee07 4a10 	vmov	s14, r4
 80096c2:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80096c6:	ee38 7ac7 	vsub.f32	s14, s17, s14
 80096ca:	ee07 3a90 	vmov	s15, r3
 80096ce:	eee7 0a27 	vfma.f32	s1, s14, s15
 80096d2:	ee07 4a10 	vmov	s14, r4
 80096d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80096da:	ee30 7aa7 	vadd.f32	s14, s1, s15
 80096de:	ee17 1a10 	vmov	r1, s14
 80096e2:	2900      	cmp	r1, #0
 80096e4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80096e8:	f340 817c 	ble.w	80099e4 <__ieee754_powf+0x514>
 80096ec:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 80096f0:	f340 80f8 	ble.w	80098e4 <__ieee754_powf+0x414>
 80096f4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80096f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096fc:	bf4c      	ite	mi
 80096fe:	2001      	movmi	r0, #1
 8009700:	2000      	movpl	r0, #0
 8009702:	e791      	b.n	8009628 <__ieee754_powf+0x158>
 8009704:	f017 4fff 	tst.w	r7, #2139095040	; 0x7f800000
 8009708:	bf01      	itttt	eq
 800970a:	eddf 7a66 	vldreq	s15, [pc, #408]	; 80098a4 <__ieee754_powf+0x3d4>
 800970e:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8009712:	f06f 0317 	mvneq.w	r3, #23
 8009716:	ee17 5a90 	vmoveq	r5, s15
 800971a:	ea4f 52e5 	mov.w	r2, r5, asr #23
 800971e:	bf18      	it	ne
 8009720:	2300      	movne	r3, #0
 8009722:	3a7f      	subs	r2, #127	; 0x7f
 8009724:	441a      	add	r2, r3
 8009726:	4b60      	ldr	r3, [pc, #384]	; (80098a8 <__ieee754_powf+0x3d8>)
 8009728:	f3c5 0516 	ubfx	r5, r5, #0, #23
 800972c:	429d      	cmp	r5, r3
 800972e:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 8009732:	dd06      	ble.n	8009742 <__ieee754_powf+0x272>
 8009734:	4b5d      	ldr	r3, [pc, #372]	; (80098ac <__ieee754_powf+0x3dc>)
 8009736:	429d      	cmp	r5, r3
 8009738:	f340 80a4 	ble.w	8009884 <__ieee754_powf+0x3b4>
 800973c:	3201      	adds	r2, #1
 800973e:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8009742:	2500      	movs	r5, #0
 8009744:	4b5a      	ldr	r3, [pc, #360]	; (80098b0 <__ieee754_powf+0x3e0>)
 8009746:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800974a:	ee07 1a10 	vmov	s14, r1
 800974e:	edd3 5a00 	vldr	s11, [r3]
 8009752:	4b58      	ldr	r3, [pc, #352]	; (80098b4 <__ieee754_powf+0x3e4>)
 8009754:	ee75 7a87 	vadd.f32	s15, s11, s14
 8009758:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800975c:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8009760:	1049      	asrs	r1, r1, #1
 8009762:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8009766:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800976a:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 800976e:	ee37 6a65 	vsub.f32	s12, s14, s11
 8009772:	ee07 1a90 	vmov	s15, r1
 8009776:	ee26 5a24 	vmul.f32	s10, s12, s9
 800977a:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800977e:	ee15 7a10 	vmov	r7, s10
 8009782:	401f      	ands	r7, r3
 8009784:	ee06 7a90 	vmov	s13, r7
 8009788:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800978c:	ee37 7a65 	vsub.f32	s14, s14, s11
 8009790:	ee65 7a05 	vmul.f32	s15, s10, s10
 8009794:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8009798:	eddf 5a47 	vldr	s11, [pc, #284]	; 80098b8 <__ieee754_powf+0x3e8>
 800979c:	ed9f 7a47 	vldr	s14, [pc, #284]	; 80098bc <__ieee754_powf+0x3ec>
 80097a0:	eee7 5a87 	vfma.f32	s11, s15, s14
 80097a4:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80098c0 <__ieee754_powf+0x3f0>
 80097a8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80097ac:	eddf 5a39 	vldr	s11, [pc, #228]	; 8009894 <__ieee754_powf+0x3c4>
 80097b0:	eee7 5a27 	vfma.f32	s11, s14, s15
 80097b4:	ed9f 7a43 	vldr	s14, [pc, #268]	; 80098c4 <__ieee754_powf+0x3f4>
 80097b8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80097bc:	eddf 5a42 	vldr	s11, [pc, #264]	; 80098c8 <__ieee754_powf+0x3f8>
 80097c0:	ee26 6a24 	vmul.f32	s12, s12, s9
 80097c4:	eee7 5a27 	vfma.f32	s11, s14, s15
 80097c8:	ee35 7a26 	vadd.f32	s14, s10, s13
 80097cc:	ee67 4aa7 	vmul.f32	s9, s15, s15
 80097d0:	ee27 7a06 	vmul.f32	s14, s14, s12
 80097d4:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 80097d8:	eea4 7aa5 	vfma.f32	s14, s9, s11
 80097dc:	eef0 5a67 	vmov.f32	s11, s15
 80097e0:	eee6 5aa6 	vfma.f32	s11, s13, s13
 80097e4:	ee75 5a87 	vadd.f32	s11, s11, s14
 80097e8:	ee15 1a90 	vmov	r1, s11
 80097ec:	4019      	ands	r1, r3
 80097ee:	ee05 1a90 	vmov	s11, r1
 80097f2:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80097f6:	eee6 7ae6 	vfms.f32	s15, s13, s13
 80097fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80097fe:	ee67 7a85 	vmul.f32	s15, s15, s10
 8009802:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009806:	eeb0 6a67 	vmov.f32	s12, s15
 800980a:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800980e:	ee16 1a10 	vmov	r1, s12
 8009812:	4019      	ands	r1, r3
 8009814:	ee07 1a10 	vmov	s14, r1
 8009818:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800981c:	ee06 1a10 	vmov	s12, r1
 8009820:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009824:	ed9f 7a29 	vldr	s14, [pc, #164]	; 80098cc <__ieee754_powf+0x3fc>
 8009828:	4929      	ldr	r1, [pc, #164]	; (80098d0 <__ieee754_powf+0x400>)
 800982a:	eddf 5a2a 	vldr	s11, [pc, #168]	; 80098d4 <__ieee754_powf+0x404>
 800982e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009832:	ed9f 7a29 	vldr	s14, [pc, #164]	; 80098d8 <__ieee754_powf+0x408>
 8009836:	eee6 7a07 	vfma.f32	s15, s12, s14
 800983a:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800983e:	ed91 7a00 	vldr	s14, [r1]
 8009842:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009846:	ee07 2a10 	vmov	s14, r2
 800984a:	eef0 6a67 	vmov.f32	s13, s15
 800984e:	4a23      	ldr	r2, [pc, #140]	; (80098dc <__ieee754_powf+0x40c>)
 8009850:	eee6 6a25 	vfma.f32	s13, s12, s11
 8009854:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8009858:	ed92 5a00 	vldr	s10, [r2]
 800985c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009860:	ee76 6a85 	vadd.f32	s13, s13, s10
 8009864:	ee76 6a87 	vadd.f32	s13, s13, s14
 8009868:	ee16 2a90 	vmov	r2, s13
 800986c:	4013      	ands	r3, r2
 800986e:	ee06 3a90 	vmov	s13, r3
 8009872:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8009876:	ee37 7a45 	vsub.f32	s14, s14, s10
 800987a:	eea6 7a65 	vfms.f32	s14, s12, s11
 800987e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009882:	e70f      	b.n	80096a4 <__ieee754_powf+0x1d4>
 8009884:	2501      	movs	r5, #1
 8009886:	e75d      	b.n	8009744 <__ieee754_powf+0x274>
 8009888:	00000000 	.word	0x00000000
 800988c:	3f7ffff3 	.word	0x3f7ffff3
 8009890:	3f800007 	.word	0x3f800007
 8009894:	3eaaaaab 	.word	0x3eaaaaab
 8009898:	3fb8aa3b 	.word	0x3fb8aa3b
 800989c:	36eca570 	.word	0x36eca570
 80098a0:	3fb8aa00 	.word	0x3fb8aa00
 80098a4:	4b800000 	.word	0x4b800000
 80098a8:	001cc471 	.word	0x001cc471
 80098ac:	005db3d6 	.word	0x005db3d6
 80098b0:	0805a18c 	.word	0x0805a18c
 80098b4:	fffff000 	.word	0xfffff000
 80098b8:	3e6c3255 	.word	0x3e6c3255
 80098bc:	3e53f142 	.word	0x3e53f142
 80098c0:	3e8ba305 	.word	0x3e8ba305
 80098c4:	3edb6db7 	.word	0x3edb6db7
 80098c8:	3f19999a 	.word	0x3f19999a
 80098cc:	3f76384f 	.word	0x3f76384f
 80098d0:	0805a19c 	.word	0x0805a19c
 80098d4:	3f763800 	.word	0x3f763800
 80098d8:	369dc3a0 	.word	0x369dc3a0
 80098dc:	0805a194 	.word	0x0805a194
 80098e0:	3338aa3c 	.word	0x3338aa3c
 80098e4:	f040 8093 	bne.w	8009a0e <__ieee754_powf+0x53e>
 80098e8:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 80098e0 <__ieee754_powf+0x410>
 80098ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80098f0:	ee70 6aa6 	vadd.f32	s13, s1, s13
 80098f4:	eef4 6ac7 	vcmpe.f32	s13, s14
 80098f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098fc:	f73f aefa 	bgt.w	80096f4 <__ieee754_powf+0x224>
 8009900:	15db      	asrs	r3, r3, #23
 8009902:	3b7e      	subs	r3, #126	; 0x7e
 8009904:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8009908:	4118      	asrs	r0, r3
 800990a:	4408      	add	r0, r1
 800990c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8009910:	4a49      	ldr	r2, [pc, #292]	; (8009a38 <__ieee754_powf+0x568>)
 8009912:	3b7f      	subs	r3, #127	; 0x7f
 8009914:	411a      	asrs	r2, r3
 8009916:	4002      	ands	r2, r0
 8009918:	ee07 2a10 	vmov	s14, r2
 800991c:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8009920:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8009924:	f1c3 0317 	rsb	r3, r3, #23
 8009928:	4118      	asrs	r0, r3
 800992a:	2900      	cmp	r1, #0
 800992c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009930:	bfb8      	it	lt
 8009932:	4240      	neglt	r0, r0
 8009934:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8009938:	eddf 6a40 	vldr	s13, [pc, #256]	; 8009a3c <__ieee754_powf+0x56c>
 800993c:	ed9f 6a40 	vldr	s12, [pc, #256]	; 8009a40 <__ieee754_powf+0x570>
 8009940:	ee17 3a10 	vmov	r3, s14
 8009944:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009948:	f023 030f 	bic.w	r3, r3, #15
 800994c:	ee07 3a10 	vmov	s14, r3
 8009950:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009954:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009958:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800995c:	eddf 7a39 	vldr	s15, [pc, #228]	; 8009a44 <__ieee754_powf+0x574>
 8009960:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009964:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8009968:	eef0 6a67 	vmov.f32	s13, s15
 800996c:	eee7 6a06 	vfma.f32	s13, s14, s12
 8009970:	eef0 5a66 	vmov.f32	s11, s13
 8009974:	eee7 5a46 	vfms.f32	s11, s14, s12
 8009978:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800997c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8009980:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8009a48 <__ieee754_powf+0x578>
 8009984:	eddf 5a31 	vldr	s11, [pc, #196]	; 8009a4c <__ieee754_powf+0x57c>
 8009988:	eea7 6a25 	vfma.f32	s12, s14, s11
 800998c:	eddf 5a30 	vldr	s11, [pc, #192]	; 8009a50 <__ieee754_powf+0x580>
 8009990:	eee6 5a07 	vfma.f32	s11, s12, s14
 8009994:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8009a54 <__ieee754_powf+0x584>
 8009998:	eea5 6a87 	vfma.f32	s12, s11, s14
 800999c:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8009a58 <__ieee754_powf+0x588>
 80099a0:	eee6 5a07 	vfma.f32	s11, s12, s14
 80099a4:	eeb0 6a66 	vmov.f32	s12, s13
 80099a8:	eea5 6ac7 	vfms.f32	s12, s11, s14
 80099ac:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80099b0:	ee66 5a86 	vmul.f32	s11, s13, s12
 80099b4:	ee36 6a47 	vsub.f32	s12, s12, s14
 80099b8:	eee6 7aa7 	vfma.f32	s15, s13, s15
 80099bc:	ee85 7a86 	vdiv.f32	s14, s11, s12
 80099c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80099c4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80099c8:	ee30 0a67 	vsub.f32	s0, s0, s15
 80099cc:	ee10 3a10 	vmov	r3, s0
 80099d0:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 80099d4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80099d8:	da1f      	bge.n	8009a1a <__ieee754_powf+0x54a>
 80099da:	f000 f84b 	bl	8009a74 <scalbnf>
 80099de:	ee20 0a08 	vmul.f32	s0, s0, s16
 80099e2:	e58d      	b.n	8009500 <__ieee754_powf+0x30>
 80099e4:	4a1d      	ldr	r2, [pc, #116]	; (8009a5c <__ieee754_powf+0x58c>)
 80099e6:	4293      	cmp	r3, r2
 80099e8:	dd07      	ble.n	80099fa <__ieee754_powf+0x52a>
 80099ea:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80099ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099f2:	bf4c      	ite	mi
 80099f4:	2001      	movmi	r0, #1
 80099f6:	2000      	movpl	r0, #0
 80099f8:	e622      	b.n	8009640 <__ieee754_powf+0x170>
 80099fa:	d108      	bne.n	8009a0e <__ieee754_powf+0x53e>
 80099fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009a00:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8009a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a08:	f6ff af7a 	blt.w	8009900 <__ieee754_powf+0x430>
 8009a0c:	e7ed      	b.n	80099ea <__ieee754_powf+0x51a>
 8009a0e:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8009a12:	f73f af75 	bgt.w	8009900 <__ieee754_powf+0x430>
 8009a16:	2000      	movs	r0, #0
 8009a18:	e78c      	b.n	8009934 <__ieee754_powf+0x464>
 8009a1a:	ee00 3a10 	vmov	s0, r3
 8009a1e:	e7de      	b.n	80099de <__ieee754_powf+0x50e>
 8009a20:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009a24:	e56c      	b.n	8009500 <__ieee754_powf+0x30>
 8009a26:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8009a60 <__ieee754_powf+0x590>
 8009a2a:	e569      	b.n	8009500 <__ieee754_powf+0x30>
 8009a2c:	eeb0 0a48 	vmov.f32	s0, s16
 8009a30:	e566      	b.n	8009500 <__ieee754_powf+0x30>
 8009a32:	2600      	movs	r6, #0
 8009a34:	e591      	b.n	800955a <__ieee754_powf+0x8a>
 8009a36:	bf00      	nop
 8009a38:	ff800000 	.word	0xff800000
 8009a3c:	3f317218 	.word	0x3f317218
 8009a40:	3f317200 	.word	0x3f317200
 8009a44:	35bfbe8c 	.word	0x35bfbe8c
 8009a48:	b5ddea0e 	.word	0xb5ddea0e
 8009a4c:	3331bb4c 	.word	0x3331bb4c
 8009a50:	388ab355 	.word	0x388ab355
 8009a54:	bb360b61 	.word	0xbb360b61
 8009a58:	3e2aaaab 	.word	0x3e2aaaab
 8009a5c:	43160000 	.word	0x43160000
 8009a60:	00000000 	.word	0x00000000

08009a64 <fabsf>:
 8009a64:	ee10 3a10 	vmov	r3, s0
 8009a68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009a6c:	ee00 3a10 	vmov	s0, r3
 8009a70:	4770      	bx	lr
	...

08009a74 <scalbnf>:
 8009a74:	ee10 3a10 	vmov	r3, s0
 8009a78:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8009a7c:	d02b      	beq.n	8009ad6 <scalbnf+0x62>
 8009a7e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8009a82:	d302      	bcc.n	8009a8a <scalbnf+0x16>
 8009a84:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009a88:	4770      	bx	lr
 8009a8a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8009a8e:	d123      	bne.n	8009ad8 <scalbnf+0x64>
 8009a90:	4b24      	ldr	r3, [pc, #144]	; (8009b24 <scalbnf+0xb0>)
 8009a92:	eddf 7a25 	vldr	s15, [pc, #148]	; 8009b28 <scalbnf+0xb4>
 8009a96:	4298      	cmp	r0, r3
 8009a98:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009a9c:	db17      	blt.n	8009ace <scalbnf+0x5a>
 8009a9e:	ee10 3a10 	vmov	r3, s0
 8009aa2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009aa6:	3a19      	subs	r2, #25
 8009aa8:	f24c 3150 	movw	r1, #50000	; 0xc350
 8009aac:	4288      	cmp	r0, r1
 8009aae:	dd15      	ble.n	8009adc <scalbnf+0x68>
 8009ab0:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8009b2c <scalbnf+0xb8>
 8009ab4:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8009b30 <scalbnf+0xbc>
 8009ab8:	ee10 3a10 	vmov	r3, s0
 8009abc:	eeb0 7a67 	vmov.f32	s14, s15
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	bfb8      	it	lt
 8009ac4:	eef0 7a66 	vmovlt.f32	s15, s13
 8009ac8:	ee27 0a87 	vmul.f32	s0, s15, s14
 8009acc:	4770      	bx	lr
 8009ace:	eddf 7a19 	vldr	s15, [pc, #100]	; 8009b34 <scalbnf+0xc0>
 8009ad2:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009ad6:	4770      	bx	lr
 8009ad8:	0dd2      	lsrs	r2, r2, #23
 8009ada:	e7e5      	b.n	8009aa8 <scalbnf+0x34>
 8009adc:	4410      	add	r0, r2
 8009ade:	28fe      	cmp	r0, #254	; 0xfe
 8009ae0:	dce6      	bgt.n	8009ab0 <scalbnf+0x3c>
 8009ae2:	2800      	cmp	r0, #0
 8009ae4:	dd06      	ble.n	8009af4 <scalbnf+0x80>
 8009ae6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009aea:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8009aee:	ee00 3a10 	vmov	s0, r3
 8009af2:	4770      	bx	lr
 8009af4:	f110 0f16 	cmn.w	r0, #22
 8009af8:	da09      	bge.n	8009b0e <scalbnf+0x9a>
 8009afa:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8009b34 <scalbnf+0xc0>
 8009afe:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8009b38 <scalbnf+0xc4>
 8009b02:	ee10 3a10 	vmov	r3, s0
 8009b06:	eeb0 7a67 	vmov.f32	s14, s15
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	e7d9      	b.n	8009ac2 <scalbnf+0x4e>
 8009b0e:	3019      	adds	r0, #25
 8009b10:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009b14:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8009b18:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8009b3c <scalbnf+0xc8>
 8009b1c:	ee07 3a90 	vmov	s15, r3
 8009b20:	e7d7      	b.n	8009ad2 <scalbnf+0x5e>
 8009b22:	bf00      	nop
 8009b24:	ffff3cb0 	.word	0xffff3cb0
 8009b28:	4c000000 	.word	0x4c000000
 8009b2c:	7149f2ca 	.word	0x7149f2ca
 8009b30:	f149f2ca 	.word	0xf149f2ca
 8009b34:	0da24260 	.word	0x0da24260
 8009b38:	8da24260 	.word	0x8da24260
 8009b3c:	33000000 	.word	0x33000000

08009b40 <with_errnof>:
 8009b40:	b513      	push	{r0, r1, r4, lr}
 8009b42:	4604      	mov	r4, r0
 8009b44:	ed8d 0a01 	vstr	s0, [sp, #4]
 8009b48:	f7ff fc10 	bl	800936c <__errno>
 8009b4c:	ed9d 0a01 	vldr	s0, [sp, #4]
 8009b50:	6004      	str	r4, [r0, #0]
 8009b52:	b002      	add	sp, #8
 8009b54:	bd10      	pop	{r4, pc}

08009b56 <xflowf>:
 8009b56:	b130      	cbz	r0, 8009b66 <xflowf+0x10>
 8009b58:	eef1 7a40 	vneg.f32	s15, s0
 8009b5c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009b60:	2022      	movs	r0, #34	; 0x22
 8009b62:	f7ff bfed 	b.w	8009b40 <with_errnof>
 8009b66:	eef0 7a40 	vmov.f32	s15, s0
 8009b6a:	e7f7      	b.n	8009b5c <xflowf+0x6>

08009b6c <__math_uflowf>:
 8009b6c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009b74 <__math_uflowf+0x8>
 8009b70:	f7ff bff1 	b.w	8009b56 <xflowf>
 8009b74:	10000000 	.word	0x10000000

08009b78 <__math_oflowf>:
 8009b78:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009b80 <__math_oflowf+0x8>
 8009b7c:	f7ff bfeb 	b.w	8009b56 <xflowf>
 8009b80:	70000000 	.word	0x70000000

08009b84 <__ieee754_sqrtf>:
 8009b84:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009b88:	4770      	bx	lr
	...

08009b8c <_init>:
 8009b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b8e:	bf00      	nop
 8009b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b92:	bc08      	pop	{r3}
 8009b94:	469e      	mov	lr, r3
 8009b96:	4770      	bx	lr

08009b98 <_fini>:
 8009b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b9a:	bf00      	nop
 8009b9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b9e:	bc08      	pop	{r3}
 8009ba0:	469e      	mov	lr, r3
 8009ba2:	4770      	bx	lr
