============================================================
  Generated by:           Encounter(R) RTL Compiler v11.20-s017_1
  Generated on:           Jul 22 2016  05:37:02 pm
  Module:                 final_spi
  Technology libraries:   c35_CORELIB_TYP 3.02
                          c35_IOLIB_TYP revision 1.0
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


 Clock Description
 ----------------- 

 Clock                              Clock    Source     No of   
 Name    Period   Rise    Fall      Domain  Pin/Port  Registers 
----------------------------------------------------------------
 Mclk    50000.0   0.0   25000.0   domain_1   Mclk          136 

 Clock Relationship
 ------------------

  From    To      R->R      R->F      F->R      F->F  
------------------------------------------------------
  Mclk   Mclk   50000.0   25000.0   25000.0   50000.0 
