{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1489246158491 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tty_input_state_gen_3 EP2C5AT144A7 " "Selected device EP2C5AT144A7 for design \"tty_input_state_gen_3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1489246158500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489246158564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489246158570 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1489246159119 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1489246159145 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1489246159522 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489246159550 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489246159550 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489246159550 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1489246159550 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 12 " "No exact pin location assignment(s) for 11 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLOW_CLK " "Pin SLOW_CLK not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SLOW_CLK } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SLOW_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489246159615 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLOW_CLK_run " "Pin SLOW_CLK_run not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SLOW_CLK_run } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SLOW_CLK_run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489246159615 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RX_FLAG " "Pin RX_FLAG not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RX_FLAG } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX_FLAG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489246159615 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SR_CLK " "Pin SR_CLK not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SR_CLK } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 12 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SR_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489246159615 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clr_ctrl " "Pin clr_ctrl not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clr_ctrl } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 13 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clr_ctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489246159615 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tick_ctrl " "Pin tick_ctrl not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { tick_ctrl } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 14 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tick_ctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489246159615 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "half_tick_ctrl " "Pin half_tick_ctrl not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { half_tick_ctrl } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 15 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { half_tick_ctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489246159615 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "end_ctrl " "Pin end_ctrl not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { end_ctrl } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 16 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { end_ctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489246159615 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "not_reset " "Pin not_reset not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { not_reset } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { not_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489246159615 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RX " "Pin RX not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RX } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 5 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489246159615 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR_RX_FLAG " "Pin CLR_RX_FLAG not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLR_RX_FLAG } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLR_RX_FLAG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489246159615 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1489246159615 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1489246159841 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tty_input_state_gen_3.sdc " "Synopsys Design Constraints File file not found: 'tty_input_state_gen_3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1489246159844 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1489246159845 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_2\|nand_1\|output~2\|combout " "Node \"latch_unit_0\|ms_jk_2\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159849 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_2\|nand_1\|output~2\|datab " "Node \"latch_unit_0\|ms_jk_2\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159849 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489246159849 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_3\|nand_1\|output~3\|combout " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_3\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159850 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_3\|nand_1\|output~3\|datab " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_3\|nand_1\|output~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159850 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489246159850 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_2\|nand_1\|output~3\|combout " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_2\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159850 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_2\|nand_1\|output~3\|datab " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_2\|nand_1\|output~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159850 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489246159850 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159850 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159850 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159850 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159850 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489246159850 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_1\|nand_3_3\|output~2\|combout " "Node \"latch_unit_0\|ms_jk_1\|nand_3_3\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_1\|nand_3_3\|output~2\|datab " "Node \"latch_unit_0\|ms_jk_1\|nand_3_3\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489246159851 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_1\|nand_1\|output~2\|combout " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_1\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_1\|nand_1\|output~2\|datab " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_1\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489246159851 ""}
{ "Warning" "WSTA_SCC_LOOP" "21 " "Found combinational loop of 21 nodes" { { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_5\|output~1\|combout " "Node \"latch_unit_0\|ms_jk_0\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|or_0\|output\|datac " "Node \"latch_unit_0\|or_0\|output\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|or_0\|output\|combout " "Node \"latch_unit_0\|or_0\|output\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_6\|output~1\|datac " "Node \"latch_unit_0\|ms_jk_0\|nand_6\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_6\|output~1\|combout " "Node \"latch_unit_0\|ms_jk_0\|nand_6\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_5\|output~1\|dataa " "Node \"latch_unit_0\|ms_jk_0\|nand_5\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|datac " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|combout " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|datab " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|combout " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_5\|output~1\|datab " "Node \"latch_unit_0\|ms_jk_0\|nand_5\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|dataa " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_6\|output~1\|datad " "Node \"latch_unit_0\|ms_jk_0\|nand_6\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|or_0\|output\|datad " "Node \"latch_unit_0\|or_0\|output\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|datab " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_2\|output~0\|dataa " "Node \"latch_unit_0\|ms_jk_0\|nand_3_2\|output~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_2\|output~0\|combout " "Node \"latch_unit_0\|ms_jk_0\|nand_3_2\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|datad " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_5\|output~1\|datad " "Node \"latch_unit_0\|ms_jk_0\|nand_5\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_6\|output~1\|dataa " "Node \"latch_unit_0\|ms_jk_0\|nand_6\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|datac " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159851 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 193 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489246159851 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159853 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|dataa " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159853 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159853 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|datad " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159853 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|dataa " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159853 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|datab " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159853 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489246159853 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159853 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1\|datab " "Node \"counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159853 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489246159853 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159854 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1\|datab " "Node \"counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159854 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489246159854 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159854 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|dataa " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159854 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159854 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159854 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|dataa " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159854 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|datab " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489246159854 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489246159854 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|datab  to: counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|combout " "From: counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|datab  to: counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489246159856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1  from: datac  to: combout " "Cell: counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489246159856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1  from: datac  to: combout " "Cell: counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489246159856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|datab  to: counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|combout " "From: counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|datab  to: counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489246159856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1  from: datac  to: combout " "Cell: counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489246159856 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1  from: datac  to: combout " "Cell: counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489246159856 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1489246159856 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1489246159858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_signal  " "Automatically promoted node clk_signal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489246159885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_unit:latch_unit_0\|OR_gate:or_0\|output " "Destination node latch_unit:latch_unit_0\|OR_gate:or_0\|output" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 193 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { latch_unit:latch_unit_0|OR_gate:or_0|output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489246159885 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_unit:latch_unit_0\|ms_jk_ff:ms_jk_2\|NAND_gate:nand_1\|output~1 " "Destination node latch_unit:latch_unit_0\|ms_jk_ff:ms_jk_2\|NAND_gate:nand_1\|output~1" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_1|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489246159885 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489246159885 ""}  } { { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 78 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_signal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489246159885 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "not_reset (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node not_reset (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489246159886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_signal " "Destination node clk_signal" {  } { { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 78 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_signal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489246159886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_unit:latch_unit_0\|ms_jk_ff:ms_jk_0\|NAND_3_gate:nand_3_3\|output~2 " "Destination node latch_unit:latch_unit_0\|ms_jk_ff:ms_jk_0\|NAND_3_gate:nand_3_3\|output~2" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { latch_unit:latch_unit_0|ms_jk_ff:ms_jk_0|NAND_3_gate:nand_3_3|output~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489246159886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_unit:latch_unit_0\|ms_jk_ff:ms_jk_2\|NAND_gate:nand_1\|output~2 " "Destination node latch_unit:latch_unit_0\|ms_jk_ff:ms_jk_2\|NAND_gate:nand_1\|output~2" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_1|output~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489246159886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_unit:counter_unit_0\|counter_4_bit:counter\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_1\|output~1 " "Destination node counter_unit:counter_unit_0\|counter_4_bit:counter\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_1\|output~1" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489246159886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_1\|output~3 " "Destination node counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_1\|output~3" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489246159886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_1\|output~3 " "Destination node counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_1\|output~3" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489246159886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\|output~1 " "Destination node counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\|output~1" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489246159886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_1\|output~2 " "Destination node counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_1\|output~2" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489246159886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_unit:latch_unit_0\|ms_jk_ff:ms_jk_1\|NAND_3_gate:nand_3_3\|output~2 " "Destination node latch_unit:latch_unit_0\|ms_jk_ff:ms_jk_1\|NAND_3_gate:nand_3_3\|output~2" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_3_gate:nand_3_3|output~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489246159886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_unit:counter_unit_0\|counter_4_bit:counter\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_1\|output~1 " "Destination node counter_unit:counter_unit_0\|counter_4_bit:counter\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_1\|output~1" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489246159886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1489246159886 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489246159886 ""}  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { not_reset } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { not_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489246159886 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1489246160009 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489246160010 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489246160011 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489246160014 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489246160015 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1489246160027 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1489246160027 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1489246160027 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1489246160029 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1489246160030 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1489246160030 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 2 8 0 " "Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 2 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1489246160033 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1489246160033 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1489246160033 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489246160041 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489246160041 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489246160041 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489246160041 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1489246160041 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1489246160041 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489246160063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1489246160643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489246160752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1489246160770 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1489246161234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489246161234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1489246161312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1489246162441 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1489246162441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489246163035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1489246163037 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1489246163037 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.91 " "Total time spent on timing analysis during the Fitter is 0.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1489246163051 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489246163058 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLOW_CLK 0 " "Pin \"SLOW_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489246163064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLOW_CLK_run 0 " "Pin \"SLOW_CLK_run\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489246163064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RX_FLAG 0 " "Pin \"RX_FLAG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489246163064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SR_CLK 0 " "Pin \"SR_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489246163064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clr_ctrl 0 " "Pin \"clr_ctrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489246163064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tick_ctrl 0 " "Pin \"tick_ctrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489246163064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "half_tick_ctrl 0 " "Pin \"half_tick_ctrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489246163064 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "end_ctrl 0 " "Pin \"end_ctrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489246163064 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1489246163064 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489246163221 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489246163251 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489246163390 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489246163590 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1489246163614 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/output_files/tty_input_state_gen_3.fit.smsg " "Generated suppressed messages file /home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/output_files/tty_input_state_gen_3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1489246163756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489246163934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 11 15:29:23 2017 " "Processing ended: Sat Mar 11 15:29:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489246163934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489246163934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489246163934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1489246163934 ""}
