`include "defines.vh"
`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2021/12/16 22:17:30
// Design Name: LL
// Module Name: my_mul
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module my_mul(
	input wire rst,							//å¤ä½
	input wire clk,							//æ—¶é’Ÿ
	input wire signed_mul_i,				//æ˜¯å¦ä¸ºæœ‰ç¬¦å·ä¹˜æ³•è¿ç®—ï¼?1ä½æœ‰ç¬¦å·
	input wire[31:0] muldata1_i,			//è¢«ä¹˜æ•?
	input wire[31:0] muldata2_i,			//ä¹˜æ•°
	input wire start_i,						//æ˜¯å¦å¼?å§‹ä¹˜æ³•è¿ç®?
	input wire annul_i,						//æ˜¯å¦å–æ¶ˆä¹˜æ³•è¿ç®—ï¼?1ä½å–æ¶?
	output reg[63:0] result_o,				//ä¹˜æ³•è¿ç®—ç»“æœ
	output reg ready_o						//ä¹˜æ³•è¿ç®—æ˜¯å¦ç»“æŸ
);
	reg[31:0] temp_op1;
	reg[31:0] temp_op2;
	reg[5:0] cnt_mul;						 //è®°å½•è¿›è¡Œåˆ°ç¬¬å‡ ä½ï¼?32ï¼Œstop
	reg[1:0] state;						    //é™¤æ³•å™¨å¤„äºçš„çŠ¶æ?ï¼ˆ00ç©ºé—²ï¼?01å¼?å§‹ï¼Œ11ç»“æŸï¼?	
	reg[63:0] multiplicand;                 //åŠ è½½è¢«ä¹˜æ•°ï¼Œè¿ç®—æ—¶æ¯æ¬¡å·¦ç§»ä¸€ä½?
    reg[31:0] multiplier;                   //åŠ è½½ä¹˜æ•°ï¼Œè¿ç®—æ—¶æ¯æ¬¡å³ç§»ä¸?ä½ï¼Œç›¸å½“äºy
    reg[63:0] product_temp;		            //ä¸´æ—¶ç»“æœï¼ˆç´¯åŠ å™¨ï¼?
    wire[63:0] partial_product;            // éƒ¨åˆ†ç§¯ï¼šä¹˜æ•°æœ«ä½ä¸?1ï¼Œç”±è¢«ä¹˜æ•°å·¦ç§»å¾—åˆ°ï¼›ä¹˜æ•°æœ«ä½ä¸?0ï¼Œéƒ¨åˆ†ç§¯ä¸?0
	
	assign partial_product = multiplier[0] ? multiplicand:64'd0;        //è‹¥æ­¤æ—¶yçš„æœ€ä½ä½ä¸?1ï¼Œåˆ™æŠŠxèµ‹å?¼ç»™éƒ¨åˆ†ç§¯partial_productï¼Œå¦åˆ™æŠŠ0èµ‹å?¼ç»™partial_product
	
	
	always @ (posedge clk) begin
		if (rst) begin
			state <= `MulFree;
			result_o <= {`ZeroWord,`ZeroWord};
			ready_o <= `MulResultNotReady;
		end else begin
			case(state)
			
				`MulFree: begin			//ä¹˜æ³•å™¨ç©ºé—?
					if (start_i == `MulStart && annul_i == 1'b0) begin
							state <= `MulOn;					
							cnt_mul <= 6'b000000;
							if(signed_mul_i == 1'b1 && muldata1_i[31] == 1'b1) begin			//è¢«ä¹˜æ•°ä¸ºè´Ÿæ•°
								temp_op1 = ~muldata1_i + 1;
							end else begin
								temp_op1 = muldata1_i;
							end
							if (signed_mul_i == 1'b1 && muldata2_i[31] == 1'b1 ) begin			//ä¹˜æ•°ä¸ºè´Ÿæ•?
								temp_op2 = ~muldata2_i + 1;
							end else begin
								temp_op2 = muldata2_i;
							end
							multiplicand <= {32'b0,temp_op1};//è¢«ä¹˜æ•?
							multiplier <= temp_op2;          //ä¹˜æ•°
							product_temp <= {`ZeroWord, `ZeroWord};
					end else begin
						ready_o <= `MulResultNotReady;
						result_o <= {`ZeroWord, `ZeroWord};
					end
				end
				
				`MulOn: begin				//ä¹˜æ³•è¿ç®—
					if(annul_i == 1'b0) begin			//è¿›è¡Œä¹˜æ³•è¿ç®—
						if(cnt_mul != 6'b100000) begin
							multiplicand <= {multiplicand[62:0],1'b0};  //è¢«ä¹˜æ•°xæ¯æ¬¡å·¦ç§»ä¸?ä½ã??
							multiplier <= {1'b0,multiplier[31:1]};      //ç›¸å½“äºä¹˜æ•°yå³ç§»ä¸?ä½?
							product_temp <= product_temp + partial_product;
							cnt_mul <= cnt_mul + 1;		                //ä¹˜æ³•è¿ç®—æ¬¡æ•°
						end	else begin
							if ((signed_mul_i == 1'b1) && ((muldata1_i[31] ^ muldata2_i[31]) == 1'b1)) begin
								product_temp <= (~product_temp + 1);
							end
							state <= `MulEnd;
							cnt_mul <= 6'b000000;
						end
					end else begin	
						state <= `MulFree;
					end
				end
				
				`MulEnd: begin			//ä¹˜æ³•ç»“æŸ
					result_o <= product_temp;
					ready_o <= `MulResultReady;
					if (start_i == `MulStop) begin
						state <= `MulFree;
						ready_o <= `MulResultNotReady;
						result_o <= {`ZeroWord, `ZeroWord};
					end
				end
				
			endcase
		end
	end
endmodule