TimeQuest Timing Analyzer report for DE2_Board_top_level
Sat Nov 26 15:31:52 2011
Quartus II Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Recovery: 'clock'
 15. Slow Model Removal: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Output Enable Times
 23. Minimum Output Enable Times
 24. Output Disable Times
 25. Minimum Output Disable Times
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'clock'
 32. Fast Model Hold: 'clock'
 33. Fast Model Recovery: 'clock'
 34. Fast Model Removal: 'clock'
 35. Fast Model Minimum Pulse Width: 'clock'
 36. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Output Enable Times
 42. Minimum Output Enable Times
 43. Output Disable Times
 44. Minimum Output Disable Times
 45. Multicorner Timing Analysis Summary
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; DE2_Board_top_level                               ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C35F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.60        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  60.0%      ;
;     3-4 processors         ;  20.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------+
; SDC File List                                                                                  ;
+------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                              ; Status ; Read at                  ;
+------------------------------------------------------------+--------+--------------------------+
; nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.sdc      ; OK     ; Sat Nov 26 15:31:48 2011 ;
; nios_qsys/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sat Nov 26 15:31:48 2011 ;
; lab5.sdc                                                   ; OK     ; Sat Nov 26 15:31:48 2011 ;
+------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clock               ; Base ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 86.01 MHz ; 86.01 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -0.813 ; -192.980      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.391 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.362 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 3.408 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; 2.873  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                  ;
+--------+-----------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.813 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[11]   ; clock        ; clock       ; 5.000        ; -0.018     ; 5.831      ;
; -0.813 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[10]   ; clock        ; clock       ; 5.000        ; -0.018     ; 5.831      ;
; -0.808 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[18]   ; clock        ; clock       ; 5.000        ; -0.018     ; 5.826      ;
; -0.808 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[16]   ; clock        ; clock       ; 5.000        ; -0.018     ; 5.826      ;
; -0.795 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[19]  ; clock        ; clock       ; 5.000        ; -0.018     ; 5.813      ;
; -0.795 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[18]  ; clock        ; clock       ; 5.000        ; -0.018     ; 5.813      ;
; -0.795 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[17]  ; clock        ; clock       ; 5.000        ; -0.018     ; 5.813      ;
; -0.795 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[16]  ; clock        ; clock       ; 5.000        ; -0.018     ; 5.813      ;
; -0.795 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[12]  ; clock        ; clock       ; 5.000        ; -0.018     ; 5.813      ;
; -0.795 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[13]  ; clock        ; clock       ; 5.000        ; -0.018     ; 5.813      ;
; -0.795 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[14]  ; clock        ; clock       ; 5.000        ; -0.018     ; 5.813      ;
; -0.795 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[15]  ; clock        ; clock       ; 5.000        ; -0.018     ; 5.813      ;
; -0.792 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[11]   ; clock        ; clock       ; 5.000        ; -0.032     ; 5.796      ;
; -0.792 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[10]   ; clock        ; clock       ; 5.000        ; -0.032     ; 5.796      ;
; -0.788 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[21]   ; clock        ; clock       ; 5.000        ; -0.013     ; 5.811      ;
; -0.788 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[14]   ; clock        ; clock       ; 5.000        ; -0.013     ; 5.811      ;
; -0.788 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[7]    ; clock        ; clock       ; 5.000        ; -0.013     ; 5.811      ;
; -0.788 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[6]    ; clock        ; clock       ; 5.000        ; -0.013     ; 5.811      ;
; -0.788 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[4]    ; clock        ; clock       ; 5.000        ; -0.013     ; 5.811      ;
; -0.788 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[3]    ; clock        ; clock       ; 5.000        ; -0.013     ; 5.811      ;
; -0.788 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[2]    ; clock        ; clock       ; 5.000        ; -0.013     ; 5.811      ;
; -0.788 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[1]    ; clock        ; clock       ; 5.000        ; -0.013     ; 5.811      ;
; -0.788 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[0]    ; clock        ; clock       ; 5.000        ; -0.013     ; 5.811      ;
; -0.787 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[18]   ; clock        ; clock       ; 5.000        ; -0.032     ; 5.791      ;
; -0.787 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[16]   ; clock        ; clock       ; 5.000        ; -0.032     ; 5.791      ;
; -0.774 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[11]   ; clock        ; clock       ; 5.000        ; -0.028     ; 5.782      ;
; -0.774 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[10]   ; clock        ; clock       ; 5.000        ; -0.028     ; 5.782      ;
; -0.774 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[19]  ; clock        ; clock       ; 5.000        ; -0.032     ; 5.778      ;
; -0.774 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[18]  ; clock        ; clock       ; 5.000        ; -0.032     ; 5.778      ;
; -0.774 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[17]  ; clock        ; clock       ; 5.000        ; -0.032     ; 5.778      ;
; -0.774 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[16]  ; clock        ; clock       ; 5.000        ; -0.032     ; 5.778      ;
; -0.774 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[12]  ; clock        ; clock       ; 5.000        ; -0.032     ; 5.778      ;
; -0.774 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[13]  ; clock        ; clock       ; 5.000        ; -0.032     ; 5.778      ;
; -0.774 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[14]  ; clock        ; clock       ; 5.000        ; -0.032     ; 5.778      ;
; -0.774 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[15]  ; clock        ; clock       ; 5.000        ; -0.032     ; 5.778      ;
; -0.770 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[7]  ; clock        ; clock       ; 5.000        ; -0.004     ; 5.802      ;
; -0.770 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[8]  ; clock        ; clock       ; 5.000        ; -0.004     ; 5.802      ;
; -0.770 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[9]  ; clock        ; clock       ; 5.000        ; -0.004     ; 5.802      ;
; -0.770 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[10] ; clock        ; clock       ; 5.000        ; -0.004     ; 5.802      ;
; -0.770 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[11] ; clock        ; clock       ; 5.000        ; -0.004     ; 5.802      ;
; -0.770 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[6]  ; clock        ; clock       ; 5.000        ; -0.004     ; 5.802      ;
; -0.770 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[5]  ; clock        ; clock       ; 5.000        ; -0.004     ; 5.802      ;
; -0.770 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[4]  ; clock        ; clock       ; 5.000        ; -0.004     ; 5.802      ;
; -0.770 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[3]  ; clock        ; clock       ; 5.000        ; -0.004     ; 5.802      ;
; -0.770 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[2]  ; clock        ; clock       ; 5.000        ; -0.004     ; 5.802      ;
; -0.770 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[1]  ; clock        ; clock       ; 5.000        ; -0.004     ; 5.802      ;
; -0.770 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[0]  ; clock        ; clock       ; 5.000        ; -0.004     ; 5.802      ;
; -0.769 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[18]   ; clock        ; clock       ; 5.000        ; -0.028     ; 5.777      ;
; -0.769 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[16]   ; clock        ; clock       ; 5.000        ; -0.028     ; 5.777      ;
; -0.768 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[21]  ; clock        ; clock       ; 5.000        ; -0.013     ; 5.791      ;
; -0.768 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[7]   ; clock        ; clock       ; 5.000        ; -0.013     ; 5.791      ;
; -0.768 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[14]  ; clock        ; clock       ; 5.000        ; -0.013     ; 5.791      ;
; -0.768 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[6]   ; clock        ; clock       ; 5.000        ; -0.013     ; 5.791      ;
; -0.768 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[4]   ; clock        ; clock       ; 5.000        ; -0.013     ; 5.791      ;
; -0.768 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[2]   ; clock        ; clock       ; 5.000        ; -0.013     ; 5.791      ;
; -0.768 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[1]   ; clock        ; clock       ; 5.000        ; -0.013     ; 5.791      ;
; -0.767 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[21]   ; clock        ; clock       ; 5.000        ; -0.027     ; 5.776      ;
; -0.767 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[14]   ; clock        ; clock       ; 5.000        ; -0.027     ; 5.776      ;
; -0.767 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[7]    ; clock        ; clock       ; 5.000        ; -0.027     ; 5.776      ;
; -0.767 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[6]    ; clock        ; clock       ; 5.000        ; -0.027     ; 5.776      ;
; -0.767 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[4]    ; clock        ; clock       ; 5.000        ; -0.027     ; 5.776      ;
; -0.767 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[3]    ; clock        ; clock       ; 5.000        ; -0.027     ; 5.776      ;
; -0.767 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[2]    ; clock        ; clock       ; 5.000        ; -0.027     ; 5.776      ;
; -0.767 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[1]    ; clock        ; clock       ; 5.000        ; -0.027     ; 5.776      ;
; -0.767 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[0]    ; clock        ; clock       ; 5.000        ; -0.027     ; 5.776      ;
; -0.759 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[10]  ; clock        ; clock       ; 5.000        ; -0.011     ; 5.784      ;
; -0.759 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[11]  ; clock        ; clock       ; 5.000        ; -0.011     ; 5.784      ;
; -0.759 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[5]   ; clock        ; clock       ; 5.000        ; -0.011     ; 5.784      ;
; -0.759 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[3]   ; clock        ; clock       ; 5.000        ; -0.011     ; 5.784      ;
; -0.759 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[0]   ; clock        ; clock       ; 5.000        ; -0.011     ; 5.784      ;
; -0.756 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[19]  ; clock        ; clock       ; 5.000        ; -0.028     ; 5.764      ;
; -0.756 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[18]  ; clock        ; clock       ; 5.000        ; -0.028     ; 5.764      ;
; -0.756 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[17]  ; clock        ; clock       ; 5.000        ; -0.028     ; 5.764      ;
; -0.756 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[16]  ; clock        ; clock       ; 5.000        ; -0.028     ; 5.764      ;
; -0.756 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[12]  ; clock        ; clock       ; 5.000        ; -0.028     ; 5.764      ;
; -0.756 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[13]  ; clock        ; clock       ; 5.000        ; -0.028     ; 5.764      ;
; -0.756 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[14]  ; clock        ; clock       ; 5.000        ; -0.028     ; 5.764      ;
; -0.756 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[15]  ; clock        ; clock       ; 5.000        ; -0.028     ; 5.764      ;
; -0.752 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[11]   ; clock        ; clock       ; 5.000        ; -0.032     ; 5.756      ;
; -0.752 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[10]   ; clock        ; clock       ; 5.000        ; -0.032     ; 5.756      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[21]   ; clock        ; clock       ; 5.000        ; -0.023     ; 5.762      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[14]   ; clock        ; clock       ; 5.000        ; -0.023     ; 5.762      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[7]    ; clock        ; clock       ; 5.000        ; -0.023     ; 5.762      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[6]    ; clock        ; clock       ; 5.000        ; -0.023     ; 5.762      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[4]    ; clock        ; clock       ; 5.000        ; -0.023     ; 5.762      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[3]    ; clock        ; clock       ; 5.000        ; -0.023     ; 5.762      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[2]    ; clock        ; clock       ; 5.000        ; -0.023     ; 5.762      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[1]    ; clock        ; clock       ; 5.000        ; -0.023     ; 5.762      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[0]    ; clock        ; clock       ; 5.000        ; -0.023     ; 5.762      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[7]  ; clock        ; clock       ; 5.000        ; -0.018     ; 5.767      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[8]  ; clock        ; clock       ; 5.000        ; -0.018     ; 5.767      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[9]  ; clock        ; clock       ; 5.000        ; -0.018     ; 5.767      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[10] ; clock        ; clock       ; 5.000        ; -0.018     ; 5.767      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[11] ; clock        ; clock       ; 5.000        ; -0.018     ; 5.767      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[6]  ; clock        ; clock       ; 5.000        ; -0.018     ; 5.767      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[5]  ; clock        ; clock       ; 5.000        ; -0.018     ; 5.767      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[4]  ; clock        ; clock       ; 5.000        ; -0.018     ; 5.767      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[3]  ; clock        ; clock       ; 5.000        ; -0.018     ; 5.767      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[2]  ; clock        ; clock       ; 5.000        ; -0.018     ; 5.767      ;
; -0.749 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_smallest[1]  ; clock        ; clock       ; 5.000        ; -0.018     ; 5.767      ;
+--------+-----------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go             ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                        ; nios_qsys:u0|nios_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|pwm_avalon:pwm1|pwm_enable                                                                                                                                                                 ; nios_qsys:u0|pwm_avalon:pwm1|pwm_enable                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|pwm_avalon:pwm2|pwm_enable                                                                                                                                                                 ; nios_qsys:u0|pwm_avalon:pwm2|pwm_enable                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_master_translator:cpu_nios_data_master_translator|read_accepted                                                                                                              ; nios_qsys:u0|altera_merlin_master_translator:cpu_nios_data_master_translator|read_accepted                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                            ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_stall                                                                                                                                              ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_stall                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                         ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|latched_oci_tb_hbreak_req                                                                                                                                      ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|latched_oci_tb_hbreak_req                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|hbreak_enabled                                                                                                                                                 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|hbreak_enabled                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_slave_translator:cpu_nios_jtag_debug_module_translator|wait_latency_counter[0]                                                                                               ; nios_qsys:u0|altera_merlin_slave_translator:cpu_nios_jtag_debug_module_translator|wait_latency_counter[0]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                   ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[1]                                                                                                                                             ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[1]                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[0]                                                                                                                                             ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[0]                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                         ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                          ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                   ; nios_qsys:u0|nios_qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                   ; nios_qsys:u0|nios_qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                            ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|nios_qsys_sdram_controller_input_efifo_module:the_nios_qsys_sdram_controller_input_efifo_module|entries[1]                                     ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|nios_qsys_sdram_controller_input_efifo_module:the_nios_qsys_sdram_controller_input_efifo_module|entries[1]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|nios_qsys_sdram_controller_input_efifo_module:the_nios_qsys_sdram_controller_input_efifo_module|entries[0]                                     ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|nios_qsys_sdram_controller_input_efifo_module:the_nios_qsys_sdram_controller_input_efifo_module|entries[0]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                         ; nios_qsys:u0|altera_avalon_sc_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ; nios_qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                           ; nios_qsys:u0|nios_qsys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_slave_translator:uart_rs232_s1_translator|wait_latency_counter[0]                                                                                                            ; nios_qsys:u0|altera_merlin_slave_translator:uart_rs232_s1_translator|wait_latency_counter[0]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_slave_translator:uart_rs232_s1_translator|wait_latency_counter[1]                                                                                                            ; nios_qsys:u0|altera_merlin_slave_translator:uart_rs232_s1_translator|wait_latency_counter[1]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_slave_translator:pwm1_s1_translator|wait_latency_counter[1]                                                                                                                  ; nios_qsys:u0|altera_merlin_slave_translator:pwm1_s1_translator|wait_latency_counter[1]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_slave_translator:pwm1_s1_translator|wait_latency_counter[0]                                                                                                                  ; nios_qsys:u0|altera_merlin_slave_translator:pwm1_s1_translator|wait_latency_counter[0]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_slave_translator:buttons_pio_s1_translator|wait_latency_counter[0]                                                                                                           ; nios_qsys:u0|altera_merlin_slave_translator:buttons_pio_s1_translator|wait_latency_counter[0]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_slave_translator:buttons_pio_s1_translator|wait_latency_counter[1]                                                                                                           ; nios_qsys:u0|altera_merlin_slave_translator:buttons_pio_s1_translator|wait_latency_counter[1]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:pwm2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; nios_qsys:u0|altera_avalon_sc_fifo:pwm2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; nios_qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|probepresent           ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|probepresent           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:pwm2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                ; nios_qsys:u0|altera_avalon_sc_fifo:pwm2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|i_read                                                                                                                                                         ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|i_read                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                       ; nios_qsys:u0|nios_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                       ; nios_qsys:u0|nios_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                              ; nios_qsys:u0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                              ; nios_qsys:u0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; nios_qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                  ; nios_qsys:u0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                  ; nios_qsys:u0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; nios_qsys:u0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                               ; nios_qsys:u0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_slave_translator:pwm2_s1_translator|wait_latency_counter[1]                                                                                                                  ; nios_qsys:u0|altera_merlin_slave_translator:pwm2_s1_translator|wait_latency_counter[1]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_slave_translator:pwm2_s1_translator|wait_latency_counter[0]                                                                                                                  ; nios_qsys:u0|altera_merlin_slave_translator:pwm2_s1_translator|wait_latency_counter[0]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                             ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_line[0]                                                                                                                                                ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_line[0]                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_line[1]                                                                                                                                                ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_line[1]                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_line[6]                                                                                                                                                ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_line[6]                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_avalon_reg:the_nios_qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_avalon_reg:the_nios_qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_cnt[2]                                                                                                                                                   ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_cnt[2]                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_cnt[0]                                                                                                                                                   ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_cnt[0]                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_cnt[1]                                                                                                                                                   ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_cnt[1]                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                  ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                    ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                          ; nios_qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                             ; nios_qsys:u0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                          ; nios_qsys:u0|altera_avalon_sc_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                ; nios_qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                            ; nios_qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; nios_qsys:u0|altera_avalon_sc_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                               ; nios_qsys:u0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:pwm2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; nios_qsys:u0|altera_avalon_sc_fifo:pwm2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                   ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; nios_qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                             ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                         ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; nios_qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; nios_qsys:u0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:pwm2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                ; nios_qsys:u0|altera_avalon_sc_fifo:pwm2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_active                                                                                                                                                 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_active                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|active_cs_n                                                                                                                                    ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|active_cs_n                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                  ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                  ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                  ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                  ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                  ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                  ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_error          ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_error          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                    ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                          ; nios_qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                             ; nios_qsys:u0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                          ; nios_qsys:u0|altera_avalon_sc_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                             ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                ; nios_qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                            ; nios_qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_prevent_refill                                                                                                                                         ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_prevent_refill                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[24]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.017      ; 3.691      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[8]                                                                                                                                                          ; clock        ; clock       ; 5.000        ; 0.017      ; 3.691      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[22]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.013      ; 3.687      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[6]                                                                                                                                                          ; clock        ; clock       ; 5.000        ; 0.013      ; 3.687      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[20]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.017      ; 3.691      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[4]                                                                                                                                                          ; clock        ; clock       ; 5.000        ; 0.017      ; 3.691      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[23]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.024      ; 3.698      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[7]                                                                                                                                                          ; clock        ; clock       ; 5.000        ; 0.024      ; 3.698      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[2]                                                                                                                                                          ; clock        ; clock       ; 5.000        ; 0.013      ; 3.687      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[18]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.013      ; 3.687      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[10]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.013      ; 3.687      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[26]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.013      ; 3.687      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[12]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.017      ; 3.691      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[28]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.017      ; 3.691      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[30]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.013      ; 3.687      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[14]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.013      ; 3.687      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[0]                                                                                                                                                          ; clock        ; clock       ; 5.000        ; 0.018      ; 3.692      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[16]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.017      ; 3.691      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[5]                                                                                                                                                          ; clock        ; clock       ; 5.000        ; 0.013      ; 3.687      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[21]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.013      ; 3.687      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[3]                                                                                                                                                          ; clock        ; clock       ; 5.000        ; 0.024      ; 3.698      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[19]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.024      ; 3.698      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[1]                                                                                                                                                          ; clock        ; clock       ; 5.000        ; 0.013      ; 3.687      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[17]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.013      ; 3.687      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[25]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.013      ; 3.687      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[9]                                                                                                                                                          ; clock        ; clock       ; 5.000        ; 0.013      ; 3.687      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[27]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.024      ; 3.698      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[11]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.024      ; 3.698      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[13]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.013      ; 3.687      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[29]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.013      ; 3.687      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[15]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.024      ; 3.698      ;
; 1.362 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[31]                                                                                                                                                         ; clock        ; clock       ; 5.000        ; 0.024      ; 3.698      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT6  ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT8  ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT7  ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT5  ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT4  ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT22 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT23 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT21 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT24 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT19 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT20 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT17 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT18 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT9  ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT10 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT12 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT11 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT15 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT14 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT13 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT16 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT1  ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT3  ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3           ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT2  ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT25 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT26 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT27 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT28 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT29 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT30 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT31 ; clock        ; clock       ; 10.000       ; 0.063      ; 4.318      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT6  ; clock        ; clock       ; 10.000       ; 0.059      ; 4.314      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT7  ; clock        ; clock       ; 10.000       ; 0.059      ; 4.314      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT5  ; clock        ; clock       ; 10.000       ; 0.059      ; 4.314      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT8  ; clock        ; clock       ; 10.000       ; 0.059      ; 4.314      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT3  ; clock        ; clock       ; 10.000       ; 0.059      ; 4.314      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT4  ; clock        ; clock       ; 10.000       ; 0.059      ; 4.314      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT1  ; clock        ; clock       ; 10.000       ; 0.059      ; 4.314      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT2  ; clock        ; clock       ; 10.000       ; 0.059      ; 4.314      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3           ; clock        ; clock       ; 10.000       ; 0.059      ; 4.314      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT9  ; clock        ; clock       ; 10.000       ; 0.059      ; 4.314      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT10 ; clock        ; clock       ; 10.000       ; 0.059      ; 4.314      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT11 ; clock        ; clock       ; 10.000       ; 0.059      ; 4.314      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT12 ; clock        ; clock       ; 10.000       ; 0.059      ; 4.314      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT13 ; clock        ; clock       ; 10.000       ; 0.059      ; 4.314      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT14 ; clock        ; clock       ; 10.000       ; 0.059      ; 4.314      ;
; 5.698 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_mult_cell:the_nios_qsys_cpu_nios_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3~DATAOUT15 ; clock        ; clock       ; 10.000       ; 0.059      ; 4.314      ;
; 5.886 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_src1[0]                                                                                                                                                            ; clock        ; clock       ; 10.000       ; 0.062      ; 4.129      ;
; 5.886 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_src1[1]                                                                                                                                                            ; clock        ; clock       ; 10.000       ; 0.062      ; 4.129      ;
; 5.886 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_src1[2]                                                                                                                                                            ; clock        ; clock       ; 10.000       ; 0.062      ; 4.129      ;
; 5.886 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_src1[3]                                                                                                                                                            ; clock        ; clock       ; 10.000       ; 0.062      ; 4.129      ;
; 5.886 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_src1[4]                                                                                                                                                            ; clock        ; clock       ; 10.000       ; 0.062      ; 4.129      ;
; 5.886 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_src1[5]                                                                                                                                                            ; clock        ; clock       ; 10.000       ; 0.062      ; 4.129      ;
; 5.886 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_src1[6]                                                                                                                                                            ; clock        ; clock       ; 10.000       ; 0.062      ; 4.129      ;
; 5.886 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_src1[7]                                                                                                                                                            ; clock        ; clock       ; 10.000       ; 0.062      ; 4.129      ;
; 5.886 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_src1[8]                                                                                                                                                            ; clock        ; clock       ; 10.000       ; 0.062      ; 4.129      ;
; 5.886 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_src1[9]                                                                                                                                                            ; clock        ; clock       ; 10.000       ; 0.062      ; 4.129      ;
; 5.886 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_src1[10]                                                                                                                                                           ; clock        ; clock       ; 10.000       ; 0.062      ; 4.129      ;
; 5.886 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_src1[11]                                                                                                                                                           ; clock        ; clock       ; 10.000       ; 0.062      ; 4.129      ;
; 5.886 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_src1[12]                                                                                                                                                           ; clock        ; clock       ; 10.000       ; 0.062      ; 4.129      ;
; 5.886 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_src1[13]                                                                                                                                                           ; clock        ; clock       ; 10.000       ; 0.062      ; 4.129      ;
; 5.886 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_src1[14]                                                                                                                                                           ; clock        ; clock       ; 10.000       ; 0.062      ; 4.129      ;
; 5.886 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_src1[15]                                                                                                                                                           ; clock        ; clock       ; 10.000       ; 0.062      ; 4.129      ;
; 5.913 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[13]                                                                                                                                               ; clock        ; clock       ; 10.000       ; -0.124     ; 3.887      ;
; 5.913 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[12]                                                                                                                                               ; clock        ; clock       ; 10.000       ; -0.124     ; 3.887      ;
; 5.913 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[11]                                                                                                                                               ; clock        ; clock       ; 10.000       ; -0.124     ; 3.887      ;
; 5.913 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[14]                                                                                                                                               ; clock        ; clock       ; 10.000       ; -0.124     ; 3.887      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock'                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[5]                          ; clock        ; clock       ; 0.000        ; 0.026      ; 3.700      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[4]                          ; clock        ; clock       ; 0.000        ; 0.026      ; 3.700      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[1]                          ; clock        ; clock       ; 0.000        ; 0.026      ; 3.700      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:cpu_nios_jtag_debug_module_translator|waitrequest_reset_override                ; clock        ; clock       ; 0.000        ; 0.024      ; 3.698      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|d_write                                                                            ; clock        ; clock       ; 0.000        ; 0.027      ; 3.701      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_master_translator:cpu_nios_data_master_translator|read_accepted                                  ; clock        ; clock       ; 0.000        ; 0.029      ; 3.703      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|d_read                                                                             ; clock        ; clock       ; 0.000        ; 0.027      ; 3.701      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[5]                                                      ; clock        ; clock       ; 0.000        ; 0.030      ; 3.704      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]       ; clock        ; clock       ; 0.000        ; 0.028      ; 3.702      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[3]                          ; clock        ; clock       ; 0.000        ; 0.026      ; 3.700      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[0]                          ; clock        ; clock       ; 0.000        ; 0.026      ; 3.700      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[2]                          ; clock        ; clock       ; 0.000        ; 0.026      ; 3.700      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                ; clock        ; clock       ; 0.000        ; 0.026      ; 3.700      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[8]                                                                    ; clock        ; clock       ; 0.000        ; 0.022      ; 3.696      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_ctrl_st                                                                          ; clock        ; clock       ; 0.000        ; 0.023      ; 3.697      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_ctrl_ld                                                                          ; clock        ; clock       ; 0.000        ; 0.023      ; 3.697      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]       ; clock        ; clock       ; 0.000        ; 0.028      ; 3.702      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|read_latency_shift_reg[0]                        ; clock        ; clock       ; 0.000        ; 0.028      ; 3.702      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[7]                                                                    ; clock        ; clock       ; 0.000        ; 0.028      ; 3.702      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[6]                                                                    ; clock        ; clock       ; 0.000        ; 0.028      ; 3.702      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[5]                                                                    ; clock        ; clock       ; 0.000        ; 0.028      ; 3.702      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[4]                                                                    ; clock        ; clock       ; 0.000        ; 0.028      ; 3.702      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_stall                                                                  ; clock        ; clock       ; 0.000        ; 0.027      ; 3.701      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22]                                                                   ; clock        ; clock       ; 0.000        ; 0.024      ; 3.698      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[23]                                                                   ; clock        ; clock       ; 0.000        ; 0.026      ; 3.700      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[21]                                                                   ; clock        ; clock       ; 0.000        ; 0.024      ; 3.698      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[24]                                                                   ; clock        ; clock       ; 0.000        ; 0.028      ; 3.702      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19]                                                                   ; clock        ; clock       ; 0.000        ; 0.028      ; 3.702      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20]                                                                   ; clock        ; clock       ; 0.000        ; 0.028      ; 3.702      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[17]                                                                   ; clock        ; clock       ; 0.000        ; 0.024      ; 3.698      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18]                                                                   ; clock        ; clock       ; 0.000        ; 0.014      ; 3.688      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[9]                                                                    ; clock        ; clock       ; 0.000        ; 0.024      ; 3.698      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[10]                                                                   ; clock        ; clock       ; 0.000        ; 0.026      ; 3.700      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[12]                                                                   ; clock        ; clock       ; 0.000        ; 0.024      ; 3.698      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[11]                                                                   ; clock        ; clock       ; 0.000        ; 0.018      ; 3.692      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[15]                                                                   ; clock        ; clock       ; 0.000        ; 0.026      ; 3.700      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[14]                                                                   ; clock        ; clock       ; 0.000        ; 0.024      ; 3.698      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[13]                                                                   ; clock        ; clock       ; 0.000        ; 0.009      ; 3.683      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[16]                                                                   ; clock        ; clock       ; 0.000        ; 0.016      ; 3.690      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_ctrl_logic                                                                       ; clock        ; clock       ; 0.000        ; 0.025      ; 3.699      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|count[0]                                                             ; clock        ; clock       ; 0.000        ; 0.030      ; 3.704      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]        ; clock        ; clock       ; 0.000        ; 0.031      ; 3.705      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]        ; clock        ; clock       ; 0.000        ; 0.031      ; 3.705      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]                                    ; clock        ; clock       ; 0.000        ; 0.036      ; 3.710      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.034      ; 3.708      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.034      ; 3.708      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[0]                                                                            ; clock        ; clock       ; 0.000        ; 0.023      ; 3.697      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_valid_from_D                                                                     ; clock        ; clock       ; 0.000        ; 0.025      ; 3.699      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_pipe_flush                                                                       ; clock        ; clock       ; 0.000        ; 0.018      ; 3.692      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|wait_for_one_post_bret_inst                                                        ; clock        ; clock       ; 0.000        ; 0.025      ; 3.699      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|latched_oci_tb_hbreak_req                                                          ; clock        ; clock       ; 0.000        ; 0.025      ; 3.699      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|hbreak_enabled                                                                     ; clock        ; clock       ; 0.000        ; 0.025      ; 3.699      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_iw[11]                                                                           ; clock        ; clock       ; 0.000        ; 0.020      ; 3.694      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_iw[12]                                                                           ; clock        ; clock       ; 0.000        ; 0.031      ; 3.705      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_iw[14]                                                                           ; clock        ; clock       ; 0.000        ; 0.016      ; 3.690      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_iw[15]                                                                           ; clock        ; clock       ; 0.000        ; 0.031      ; 3.705      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_iw[13]                                                                           ; clock        ; clock       ; 0.000        ; 0.031      ; 3.705      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_iw[16]                                                                           ; clock        ; clock       ; 0.000        ; 0.020      ; 3.694      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|av_ld_or_div_done                                                                  ; clock        ; clock       ; 0.000        ; 0.031      ; 3.705      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_valid_from_E                                                                     ; clock        ; clock       ; 0.000        ; 0.027      ; 3.701      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_ctrl_ld                                                                          ; clock        ; clock       ; 0.000        ; 0.027      ; 3.701      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_stall                                                                        ; clock        ; clock       ; 0.000        ; 0.024      ; 3.698      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[4]                                                                            ; clock        ; clock       ; 0.000        ; 0.021      ; 3.695      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                            ; clock        ; clock       ; 0.000        ; 0.026      ; 3.700      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]        ; clock        ; clock       ; 0.000        ; 0.031      ; 3.705      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_compare_op[1]                                                                    ; clock        ; clock       ; 0.000        ; 0.021      ; 3.695      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_compare_op[0]                                                                    ; clock        ; clock       ; 0.000        ; 0.020      ; 3.694      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_ctrl_retaddr                                                                     ; clock        ; clock       ; 0.000        ; 0.021      ; 3.695      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_extra_pc[6]                                                                      ; clock        ; clock       ; 0.000        ; 0.022      ; 3.696      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:cpu_nios_jtag_debug_module_translator|wait_latency_counter[0]                   ; clock        ; clock       ; 0.000        ; 0.032      ; 3.706      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]       ; clock        ; clock       ; 0.000        ; 0.027      ; 3.701      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                   ; clock        ; clock       ; 0.000        ; 0.028      ; 3.702      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]        ; clock        ; clock       ; 0.000        ; 0.031      ; 3.705      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_valid                                                           ; clock        ; clock       ; 0.000        ; 0.027      ; 3.701      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:pwm1_s1_translator|read_latency_shift_reg[0]                                    ; clock        ; clock       ; 0.000        ; 0.028      ; 3.702      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]                                 ; clock        ; clock       ; 0.000        ; 0.033      ; 3.707      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:pwm2_s1_translator|read_latency_shift_reg[0]                                    ; clock        ; clock       ; 0.000        ; 0.028      ; 3.702      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:buttons_pio_s1_translator|read_latency_shift_reg[0]                             ; clock        ; clock       ; 0.000        ; 0.026      ; 3.700      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0]                                ; clock        ; clock       ; 0.000        ; 0.036      ; 3.710      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:uart_rs232_s1_translator|read_latency_shift_reg[0]                              ; clock        ; clock       ; 0.000        ; 0.033      ; 3.707      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]              ; clock        ; clock       ; 0.000        ; 0.029      ; 3.703      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:cpu_nios_jtag_debug_module_translator|read_latency_shift_reg[0]                 ; clock        ; clock       ; 0.000        ; 0.038      ; 3.712      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73] ; clock        ; clock       ; 0.000        ; 0.038      ; 3.712      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74] ; clock        ; clock       ; 0.000        ; 0.038      ; 3.712      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[11]                                                                           ; clock        ; clock       ; 0.000        ; 0.034      ; 3.708      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[12]                                                                           ; clock        ; clock       ; 0.000        ; 0.025      ; 3.699      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_iw[0]                                                                            ; clock        ; clock       ; 0.000        ; 0.022      ; 3.696      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_iw[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.023      ; 3.697      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[14]                                                                           ; clock        ; clock       ; 0.000        ; 0.025      ; 3.699      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[15]                                                                           ; clock        ; clock       ; 0.000        ; 0.022      ; 3.696      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[13]                                                                           ; clock        ; clock       ; 0.000        ; 0.018      ; 3.692      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[16]                                                                           ; clock        ; clock       ; 0.000        ; 0.034      ; 3.708      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.027      ; 3.701      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[0]                                                                 ; clock        ; clock       ; 0.000        ; 0.027      ; 3.701      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[3]                                            ; clock        ; clock       ; 0.000        ; 0.026      ; 3.700      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                            ; clock        ; clock       ; 0.000        ; 0.026      ; 3.700      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                            ; clock        ; clock       ; 0.000        ; 0.026      ; 3.700      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]             ; clock        ; clock       ; 0.000        ; 0.028      ; 3.702      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_extra_pc[5]                                                                      ; clock        ; clock       ; 0.000        ; 0.008      ; 3.682      ;
; 3.408 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_extra_pc[4]                                                                      ; clock        ; clock       ; 0.000        ; 0.008      ; 3.682      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_re_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_re_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg5 ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock      ; 1.192 ; 1.192 ; Rise       ; clock           ;
;  DRAM_DQ[0]  ; clock      ; 1.162 ; 1.162 ; Rise       ; clock           ;
;  DRAM_DQ[1]  ; clock      ; 1.192 ; 1.192 ; Rise       ; clock           ;
;  DRAM_DQ[2]  ; clock      ; 1.192 ; 1.192 ; Rise       ; clock           ;
;  DRAM_DQ[3]  ; clock      ; 1.164 ; 1.164 ; Rise       ; clock           ;
;  DRAM_DQ[4]  ; clock      ; 1.164 ; 1.164 ; Rise       ; clock           ;
;  DRAM_DQ[5]  ; clock      ; 1.164 ; 1.164 ; Rise       ; clock           ;
;  DRAM_DQ[6]  ; clock      ; 1.164 ; 1.164 ; Rise       ; clock           ;
;  DRAM_DQ[7]  ; clock      ; 1.188 ; 1.188 ; Rise       ; clock           ;
;  DRAM_DQ[8]  ; clock      ; 1.158 ; 1.158 ; Rise       ; clock           ;
;  DRAM_DQ[9]  ; clock      ; 1.188 ; 1.188 ; Rise       ; clock           ;
;  DRAM_DQ[10] ; clock      ; 1.188 ; 1.188 ; Rise       ; clock           ;
;  DRAM_DQ[11] ; clock      ; 1.173 ; 1.173 ; Rise       ; clock           ;
;  DRAM_DQ[12] ; clock      ; 1.173 ; 1.173 ; Rise       ; clock           ;
;  DRAM_DQ[13] ; clock      ; 1.183 ; 1.183 ; Rise       ; clock           ;
;  DRAM_DQ[14] ; clock      ; 1.183 ; 1.183 ; Rise       ; clock           ;
;  DRAM_DQ[15] ; clock      ; 1.149 ; 1.149 ; Rise       ; clock           ;
; KEY[*]       ; clock      ; 7.921 ; 7.921 ; Rise       ; clock           ;
;  KEY[1]      ; clock      ; 6.870 ; 6.870 ; Rise       ; clock           ;
;  KEY[2]      ; clock      ; 7.147 ; 7.147 ; Rise       ; clock           ;
;  KEY[3]      ; clock      ; 7.921 ; 7.921 ; Rise       ; clock           ;
; LCD_DATA[*]  ; clock      ; 6.776 ; 6.776 ; Rise       ; clock           ;
;  LCD_DATA[0] ; clock      ; 6.477 ; 6.477 ; Rise       ; clock           ;
;  LCD_DATA[1] ; clock      ; 6.410 ; 6.410 ; Rise       ; clock           ;
;  LCD_DATA[2] ; clock      ; 6.423 ; 6.423 ; Rise       ; clock           ;
;  LCD_DATA[3] ; clock      ; 6.643 ; 6.643 ; Rise       ; clock           ;
;  LCD_DATA[4] ; clock      ; 6.403 ; 6.403 ; Rise       ; clock           ;
;  LCD_DATA[5] ; clock      ; 6.760 ; 6.760 ; Rise       ; clock           ;
;  LCD_DATA[6] ; clock      ; 6.776 ; 6.776 ; Rise       ; clock           ;
;  LCD_DATA[7] ; clock      ; 6.668 ; 6.668 ; Rise       ; clock           ;
; SW[*]        ; clock      ; 7.084 ; 7.084 ; Rise       ; clock           ;
;  SW[0]       ; clock      ; 2.371 ; 2.371 ; Rise       ; clock           ;
;  SW[1]       ; clock      ; 2.447 ; 2.447 ; Rise       ; clock           ;
;  SW[2]       ; clock      ; 2.529 ; 2.529 ; Rise       ; clock           ;
;  SW[3]       ; clock      ; 2.427 ; 2.427 ; Rise       ; clock           ;
;  SW[4]       ; clock      ; 2.449 ; 2.449 ; Rise       ; clock           ;
;  SW[5]       ; clock      ; 2.685 ; 2.685 ; Rise       ; clock           ;
;  SW[6]       ; clock      ; 2.776 ; 2.776 ; Rise       ; clock           ;
;  SW[7]       ; clock      ; 2.228 ; 2.228 ; Rise       ; clock           ;
;  SW[8]       ; clock      ; 2.296 ; 2.296 ; Rise       ; clock           ;
;  SW[9]       ; clock      ; 2.628 ; 2.628 ; Rise       ; clock           ;
;  SW[10]      ; clock      ; 2.665 ; 2.665 ; Rise       ; clock           ;
;  SW[11]      ; clock      ; 2.392 ; 2.392 ; Rise       ; clock           ;
;  SW[12]      ; clock      ; 2.493 ; 2.493 ; Rise       ; clock           ;
;  SW[13]      ; clock      ; 6.384 ; 6.384 ; Rise       ; clock           ;
;  SW[14]      ; clock      ; 6.407 ; 6.407 ; Rise       ; clock           ;
;  SW[15]      ; clock      ; 6.900 ; 6.900 ; Rise       ; clock           ;
;  SW[16]      ; clock      ; 7.008 ; 7.008 ; Rise       ; clock           ;
;  SW[17]      ; clock      ; 7.084 ; 7.084 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; clock      ; -0.985 ; -0.985 ; Rise       ; clock           ;
;  DRAM_DQ[0]  ; clock      ; -0.998 ; -0.998 ; Rise       ; clock           ;
;  DRAM_DQ[1]  ; clock      ; -1.028 ; -1.028 ; Rise       ; clock           ;
;  DRAM_DQ[2]  ; clock      ; -1.028 ; -1.028 ; Rise       ; clock           ;
;  DRAM_DQ[3]  ; clock      ; -1.000 ; -1.000 ; Rise       ; clock           ;
;  DRAM_DQ[4]  ; clock      ; -1.000 ; -1.000 ; Rise       ; clock           ;
;  DRAM_DQ[5]  ; clock      ; -1.000 ; -1.000 ; Rise       ; clock           ;
;  DRAM_DQ[6]  ; clock      ; -1.000 ; -1.000 ; Rise       ; clock           ;
;  DRAM_DQ[7]  ; clock      ; -1.024 ; -1.024 ; Rise       ; clock           ;
;  DRAM_DQ[8]  ; clock      ; -0.994 ; -0.994 ; Rise       ; clock           ;
;  DRAM_DQ[9]  ; clock      ; -1.024 ; -1.024 ; Rise       ; clock           ;
;  DRAM_DQ[10] ; clock      ; -1.024 ; -1.024 ; Rise       ; clock           ;
;  DRAM_DQ[11] ; clock      ; -1.009 ; -1.009 ; Rise       ; clock           ;
;  DRAM_DQ[12] ; clock      ; -1.009 ; -1.009 ; Rise       ; clock           ;
;  DRAM_DQ[13] ; clock      ; -1.019 ; -1.019 ; Rise       ; clock           ;
;  DRAM_DQ[14] ; clock      ; -1.019 ; -1.019 ; Rise       ; clock           ;
;  DRAM_DQ[15] ; clock      ; -0.985 ; -0.985 ; Rise       ; clock           ;
; KEY[*]       ; clock      ; -6.217 ; -6.217 ; Rise       ; clock           ;
;  KEY[1]      ; clock      ; -6.258 ; -6.258 ; Rise       ; clock           ;
;  KEY[2]      ; clock      ; -6.217 ; -6.217 ; Rise       ; clock           ;
;  KEY[3]      ; clock      ; -7.305 ; -7.305 ; Rise       ; clock           ;
; LCD_DATA[*]  ; clock      ; -6.173 ; -6.173 ; Rise       ; clock           ;
;  LCD_DATA[0] ; clock      ; -6.247 ; -6.247 ; Rise       ; clock           ;
;  LCD_DATA[1] ; clock      ; -6.180 ; -6.180 ; Rise       ; clock           ;
;  LCD_DATA[2] ; clock      ; -6.193 ; -6.193 ; Rise       ; clock           ;
;  LCD_DATA[3] ; clock      ; -6.413 ; -6.413 ; Rise       ; clock           ;
;  LCD_DATA[4] ; clock      ; -6.173 ; -6.173 ; Rise       ; clock           ;
;  LCD_DATA[5] ; clock      ; -6.530 ; -6.530 ; Rise       ; clock           ;
;  LCD_DATA[6] ; clock      ; -6.546 ; -6.546 ; Rise       ; clock           ;
;  LCD_DATA[7] ; clock      ; -6.438 ; -6.438 ; Rise       ; clock           ;
; SW[*]        ; clock      ; -1.998 ; -1.998 ; Rise       ; clock           ;
;  SW[0]       ; clock      ; -2.141 ; -2.141 ; Rise       ; clock           ;
;  SW[1]       ; clock      ; -2.217 ; -2.217 ; Rise       ; clock           ;
;  SW[2]       ; clock      ; -2.299 ; -2.299 ; Rise       ; clock           ;
;  SW[3]       ; clock      ; -2.197 ; -2.197 ; Rise       ; clock           ;
;  SW[4]       ; clock      ; -2.219 ; -2.219 ; Rise       ; clock           ;
;  SW[5]       ; clock      ; -2.455 ; -2.455 ; Rise       ; clock           ;
;  SW[6]       ; clock      ; -2.546 ; -2.546 ; Rise       ; clock           ;
;  SW[7]       ; clock      ; -1.998 ; -1.998 ; Rise       ; clock           ;
;  SW[8]       ; clock      ; -2.066 ; -2.066 ; Rise       ; clock           ;
;  SW[9]       ; clock      ; -2.398 ; -2.398 ; Rise       ; clock           ;
;  SW[10]      ; clock      ; -2.435 ; -2.435 ; Rise       ; clock           ;
;  SW[11]      ; clock      ; -2.162 ; -2.162 ; Rise       ; clock           ;
;  SW[12]      ; clock      ; -2.263 ; -2.263 ; Rise       ; clock           ;
;  SW[13]      ; clock      ; -6.154 ; -6.154 ; Rise       ; clock           ;
;  SW[14]      ; clock      ; -6.177 ; -6.177 ; Rise       ; clock           ;
;  SW[15]      ; clock      ; -6.670 ; -6.670 ; Rise       ; clock           ;
;  SW[16]      ; clock      ; -6.778 ; -6.778 ; Rise       ; clock           ;
;  SW[17]      ; clock      ; -6.854 ; -6.854 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; clock      ; 2.627  ; 2.627  ; Rise       ; clock           ;
;  DRAM_ADDR[0]  ; clock      ; 2.596  ; 2.596  ; Rise       ; clock           ;
;  DRAM_ADDR[1]  ; clock      ; 2.606  ; 2.606  ; Rise       ; clock           ;
;  DRAM_ADDR[2]  ; clock      ; 2.616  ; 2.616  ; Rise       ; clock           ;
;  DRAM_ADDR[3]  ; clock      ; 2.626  ; 2.626  ; Rise       ; clock           ;
;  DRAM_ADDR[4]  ; clock      ; 2.626  ; 2.626  ; Rise       ; clock           ;
;  DRAM_ADDR[5]  ; clock      ; 2.596  ; 2.596  ; Rise       ; clock           ;
;  DRAM_ADDR[6]  ; clock      ; 2.596  ; 2.596  ; Rise       ; clock           ;
;  DRAM_ADDR[7]  ; clock      ; 2.597  ; 2.597  ; Rise       ; clock           ;
;  DRAM_ADDR[8]  ; clock      ; 2.617  ; 2.617  ; Rise       ; clock           ;
;  DRAM_ADDR[9]  ; clock      ; 2.617  ; 2.617  ; Rise       ; clock           ;
;  DRAM_ADDR[10] ; clock      ; 2.627  ; 2.627  ; Rise       ; clock           ;
;  DRAM_ADDR[11] ; clock      ; 2.607  ; 2.607  ; Rise       ; clock           ;
; DRAM_BA_0      ; clock      ; 2.684  ; 2.684  ; Rise       ; clock           ;
; DRAM_BA_1      ; clock      ; 2.684  ; 2.684  ; Rise       ; clock           ;
; DRAM_CAS_N     ; clock      ; 2.664  ; 2.664  ; Rise       ; clock           ;
; DRAM_CLK       ; clock      ; 0.868  ; 0.868  ; Rise       ; clock           ;
; DRAM_CS_N      ; clock      ; 2.666  ; 2.666  ; Rise       ; clock           ;
; DRAM_DQ[*]     ; clock      ; 2.666  ; 2.666  ; Rise       ; clock           ;
;  DRAM_DQ[0]    ; clock      ; 2.607  ; 2.607  ; Rise       ; clock           ;
;  DRAM_DQ[1]    ; clock      ; 2.637  ; 2.637  ; Rise       ; clock           ;
;  DRAM_DQ[2]    ; clock      ; 2.637  ; 2.637  ; Rise       ; clock           ;
;  DRAM_DQ[3]    ; clock      ; 2.625  ; 2.625  ; Rise       ; clock           ;
;  DRAM_DQ[4]    ; clock      ; 2.625  ; 2.625  ; Rise       ; clock           ;
;  DRAM_DQ[5]    ; clock      ; 2.625  ; 2.625  ; Rise       ; clock           ;
;  DRAM_DQ[6]    ; clock      ; 2.625  ; 2.625  ; Rise       ; clock           ;
;  DRAM_DQ[7]    ; clock      ; 2.661  ; 2.661  ; Rise       ; clock           ;
;  DRAM_DQ[8]    ; clock      ; 2.631  ; 2.631  ; Rise       ; clock           ;
;  DRAM_DQ[9]    ; clock      ; 2.661  ; 2.661  ; Rise       ; clock           ;
;  DRAM_DQ[10]   ; clock      ; 2.661  ; 2.661  ; Rise       ; clock           ;
;  DRAM_DQ[11]   ; clock      ; 2.656  ; 2.656  ; Rise       ; clock           ;
;  DRAM_DQ[12]   ; clock      ; 2.656  ; 2.656  ; Rise       ; clock           ;
;  DRAM_DQ[13]   ; clock      ; 2.666  ; 2.666  ; Rise       ; clock           ;
;  DRAM_DQ[14]   ; clock      ; 2.666  ; 2.666  ; Rise       ; clock           ;
;  DRAM_DQ[15]   ; clock      ; 2.640  ; 2.640  ; Rise       ; clock           ;
; DRAM_LDQM      ; clock      ; 2.680  ; 2.680  ; Rise       ; clock           ;
; DRAM_RAS_N     ; clock      ; 2.664  ; 2.664  ; Rise       ; clock           ;
; DRAM_UDQM      ; clock      ; 2.640  ; 2.640  ; Rise       ; clock           ;
; DRAM_WE_N      ; clock      ; 2.680  ; 2.680  ; Rise       ; clock           ;
; GPIO_1[*]      ; clock      ; 6.684  ; 6.684  ; Rise       ; clock           ;
;  GPIO_1[1]     ; clock      ; 6.203  ; 6.203  ; Rise       ; clock           ;
;  GPIO_1[3]     ; clock      ; 6.684  ; 6.684  ; Rise       ; clock           ;
; LCD_DATA[*]    ; clock      ; 6.418  ; 6.418  ; Rise       ; clock           ;
;  LCD_DATA[0]   ; clock      ; 5.502  ; 5.502  ; Rise       ; clock           ;
;  LCD_DATA[1]   ; clock      ; 6.342  ; 6.342  ; Rise       ; clock           ;
;  LCD_DATA[2]   ; clock      ; 6.418  ; 6.418  ; Rise       ; clock           ;
;  LCD_DATA[3]   ; clock      ; 5.701  ; 5.701  ; Rise       ; clock           ;
;  LCD_DATA[4]   ; clock      ; 5.258  ; 5.258  ; Rise       ; clock           ;
;  LCD_DATA[5]   ; clock      ; 6.111  ; 6.111  ; Rise       ; clock           ;
;  LCD_DATA[6]   ; clock      ; 5.861  ; 5.861  ; Rise       ; clock           ;
;  LCD_DATA[7]   ; clock      ; 5.773  ; 5.773  ; Rise       ; clock           ;
; LCD_EN         ; clock      ; 10.788 ; 10.788 ; Rise       ; clock           ;
; LCD_RS         ; clock      ; 5.692  ; 5.692  ; Rise       ; clock           ;
; LCD_RW         ; clock      ; 5.839  ; 5.839  ; Rise       ; clock           ;
; LEDR[*]        ; clock      ; 7.381  ; 7.381  ; Rise       ; clock           ;
;  LEDR[0]       ; clock      ; 5.711  ; 5.711  ; Rise       ; clock           ;
;  LEDR[1]       ; clock      ; 6.187  ; 6.187  ; Rise       ; clock           ;
;  LEDR[2]       ; clock      ; 6.451  ; 6.451  ; Rise       ; clock           ;
;  LEDR[3]       ; clock      ; 6.359  ; 6.359  ; Rise       ; clock           ;
;  LEDR[4]       ; clock      ; 7.167  ; 7.167  ; Rise       ; clock           ;
;  LEDR[5]       ; clock      ; 6.500  ; 6.500  ; Rise       ; clock           ;
;  LEDR[6]       ; clock      ; 7.381  ; 7.381  ; Rise       ; clock           ;
;  LEDR[7]       ; clock      ; 5.882  ; 5.882  ; Rise       ; clock           ;
;  LEDR[8]       ; clock      ; 5.486  ; 5.486  ; Rise       ; clock           ;
;  LEDR[9]       ; clock      ; 5.956  ; 5.956  ; Rise       ; clock           ;
;  LEDR[10]      ; clock      ; 5.935  ; 5.935  ; Rise       ; clock           ;
;  LEDR[11]      ; clock      ; 5.783  ; 5.783  ; Rise       ; clock           ;
;  LEDR[12]      ; clock      ; 5.243  ; 5.243  ; Rise       ; clock           ;
;  LEDR[13]      ; clock      ; 6.628  ; 6.628  ; Rise       ; clock           ;
;  LEDR[14]      ; clock      ; 6.027  ; 6.027  ; Rise       ; clock           ;
;  LEDR[15]      ; clock      ; 5.511  ; 5.511  ; Rise       ; clock           ;
;  LEDR[16]      ; clock      ; 5.517  ; 5.517  ; Rise       ; clock           ;
;  LEDR[17]      ; clock      ; 5.062  ; 5.062  ; Rise       ; clock           ;
; UART_TXD       ; clock      ; 7.313  ; 7.313  ; Rise       ; clock           ;
; DRAM_CLK       ; clock      ; 0.868  ; 0.868  ; Fall       ; clock           ;
; GPIO_1[*]      ; clock      ; 6.342  ; 6.342  ; Fall       ; clock           ;
;  GPIO_1[1]     ; clock      ; 6.342  ; 6.342  ; Fall       ; clock           ;
;  GPIO_1[3]     ; clock      ; 6.211  ; 6.211  ; Fall       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; clock      ; 2.596 ; 2.596 ; Rise       ; clock           ;
;  DRAM_ADDR[0]  ; clock      ; 2.596 ; 2.596 ; Rise       ; clock           ;
;  DRAM_ADDR[1]  ; clock      ; 2.606 ; 2.606 ; Rise       ; clock           ;
;  DRAM_ADDR[2]  ; clock      ; 2.616 ; 2.616 ; Rise       ; clock           ;
;  DRAM_ADDR[3]  ; clock      ; 2.626 ; 2.626 ; Rise       ; clock           ;
;  DRAM_ADDR[4]  ; clock      ; 2.626 ; 2.626 ; Rise       ; clock           ;
;  DRAM_ADDR[5]  ; clock      ; 2.596 ; 2.596 ; Rise       ; clock           ;
;  DRAM_ADDR[6]  ; clock      ; 2.596 ; 2.596 ; Rise       ; clock           ;
;  DRAM_ADDR[7]  ; clock      ; 2.597 ; 2.597 ; Rise       ; clock           ;
;  DRAM_ADDR[8]  ; clock      ; 2.617 ; 2.617 ; Rise       ; clock           ;
;  DRAM_ADDR[9]  ; clock      ; 2.617 ; 2.617 ; Rise       ; clock           ;
;  DRAM_ADDR[10] ; clock      ; 2.627 ; 2.627 ; Rise       ; clock           ;
;  DRAM_ADDR[11] ; clock      ; 2.607 ; 2.607 ; Rise       ; clock           ;
; DRAM_BA_0      ; clock      ; 2.684 ; 2.684 ; Rise       ; clock           ;
; DRAM_BA_1      ; clock      ; 2.684 ; 2.684 ; Rise       ; clock           ;
; DRAM_CAS_N     ; clock      ; 2.664 ; 2.664 ; Rise       ; clock           ;
; DRAM_CLK       ; clock      ; 0.868 ; 0.868 ; Rise       ; clock           ;
; DRAM_CS_N      ; clock      ; 2.666 ; 2.666 ; Rise       ; clock           ;
; DRAM_DQ[*]     ; clock      ; 2.604 ; 2.604 ; Rise       ; clock           ;
;  DRAM_DQ[0]    ; clock      ; 2.604 ; 2.604 ; Rise       ; clock           ;
;  DRAM_DQ[1]    ; clock      ; 2.634 ; 2.634 ; Rise       ; clock           ;
;  DRAM_DQ[2]    ; clock      ; 2.634 ; 2.634 ; Rise       ; clock           ;
;  DRAM_DQ[3]    ; clock      ; 2.622 ; 2.622 ; Rise       ; clock           ;
;  DRAM_DQ[4]    ; clock      ; 2.622 ; 2.622 ; Rise       ; clock           ;
;  DRAM_DQ[5]    ; clock      ; 2.622 ; 2.622 ; Rise       ; clock           ;
;  DRAM_DQ[6]    ; clock      ; 2.622 ; 2.622 ; Rise       ; clock           ;
;  DRAM_DQ[7]    ; clock      ; 2.658 ; 2.658 ; Rise       ; clock           ;
;  DRAM_DQ[8]    ; clock      ; 2.628 ; 2.628 ; Rise       ; clock           ;
;  DRAM_DQ[9]    ; clock      ; 2.658 ; 2.658 ; Rise       ; clock           ;
;  DRAM_DQ[10]   ; clock      ; 2.658 ; 2.658 ; Rise       ; clock           ;
;  DRAM_DQ[11]   ; clock      ; 2.653 ; 2.653 ; Rise       ; clock           ;
;  DRAM_DQ[12]   ; clock      ; 2.653 ; 2.653 ; Rise       ; clock           ;
;  DRAM_DQ[13]   ; clock      ; 2.663 ; 2.663 ; Rise       ; clock           ;
;  DRAM_DQ[14]   ; clock      ; 2.663 ; 2.663 ; Rise       ; clock           ;
;  DRAM_DQ[15]   ; clock      ; 2.637 ; 2.637 ; Rise       ; clock           ;
; DRAM_LDQM      ; clock      ; 2.680 ; 2.680 ; Rise       ; clock           ;
; DRAM_RAS_N     ; clock      ; 2.664 ; 2.664 ; Rise       ; clock           ;
; DRAM_UDQM      ; clock      ; 2.640 ; 2.640 ; Rise       ; clock           ;
; DRAM_WE_N      ; clock      ; 2.680 ; 2.680 ; Rise       ; clock           ;
; GPIO_1[*]      ; clock      ; 6.203 ; 6.203 ; Rise       ; clock           ;
;  GPIO_1[1]     ; clock      ; 6.203 ; 6.203 ; Rise       ; clock           ;
;  GPIO_1[3]     ; clock      ; 6.684 ; 6.684 ; Rise       ; clock           ;
; LCD_DATA[*]    ; clock      ; 5.258 ; 5.258 ; Rise       ; clock           ;
;  LCD_DATA[0]   ; clock      ; 5.502 ; 5.502 ; Rise       ; clock           ;
;  LCD_DATA[1]   ; clock      ; 6.342 ; 6.342 ; Rise       ; clock           ;
;  LCD_DATA[2]   ; clock      ; 6.418 ; 6.418 ; Rise       ; clock           ;
;  LCD_DATA[3]   ; clock      ; 5.701 ; 5.701 ; Rise       ; clock           ;
;  LCD_DATA[4]   ; clock      ; 5.258 ; 5.258 ; Rise       ; clock           ;
;  LCD_DATA[5]   ; clock      ; 6.111 ; 6.111 ; Rise       ; clock           ;
;  LCD_DATA[6]   ; clock      ; 5.861 ; 5.861 ; Rise       ; clock           ;
;  LCD_DATA[7]   ; clock      ; 5.773 ; 5.773 ; Rise       ; clock           ;
; LCD_EN         ; clock      ; 6.510 ; 6.510 ; Rise       ; clock           ;
; LCD_RS         ; clock      ; 5.692 ; 5.692 ; Rise       ; clock           ;
; LCD_RW         ; clock      ; 5.839 ; 5.839 ; Rise       ; clock           ;
; LEDR[*]        ; clock      ; 5.062 ; 5.062 ; Rise       ; clock           ;
;  LEDR[0]       ; clock      ; 5.711 ; 5.711 ; Rise       ; clock           ;
;  LEDR[1]       ; clock      ; 6.187 ; 6.187 ; Rise       ; clock           ;
;  LEDR[2]       ; clock      ; 6.451 ; 6.451 ; Rise       ; clock           ;
;  LEDR[3]       ; clock      ; 6.359 ; 6.359 ; Rise       ; clock           ;
;  LEDR[4]       ; clock      ; 7.167 ; 7.167 ; Rise       ; clock           ;
;  LEDR[5]       ; clock      ; 6.500 ; 6.500 ; Rise       ; clock           ;
;  LEDR[6]       ; clock      ; 7.381 ; 7.381 ; Rise       ; clock           ;
;  LEDR[7]       ; clock      ; 5.882 ; 5.882 ; Rise       ; clock           ;
;  LEDR[8]       ; clock      ; 5.486 ; 5.486 ; Rise       ; clock           ;
;  LEDR[9]       ; clock      ; 5.956 ; 5.956 ; Rise       ; clock           ;
;  LEDR[10]      ; clock      ; 5.935 ; 5.935 ; Rise       ; clock           ;
;  LEDR[11]      ; clock      ; 5.783 ; 5.783 ; Rise       ; clock           ;
;  LEDR[12]      ; clock      ; 5.243 ; 5.243 ; Rise       ; clock           ;
;  LEDR[13]      ; clock      ; 6.628 ; 6.628 ; Rise       ; clock           ;
;  LEDR[14]      ; clock      ; 6.027 ; 6.027 ; Rise       ; clock           ;
;  LEDR[15]      ; clock      ; 5.511 ; 5.511 ; Rise       ; clock           ;
;  LEDR[16]      ; clock      ; 5.517 ; 5.517 ; Rise       ; clock           ;
;  LEDR[17]      ; clock      ; 5.062 ; 5.062 ; Rise       ; clock           ;
; UART_TXD       ; clock      ; 7.313 ; 7.313 ; Rise       ; clock           ;
; DRAM_CLK       ; clock      ; 0.868 ; 0.868 ; Fall       ; clock           ;
; GPIO_1[*]      ; clock      ; 6.211 ; 6.211 ; Fall       ; clock           ;
;  GPIO_1[1]     ; clock      ; 6.342 ; 6.342 ; Fall       ; clock           ;
;  GPIO_1[3]     ; clock      ; 6.211 ; 6.211 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; LCD_DATA[*]  ; clock      ; 5.797 ;      ; Rise       ; clock           ;
;  LCD_DATA[0] ; clock      ; 5.801 ;      ; Rise       ; clock           ;
;  LCD_DATA[1] ; clock      ; 5.801 ;      ; Rise       ; clock           ;
;  LCD_DATA[2] ; clock      ; 5.817 ;      ; Rise       ; clock           ;
;  LCD_DATA[3] ; clock      ; 5.817 ;      ; Rise       ; clock           ;
;  LCD_DATA[4] ; clock      ; 5.797 ;      ; Rise       ; clock           ;
;  LCD_DATA[5] ; clock      ; 5.807 ;      ; Rise       ; clock           ;
;  LCD_DATA[6] ; clock      ; 5.817 ;      ; Rise       ; clock           ;
;  LCD_DATA[7] ; clock      ; 6.101 ;      ; Rise       ; clock           ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; LCD_DATA[*]  ; clock      ; 5.797 ;      ; Rise       ; clock           ;
;  LCD_DATA[0] ; clock      ; 5.801 ;      ; Rise       ; clock           ;
;  LCD_DATA[1] ; clock      ; 5.801 ;      ; Rise       ; clock           ;
;  LCD_DATA[2] ; clock      ; 5.817 ;      ; Rise       ; clock           ;
;  LCD_DATA[3] ; clock      ; 5.817 ;      ; Rise       ; clock           ;
;  LCD_DATA[4] ; clock      ; 5.797 ;      ; Rise       ; clock           ;
;  LCD_DATA[5] ; clock      ; 5.807 ;      ; Rise       ; clock           ;
;  LCD_DATA[6] ; clock      ; 5.817 ;      ; Rise       ; clock           ;
;  LCD_DATA[7] ; clock      ; 6.101 ;      ; Rise       ; clock           ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; LCD_DATA[*]  ; clock      ; 5.797     ;           ; Rise       ; clock           ;
;  LCD_DATA[0] ; clock      ; 5.801     ;           ; Rise       ; clock           ;
;  LCD_DATA[1] ; clock      ; 5.801     ;           ; Rise       ; clock           ;
;  LCD_DATA[2] ; clock      ; 5.817     ;           ; Rise       ; clock           ;
;  LCD_DATA[3] ; clock      ; 5.817     ;           ; Rise       ; clock           ;
;  LCD_DATA[4] ; clock      ; 5.797     ;           ; Rise       ; clock           ;
;  LCD_DATA[5] ; clock      ; 5.807     ;           ; Rise       ; clock           ;
;  LCD_DATA[6] ; clock      ; 5.817     ;           ; Rise       ; clock           ;
;  LCD_DATA[7] ; clock      ; 6.101     ;           ; Rise       ; clock           ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; LCD_DATA[*]  ; clock      ; 5.797     ;           ; Rise       ; clock           ;
;  LCD_DATA[0] ; clock      ; 5.801     ;           ; Rise       ; clock           ;
;  LCD_DATA[1] ; clock      ; 5.801     ;           ; Rise       ; clock           ;
;  LCD_DATA[2] ; clock      ; 5.817     ;           ; Rise       ; clock           ;
;  LCD_DATA[3] ; clock      ; 5.817     ;           ; Rise       ; clock           ;
;  LCD_DATA[4] ; clock      ; 5.797     ;           ; Rise       ; clock           ;
;  LCD_DATA[5] ; clock      ; 5.807     ;           ; Rise       ; clock           ;
;  LCD_DATA[6] ; clock      ; 5.817     ;           ; Rise       ; clock           ;
;  LCD_DATA[7] ; clock      ; 6.101     ;           ; Rise       ; clock           ;
+--------------+------------+-----------+-----------+------------+-----------------+


+-------------------------------+
; Fast Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.252 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.948 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.932 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; 2.873  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                ;
+-------+-----------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.252 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[11]  ; clock        ; clock       ; 5.000        ; -0.025     ; 2.755      ;
; 2.252 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[10]  ; clock        ; clock       ; 5.000        ; -0.025     ; 2.755      ;
; 2.256 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[18]  ; clock        ; clock       ; 5.000        ; -0.025     ; 2.751      ;
; 2.256 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[16]  ; clock        ; clock       ; 5.000        ; -0.025     ; 2.751      ;
; 2.258 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[11]  ; clock        ; clock       ; 5.000        ; -0.013     ; 2.761      ;
; 2.258 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[10]  ; clock        ; clock       ; 5.000        ; -0.013     ; 2.761      ;
; 2.261 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[11]  ; clock        ; clock       ; 5.000        ; -0.023     ; 2.748      ;
; 2.261 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[10]  ; clock        ; clock       ; 5.000        ; -0.023     ; 2.748      ;
; 2.262 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[18]  ; clock        ; clock       ; 5.000        ; -0.013     ; 2.757      ;
; 2.262 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[16]  ; clock        ; clock       ; 5.000        ; -0.013     ; 2.757      ;
; 2.263 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[19] ; clock        ; clock       ; 5.000        ; -0.025     ; 2.744      ;
; 2.263 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[18] ; clock        ; clock       ; 5.000        ; -0.025     ; 2.744      ;
; 2.263 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[17] ; clock        ; clock       ; 5.000        ; -0.025     ; 2.744      ;
; 2.263 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[16] ; clock        ; clock       ; 5.000        ; -0.025     ; 2.744      ;
; 2.263 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[12] ; clock        ; clock       ; 5.000        ; -0.025     ; 2.744      ;
; 2.263 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[13] ; clock        ; clock       ; 5.000        ; -0.025     ; 2.744      ;
; 2.263 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[14] ; clock        ; clock       ; 5.000        ; -0.025     ; 2.744      ;
; 2.263 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[15] ; clock        ; clock       ; 5.000        ; -0.025     ; 2.744      ;
; 2.264 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[11]  ; clock        ; clock       ; 5.000        ; -0.025     ; 2.743      ;
; 2.264 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[10]  ; clock        ; clock       ; 5.000        ; -0.025     ; 2.743      ;
; 2.265 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[18]  ; clock        ; clock       ; 5.000        ; -0.023     ; 2.744      ;
; 2.265 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[16]  ; clock        ; clock       ; 5.000        ; -0.023     ; 2.744      ;
; 2.268 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[18]  ; clock        ; clock       ; 5.000        ; -0.025     ; 2.739      ;
; 2.268 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[16]  ; clock        ; clock       ; 5.000        ; -0.025     ; 2.739      ;
; 2.269 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[19] ; clock        ; clock       ; 5.000        ; -0.013     ; 2.750      ;
; 2.269 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[18] ; clock        ; clock       ; 5.000        ; -0.013     ; 2.750      ;
; 2.269 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[17] ; clock        ; clock       ; 5.000        ; -0.013     ; 2.750      ;
; 2.269 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[16] ; clock        ; clock       ; 5.000        ; -0.013     ; 2.750      ;
; 2.269 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[12] ; clock        ; clock       ; 5.000        ; -0.013     ; 2.750      ;
; 2.269 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[13] ; clock        ; clock       ; 5.000        ; -0.013     ; 2.750      ;
; 2.269 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[14] ; clock        ; clock       ; 5.000        ; -0.013     ; 2.750      ;
; 2.269 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[15] ; clock        ; clock       ; 5.000        ; -0.013     ; 2.750      ;
; 2.272 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[19] ; clock        ; clock       ; 5.000        ; -0.023     ; 2.737      ;
; 2.272 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[18] ; clock        ; clock       ; 5.000        ; -0.023     ; 2.737      ;
; 2.272 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[17] ; clock        ; clock       ; 5.000        ; -0.023     ; 2.737      ;
; 2.272 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[16] ; clock        ; clock       ; 5.000        ; -0.023     ; 2.737      ;
; 2.272 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[12] ; clock        ; clock       ; 5.000        ; -0.023     ; 2.737      ;
; 2.272 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[13] ; clock        ; clock       ; 5.000        ; -0.023     ; 2.737      ;
; 2.272 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[14] ; clock        ; clock       ; 5.000        ; -0.023     ; 2.737      ;
; 2.272 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[15] ; clock        ; clock       ; 5.000        ; -0.023     ; 2.737      ;
; 2.274 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[21]  ; clock        ; clock       ; 5.000        ; -0.020     ; 2.738      ;
; 2.274 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[14]  ; clock        ; clock       ; 5.000        ; -0.020     ; 2.738      ;
; 2.274 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[7]   ; clock        ; clock       ; 5.000        ; -0.020     ; 2.738      ;
; 2.274 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[6]   ; clock        ; clock       ; 5.000        ; -0.020     ; 2.738      ;
; 2.274 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[4]   ; clock        ; clock       ; 5.000        ; -0.020     ; 2.738      ;
; 2.274 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[3]   ; clock        ; clock       ; 5.000        ; -0.020     ; 2.738      ;
; 2.274 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[2]   ; clock        ; clock       ; 5.000        ; -0.020     ; 2.738      ;
; 2.274 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[1]   ; clock        ; clock       ; 5.000        ; -0.020     ; 2.738      ;
; 2.274 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[0]   ; clock        ; clock       ; 5.000        ; -0.020     ; 2.738      ;
; 2.275 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[19] ; clock        ; clock       ; 5.000        ; -0.025     ; 2.732      ;
; 2.275 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[18] ; clock        ; clock       ; 5.000        ; -0.025     ; 2.732      ;
; 2.275 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[17] ; clock        ; clock       ; 5.000        ; -0.025     ; 2.732      ;
; 2.275 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[16] ; clock        ; clock       ; 5.000        ; -0.025     ; 2.732      ;
; 2.275 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[12] ; clock        ; clock       ; 5.000        ; -0.025     ; 2.732      ;
; 2.275 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[13] ; clock        ; clock       ; 5.000        ; -0.025     ; 2.732      ;
; 2.275 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[14] ; clock        ; clock       ; 5.000        ; -0.025     ; 2.732      ;
; 2.275 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_largest[15] ; clock        ; clock       ; 5.000        ; -0.025     ; 2.732      ;
; 2.276 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[10] ; clock        ; clock       ; 5.000        ; -0.019     ; 2.737      ;
; 2.276 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[11] ; clock        ; clock       ; 5.000        ; -0.019     ; 2.737      ;
; 2.276 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[5]  ; clock        ; clock       ; 5.000        ; -0.019     ; 2.737      ;
; 2.276 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[3]  ; clock        ; clock       ; 5.000        ; -0.019     ; 2.737      ;
; 2.276 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[0]  ; clock        ; clock       ; 5.000        ; -0.019     ; 2.737      ;
; 2.280 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[21]  ; clock        ; clock       ; 5.000        ; -0.008     ; 2.744      ;
; 2.280 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[14]  ; clock        ; clock       ; 5.000        ; -0.008     ; 2.744      ;
; 2.280 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[7]   ; clock        ; clock       ; 5.000        ; -0.008     ; 2.744      ;
; 2.280 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[6]   ; clock        ; clock       ; 5.000        ; -0.008     ; 2.744      ;
; 2.280 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[4]   ; clock        ; clock       ; 5.000        ; -0.008     ; 2.744      ;
; 2.280 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[3]   ; clock        ; clock       ; 5.000        ; -0.008     ; 2.744      ;
; 2.280 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[2]   ; clock        ; clock       ; 5.000        ; -0.008     ; 2.744      ;
; 2.280 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[1]   ; clock        ; clock       ; 5.000        ; -0.008     ; 2.744      ;
; 2.280 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[0]   ; clock        ; clock       ; 5.000        ; -0.008     ; 2.744      ;
; 2.282 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[10] ; clock        ; clock       ; 5.000        ; -0.007     ; 2.743      ;
; 2.282 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[11] ; clock        ; clock       ; 5.000        ; -0.007     ; 2.743      ;
; 2.282 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[5]  ; clock        ; clock       ; 5.000        ; -0.007     ; 2.743      ;
; 2.282 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[3]  ; clock        ; clock       ; 5.000        ; -0.007     ; 2.743      ;
; 2.282 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[0]  ; clock        ; clock       ; 5.000        ; -0.007     ; 2.743      ;
; 2.283 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[21] ; clock        ; clock       ; 5.000        ; -0.020     ; 2.729      ;
; 2.283 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[7]  ; clock        ; clock       ; 5.000        ; -0.020     ; 2.729      ;
; 2.283 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[14] ; clock        ; clock       ; 5.000        ; -0.020     ; 2.729      ;
; 2.283 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[6]  ; clock        ; clock       ; 5.000        ; -0.020     ; 2.729      ;
; 2.283 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[4]  ; clock        ; clock       ; 5.000        ; -0.020     ; 2.729      ;
; 2.283 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[2]  ; clock        ; clock       ; 5.000        ; -0.020     ; 2.729      ;
; 2.283 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[1]  ; clock        ; clock       ; 5.000        ; -0.020     ; 2.729      ;
; 2.283 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[21]  ; clock        ; clock       ; 5.000        ; -0.018     ; 2.731      ;
; 2.283 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[14]  ; clock        ; clock       ; 5.000        ; -0.018     ; 2.731      ;
; 2.283 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[7]   ; clock        ; clock       ; 5.000        ; -0.018     ; 2.731      ;
; 2.283 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[6]   ; clock        ; clock       ; 5.000        ; -0.018     ; 2.731      ;
; 2.283 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[4]   ; clock        ; clock       ; 5.000        ; -0.018     ; 2.731      ;
; 2.283 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[3]   ; clock        ; clock       ; 5.000        ; -0.018     ; 2.731      ;
; 2.283 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[2]   ; clock        ; clock       ; 5.000        ; -0.018     ; 2.731      ;
; 2.283 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[1]   ; clock        ; clock       ; 5.000        ; -0.018     ; 2.731      ;
; 2.283 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[0]   ; clock        ; clock       ; 5.000        ; -0.018     ; 2.731      ;
; 2.285 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[10] ; clock        ; clock       ; 5.000        ; -0.017     ; 2.730      ;
; 2.285 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[11] ; clock        ; clock       ; 5.000        ; -0.017     ; 2.730      ;
; 2.285 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[5]  ; clock        ; clock       ; 5.000        ; -0.017     ; 2.730      ;
; 2.285 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[3]  ; clock        ; clock       ; 5.000        ; -0.017     ; 2.730      ;
; 2.285 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_neutral[0]  ; clock        ; clock       ; 5.000        ; -0.017     ; 2.730      ;
; 2.286 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[21]  ; clock        ; clock       ; 5.000        ; -0.020     ; 2.726      ;
; 2.286 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[14]  ; clock        ; clock       ; 5.000        ; -0.020     ; 2.726      ;
; 2.286 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20] ; nios_qsys:u0|pwm_avalon:pwm2|pulse_period[7]   ; clock        ; clock       ; 5.000        ; -0.020     ; 2.726      ;
+-------+-----------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                               ; To Node                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go             ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                        ; nios_qsys:u0|nios_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|pwm_avalon:pwm1|pwm_enable                                                                                                                                                                 ; nios_qsys:u0|pwm_avalon:pwm1|pwm_enable                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|pwm_avalon:pwm2|pwm_enable                                                                                                                                                                 ; nios_qsys:u0|pwm_avalon:pwm2|pwm_enable                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_master_translator:cpu_nios_data_master_translator|read_accepted                                                                                                              ; nios_qsys:u0|altera_merlin_master_translator:cpu_nios_data_master_translator|read_accepted                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                            ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_stall                                                                                                                                              ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_stall                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                         ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|latched_oci_tb_hbreak_req                                                                                                                                      ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|latched_oci_tb_hbreak_req                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|hbreak_enabled                                                                                                                                                 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|hbreak_enabled                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_slave_translator:cpu_nios_jtag_debug_module_translator|wait_latency_counter[0]                                                                                               ; nios_qsys:u0|altera_merlin_slave_translator:cpu_nios_jtag_debug_module_translator|wait_latency_counter[0]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                   ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[1]                                                                                                                                             ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[1]                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[0]                                                                                                                                             ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[0]                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                         ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                          ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                   ; nios_qsys:u0|nios_qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                   ; nios_qsys:u0|nios_qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                            ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|nios_qsys_sdram_controller_input_efifo_module:the_nios_qsys_sdram_controller_input_efifo_module|entries[1]                                     ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|nios_qsys_sdram_controller_input_efifo_module:the_nios_qsys_sdram_controller_input_efifo_module|entries[1]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|nios_qsys_sdram_controller_input_efifo_module:the_nios_qsys_sdram_controller_input_efifo_module|entries[0]                                     ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|nios_qsys_sdram_controller_input_efifo_module:the_nios_qsys_sdram_controller_input_efifo_module|entries[0]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                         ; nios_qsys:u0|altera_avalon_sc_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ; nios_qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                           ; nios_qsys:u0|nios_qsys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_slave_translator:uart_rs232_s1_translator|wait_latency_counter[0]                                                                                                            ; nios_qsys:u0|altera_merlin_slave_translator:uart_rs232_s1_translator|wait_latency_counter[0]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_slave_translator:uart_rs232_s1_translator|wait_latency_counter[1]                                                                                                            ; nios_qsys:u0|altera_merlin_slave_translator:uart_rs232_s1_translator|wait_latency_counter[1]                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_slave_translator:pwm1_s1_translator|wait_latency_counter[1]                                                                                                                  ; nios_qsys:u0|altera_merlin_slave_translator:pwm1_s1_translator|wait_latency_counter[1]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_slave_translator:pwm1_s1_translator|wait_latency_counter[0]                                                                                                                  ; nios_qsys:u0|altera_merlin_slave_translator:pwm1_s1_translator|wait_latency_counter[0]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_slave_translator:buttons_pio_s1_translator|wait_latency_counter[0]                                                                                                           ; nios_qsys:u0|altera_merlin_slave_translator:buttons_pio_s1_translator|wait_latency_counter[0]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_slave_translator:buttons_pio_s1_translator|wait_latency_counter[1]                                                                                                           ; nios_qsys:u0|altera_merlin_slave_translator:buttons_pio_s1_translator|wait_latency_counter[1]                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:pwm2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; nios_qsys:u0|altera_avalon_sc_fifo:pwm2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; nios_qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|probepresent           ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|probepresent           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:pwm2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                ; nios_qsys:u0|altera_avalon_sc_fifo:pwm2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|i_read                                                                                                                                                         ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|i_read                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                       ; nios_qsys:u0|nios_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                       ; nios_qsys:u0|nios_qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                              ; nios_qsys:u0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                              ; nios_qsys:u0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; nios_qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                  ; nios_qsys:u0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                  ; nios_qsys:u0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; nios_qsys:u0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                               ; nios_qsys:u0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_slave_translator:pwm2_s1_translator|wait_latency_counter[1]                                                                                                                  ; nios_qsys:u0|altera_merlin_slave_translator:pwm2_s1_translator|wait_latency_counter[1]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_slave_translator:pwm2_s1_translator|wait_latency_counter[0]                                                                                                                  ; nios_qsys:u0|altera_merlin_slave_translator:pwm2_s1_translator|wait_latency_counter[0]                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                             ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_line[0]                                                                                                                                                ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_line[0]                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_line[1]                                                                                                                                                ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_line[1]                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_line[6]                                                                                                                                                ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_line[6]                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_avalon_reg:the_nios_qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_avalon_reg:the_nios_qsys_cpu_nios_nios2_avalon_reg|oci_single_step_mode ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_cnt[2]                                                                                                                                                   ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_cnt[2]                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_cnt[0]                                                                                                                                                   ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_cnt[0]                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_cnt[1]                                                                                                                                                   ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_cnt[1]                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                  ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                    ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                          ; nios_qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                             ; nios_qsys:u0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                          ; nios_qsys:u0|altera_avalon_sc_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                ; nios_qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                            ; nios_qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; nios_qsys:u0|altera_avalon_sc_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                               ; nios_qsys:u0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:pwm2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; nios_qsys:u0|altera_avalon_sc_fifo:pwm2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                   ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; nios_qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                             ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                         ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; nios_qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; nios_qsys:u0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:pwm2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                ; nios_qsys:u0|altera_avalon_sc_fifo:pwm2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_active                                                                                                                                                 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_active                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|active_cs_n                                                                                                                                    ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|active_cs_n                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                  ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                  ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                  ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                  ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                  ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                  ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                 ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_error          ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_error          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                    ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                          ; nios_qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                             ; nios_qsys:u0|altera_avalon_sc_fifo:timer_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                          ; nios_qsys:u0|altera_avalon_sc_fifo:uart_rs232_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                             ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                ; nios_qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                            ; nios_qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_prevent_refill                                                                                                                                         ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|ic_fill_prevent_refill                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock'                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[24]                 ; clock        ; clock       ; 5.000        ; 0.017      ; 2.101      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[8]                  ; clock        ; clock       ; 5.000        ; 0.017      ; 2.101      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[22]                 ; clock        ; clock       ; 5.000        ; 0.012      ; 2.096      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[6]                  ; clock        ; clock       ; 5.000        ; 0.012      ; 2.096      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[20]                 ; clock        ; clock       ; 5.000        ; 0.017      ; 2.101      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[4]                  ; clock        ; clock       ; 5.000        ; 0.017      ; 2.101      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[23]                 ; clock        ; clock       ; 5.000        ; 0.024      ; 2.108      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[7]                  ; clock        ; clock       ; 5.000        ; 0.024      ; 2.108      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[2]                  ; clock        ; clock       ; 5.000        ; 0.012      ; 2.096      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[18]                 ; clock        ; clock       ; 5.000        ; 0.012      ; 2.096      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[10]                 ; clock        ; clock       ; 5.000        ; 0.012      ; 2.096      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[26]                 ; clock        ; clock       ; 5.000        ; 0.012      ; 2.096      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[12]                 ; clock        ; clock       ; 5.000        ; 0.017      ; 2.101      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[28]                 ; clock        ; clock       ; 5.000        ; 0.017      ; 2.101      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[30]                 ; clock        ; clock       ; 5.000        ; 0.012      ; 2.096      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[14]                 ; clock        ; clock       ; 5.000        ; 0.012      ; 2.096      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[0]                  ; clock        ; clock       ; 5.000        ; 0.018      ; 2.102      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[16]                 ; clock        ; clock       ; 5.000        ; 0.017      ; 2.101      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[5]                  ; clock        ; clock       ; 5.000        ; 0.012      ; 2.096      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[21]                 ; clock        ; clock       ; 5.000        ; 0.012      ; 2.096      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[3]                  ; clock        ; clock       ; 5.000        ; 0.024      ; 2.108      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[19]                 ; clock        ; clock       ; 5.000        ; 0.024      ; 2.108      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[1]                  ; clock        ; clock       ; 5.000        ; 0.012      ; 2.096      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[17]                 ; clock        ; clock       ; 5.000        ; 0.012      ; 2.096      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[25]                 ; clock        ; clock       ; 5.000        ; 0.012      ; 2.096      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[9]                  ; clock        ; clock       ; 5.000        ; 0.012      ; 2.096      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[27]                 ; clock        ; clock       ; 5.000        ; 0.024      ; 2.108      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[11]                 ; clock        ; clock       ; 5.000        ; 0.024      ; 2.108      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[13]                 ; clock        ; clock       ; 5.000        ; 0.012      ; 2.096      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[29]                 ; clock        ; clock       ; 5.000        ; 0.012      ; 2.096      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[15]                 ; clock        ; clock       ; 5.000        ; 0.024      ; 2.108      ;
; 2.948 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[31]                 ; clock        ; clock       ; 5.000        ; 0.024      ; 2.108      ;
; 7.630 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[13]       ; clock        ; clock       ; 10.000       ; -0.122     ; 2.213      ;
; 7.630 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[12]       ; clock        ; clock       ; 10.000       ; -0.122     ; 2.213      ;
; 7.630 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[11]       ; clock        ; clock       ; 10.000       ; -0.122     ; 2.213      ;
; 7.630 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[14]       ; clock        ; clock       ; 10.000       ; -0.122     ; 2.213      ;
; 7.630 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[7]        ; clock        ; clock       ; 10.000       ; -0.127     ; 2.208      ;
; 7.630 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[10]       ; clock        ; clock       ; 10.000       ; -0.127     ; 2.208      ;
; 7.630 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[8]        ; clock        ; clock       ; 10.000       ; -0.127     ; 2.208      ;
; 7.630 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[9]        ; clock        ; clock       ; 10.000       ; -0.127     ; 2.208      ;
; 7.630 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_bank[0]        ; clock        ; clock       ; 10.000       ; -0.115     ; 2.220      ;
; 7.630 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_bank[1]        ; clock        ; clock       ; 10.000       ; -0.115     ; 2.220      ;
; 7.630 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_cmd[2]         ; clock        ; clock       ; 10.000       ; -0.115     ; 2.220      ;
; 7.630 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_cmd[1]         ; clock        ; clock       ; 10.000       ; -0.115     ; 2.220      ;
; 7.631 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[1]        ; clock        ; clock       ; 10.000       ; -0.140     ; 2.194      ;
; 7.631 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[2]        ; clock        ; clock       ; 10.000       ; -0.140     ; 2.194      ;
; 7.631 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[4]        ; clock        ; clock       ; 10.000       ; -0.133     ; 2.201      ;
; 7.631 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[0]        ; clock        ; clock       ; 10.000       ; -0.140     ; 2.194      ;
; 7.631 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[3]        ; clock        ; clock       ; 10.000       ; -0.133     ; 2.201      ;
; 7.631 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[5]        ; clock        ; clock       ; 10.000       ; -0.133     ; 2.201      ;
; 7.631 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[15]       ; clock        ; clock       ; 10.000       ; -0.118     ; 2.216      ;
; 7.631 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_data[6]        ; clock        ; clock       ; 10.000       ; -0.133     ; 2.201      ;
; 7.631 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_addr[11]       ; clock        ; clock       ; 10.000       ; -0.140     ; 2.194      ;
; 7.631 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_dqm[0]         ; clock        ; clock       ; 10.000       ; -0.118     ; 2.216      ;
; 7.631 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_dqm[1]         ; clock        ; clock       ; 10.000       ; -0.118     ; 2.216      ;
; 7.631 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_cmd[0]         ; clock        ; clock       ; 10.000       ; -0.118     ; 2.216      ;
; 7.631 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_cmd[3]         ; clock        ; clock       ; 10.000       ; -0.112     ; 2.222      ;
; 7.632 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_addr[0]        ; clock        ; clock       ; 10.000       ; -0.150     ; 2.183      ;
; 7.632 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_addr[1]        ; clock        ; clock       ; 10.000       ; -0.150     ; 2.183      ;
; 7.632 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_addr[2]        ; clock        ; clock       ; 10.000       ; -0.150     ; 2.183      ;
; 7.632 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_addr[3]        ; clock        ; clock       ; 10.000       ; -0.159     ; 2.174      ;
; 7.632 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_addr[4]        ; clock        ; clock       ; 10.000       ; -0.159     ; 2.174      ;
; 7.632 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_addr[5]        ; clock        ; clock       ; 10.000       ; -0.159     ; 2.174      ;
; 7.632 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_addr[6]        ; clock        ; clock       ; 10.000       ; -0.159     ; 2.174      ;
; 7.632 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_addr[7]        ; clock        ; clock       ; 10.000       ; -0.149     ; 2.184      ;
; 7.632 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_addr[8]        ; clock        ; clock       ; 10.000       ; -0.149     ; 2.184      ;
; 7.632 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_addr[9]        ; clock        ; clock       ; 10.000       ; -0.149     ; 2.184      ;
; 7.632 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|m_addr[10]       ; clock        ; clock       ; 10.000       ; -0.149     ; 2.184      ;
; 7.640 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|oe~_Duplicate_13 ; clock        ; clock       ; 10.000       ; -0.114     ; 2.211      ;
; 7.640 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|oe~_Duplicate_12 ; clock        ; clock       ; 10.000       ; -0.114     ; 2.211      ;
; 7.640 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|oe~_Duplicate_11 ; clock        ; clock       ; 10.000       ; -0.114     ; 2.211      ;
; 7.640 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|oe~_Duplicate_14 ; clock        ; clock       ; 10.000       ; -0.114     ; 2.211      ;
; 7.640 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|oe~_Duplicate_7  ; clock        ; clock       ; 10.000       ; -0.119     ; 2.206      ;
; 7.640 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|oe~_Duplicate_10 ; clock        ; clock       ; 10.000       ; -0.119     ; 2.206      ;
; 7.640 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|oe~_Duplicate_8  ; clock        ; clock       ; 10.000       ; -0.119     ; 2.206      ;
; 7.640 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|oe~_Duplicate_9  ; clock        ; clock       ; 10.000       ; -0.119     ; 2.206      ;
; 7.641 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|oe~_Duplicate_1  ; clock        ; clock       ; 10.000       ; -0.132     ; 2.192      ;
; 7.641 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|oe~_Duplicate_2  ; clock        ; clock       ; 10.000       ; -0.132     ; 2.192      ;
; 7.641 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|oe~_Duplicate_4  ; clock        ; clock       ; 10.000       ; -0.125     ; 2.199      ;
; 7.641 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|oe               ; clock        ; clock       ; 10.000       ; -0.132     ; 2.192      ;
; 7.641 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|oe~_Duplicate_3  ; clock        ; clock       ; 10.000       ; -0.125     ; 2.199      ;
; 7.641 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|oe~_Duplicate_5  ; clock        ; clock       ; 10.000       ; -0.125     ; 2.199      ;
; 7.641 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|oe~_Duplicate_15 ; clock        ; clock       ; 10.000       ; -0.110     ; 2.214      ;
; 7.641 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|oe~_Duplicate_6  ; clock        ; clock       ; 10.000       ; -0.125     ; 2.199      ;
; 7.644 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_data[13]      ; clock        ; clock       ; 10.000       ; -0.124     ; 2.197      ;
; 7.644 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_data[12]      ; clock        ; clock       ; 10.000       ; -0.124     ; 2.197      ;
; 7.644 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_data[11]      ; clock        ; clock       ; 10.000       ; -0.124     ; 2.197      ;
; 7.644 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_data[14]      ; clock        ; clock       ; 10.000       ; -0.124     ; 2.197      ;
; 7.644 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_data[7]       ; clock        ; clock       ; 10.000       ; -0.129     ; 2.192      ;
; 7.644 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_data[10]      ; clock        ; clock       ; 10.000       ; -0.129     ; 2.192      ;
; 7.644 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_data[8]       ; clock        ; clock       ; 10.000       ; -0.129     ; 2.192      ;
; 7.644 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_data[9]       ; clock        ; clock       ; 10.000       ; -0.129     ; 2.192      ;
; 7.645 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_data[1]       ; clock        ; clock       ; 10.000       ; -0.142     ; 2.178      ;
; 7.645 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_data[2]       ; clock        ; clock       ; 10.000       ; -0.142     ; 2.178      ;
; 7.645 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_data[4]       ; clock        ; clock       ; 10.000       ; -0.135     ; 2.185      ;
; 7.645 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_data[0]       ; clock        ; clock       ; 10.000       ; -0.142     ; 2.178      ;
; 7.645 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_data[3]       ; clock        ; clock       ; 10.000       ; -0.135     ; 2.185      ;
; 7.645 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_data[5]       ; clock        ; clock       ; 10.000       ; -0.135     ; 2.185      ;
; 7.645 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_data[15]      ; clock        ; clock       ; 10.000       ; -0.120     ; 2.200      ;
; 7.645 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_data[6]       ; clock        ; clock       ; 10.000       ; -0.135     ; 2.185      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock'                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[5]                          ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[4]                          ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[1]                          ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:cpu_nios_jtag_debug_module_translator|waitrequest_reset_override                ; clock        ; clock       ; 0.000        ; 0.024      ; 2.108      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|d_write                                                                            ; clock        ; clock       ; 0.000        ; 0.025      ; 2.109      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_master_translator:cpu_nios_data_master_translator|read_accepted                                  ; clock        ; clock       ; 0.000        ; 0.026      ; 2.110      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|d_read                                                                             ; clock        ; clock       ; 0.000        ; 0.025      ; 2.109      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[5]                                                      ; clock        ; clock       ; 0.000        ; 0.027      ; 2.111      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]       ; clock        ; clock       ; 0.000        ; 0.025      ; 2.109      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[3]                          ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[0]                          ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[2]                          ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                ; clock        ; clock       ; 0.000        ; 0.024      ; 2.108      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[8]                                                                    ; clock        ; clock       ; 0.000        ; 0.020      ; 2.104      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_ctrl_st                                                                          ; clock        ; clock       ; 0.000        ; 0.021      ; 2.105      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_ctrl_ld                                                                          ; clock        ; clock       ; 0.000        ; 0.021      ; 2.105      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:lcd_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]       ; clock        ; clock       ; 0.000        ; 0.025      ; 2.109      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|read_latency_shift_reg[0]                        ; clock        ; clock       ; 0.000        ; 0.025      ; 2.109      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[7]                                                                    ; clock        ; clock       ; 0.000        ; 0.026      ; 2.110      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[6]                                                                    ; clock        ; clock       ; 0.000        ; 0.026      ; 2.110      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[5]                                                                    ; clock        ; clock       ; 0.000        ; 0.026      ; 2.110      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[4]                                                                    ; clock        ; clock       ; 0.000        ; 0.026      ; 2.110      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_stall                                                                  ; clock        ; clock       ; 0.000        ; 0.025      ; 2.109      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[22]                                                                   ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[23]                                                                   ; clock        ; clock       ; 0.000        ; 0.024      ; 2.108      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[21]                                                                   ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[24]                                                                   ; clock        ; clock       ; 0.000        ; 0.025      ; 2.109      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19]                                                                   ; clock        ; clock       ; 0.000        ; 0.025      ; 2.109      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[20]                                                                   ; clock        ; clock       ; 0.000        ; 0.025      ; 2.109      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[17]                                                                   ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18]                                                                   ; clock        ; clock       ; 0.000        ; 0.013      ; 2.097      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[9]                                                                    ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[10]                                                                   ; clock        ; clock       ; 0.000        ; 0.024      ; 2.108      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[12]                                                                   ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[11]                                                                   ; clock        ; clock       ; 0.000        ; 0.016      ; 2.100      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[15]                                                                   ; clock        ; clock       ; 0.000        ; 0.024      ; 2.108      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[14]                                                                   ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[13]                                                                   ; clock        ; clock       ; 0.000        ; 0.008      ; 2.092      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[16]                                                                   ; clock        ; clock       ; 0.000        ; 0.014      ; 2.098      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_ctrl_logic                                                                       ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_width_adapter:width_adapter|count[0]                                                             ; clock        ; clock       ; 0.000        ; 0.028      ; 2.112      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]        ; clock        ; clock       ; 0.000        ; 0.029      ; 2.113      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]        ; clock        ; clock       ; 0.000        ; 0.029      ; 2.113      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]                                    ; clock        ; clock       ; 0.000        ; 0.033      ; 2.117      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.033      ; 2.117      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.033      ; 2.117      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[0]                                                                            ; clock        ; clock       ; 0.000        ; 0.021      ; 2.105      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_valid_from_D                                                                     ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_pipe_flush                                                                       ; clock        ; clock       ; 0.000        ; 0.017      ; 2.101      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|wait_for_one_post_bret_inst                                                        ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|latched_oci_tb_hbreak_req                                                          ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|hbreak_enabled                                                                     ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_iw[11]                                                                           ; clock        ; clock       ; 0.000        ; 0.017      ; 2.101      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_iw[12]                                                                           ; clock        ; clock       ; 0.000        ; 0.030      ; 2.114      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_iw[14]                                                                           ; clock        ; clock       ; 0.000        ; 0.015      ; 2.099      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_iw[15]                                                                           ; clock        ; clock       ; 0.000        ; 0.030      ; 2.114      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_iw[13]                                                                           ; clock        ; clock       ; 0.000        ; 0.030      ; 2.114      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_iw[16]                                                                           ; clock        ; clock       ; 0.000        ; 0.017      ; 2.101      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|av_ld_or_div_done                                                                  ; clock        ; clock       ; 0.000        ; 0.029      ; 2.113      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_valid_from_E                                                                     ; clock        ; clock       ; 0.000        ; 0.025      ; 2.109      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_ctrl_ld                                                                          ; clock        ; clock       ; 0.000        ; 0.025      ; 2.109      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_mul_stall                                                                        ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[4]                                                                            ; clock        ; clock       ; 0.000        ; 0.019      ; 2.103      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                            ; clock        ; clock       ; 0.000        ; 0.024      ; 2.108      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]        ; clock        ; clock       ; 0.000        ; 0.029      ; 2.113      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_compare_op[1]                                                                    ; clock        ; clock       ; 0.000        ; 0.019      ; 2.103      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_compare_op[0]                                                                    ; clock        ; clock       ; 0.000        ; 0.017      ; 2.101      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_ctrl_retaddr                                                                     ; clock        ; clock       ; 0.000        ; 0.019      ; 2.103      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_extra_pc[6]                                                                      ; clock        ; clock       ; 0.000        ; 0.020      ; 2.104      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:cpu_nios_jtag_debug_module_translator|wait_latency_counter[0]                   ; clock        ; clock       ; 0.000        ; 0.031      ; 2.115      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]       ; clock        ; clock       ; 0.000        ; 0.027      ; 2.111      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:pwm1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                   ; clock        ; clock       ; 0.000        ; 0.025      ; 2.109      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]        ; clock        ; clock       ; 0.000        ; 0.029      ; 2.113      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_sdram_controller:sdram_controller|za_valid                                                           ; clock        ; clock       ; 0.000        ; 0.027      ; 2.111      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:pwm1_s1_translator|read_latency_shift_reg[0]                                    ; clock        ; clock       ; 0.000        ; 0.025      ; 2.109      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:timer_0_s1_translator|read_latency_shift_reg[0]                                 ; clock        ; clock       ; 0.000        ; 0.029      ; 2.113      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:pwm2_s1_translator|read_latency_shift_reg[0]                                    ; clock        ; clock       ; 0.000        ; 0.025      ; 2.109      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:buttons_pio_s1_translator|read_latency_shift_reg[0]                             ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0]                                ; clock        ; clock       ; 0.000        ; 0.033      ; 2.117      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:uart_rs232_s1_translator|read_latency_shift_reg[0]                              ; clock        ; clock       ; 0.000        ; 0.029      ; 2.113      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]              ; clock        ; clock       ; 0.000        ; 0.026      ; 2.110      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_slave_translator:cpu_nios_jtag_debug_module_translator|read_latency_shift_reg[0]                 ; clock        ; clock       ; 0.000        ; 0.036      ; 2.120      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73] ; clock        ; clock       ; 0.000        ; 0.036      ; 2.120      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:cpu_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74] ; clock        ; clock       ; 0.000        ; 0.036      ; 2.120      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[11]                                                                           ; clock        ; clock       ; 0.000        ; 0.033      ; 2.117      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[12]                                                                           ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_iw[0]                                                                            ; clock        ; clock       ; 0.000        ; 0.019      ; 2.103      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_iw[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.021      ; 2.105      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[14]                                                                           ; clock        ; clock       ; 0.000        ; 0.023      ; 2.107      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[15]                                                                           ; clock        ; clock       ; 0.000        ; 0.020      ; 2.104      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[13]                                                                           ; clock        ; clock       ; 0.000        ; 0.017      ; 2.101      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|D_iw[16]                                                                           ; clock        ; clock       ; 0.000        ; 0.033      ; 2.117      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.025      ; 2.109      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_shift_rot_cnt[0]                                                                 ; clock        ; clock       ; 0.000        ; 0.025      ; 2.109      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[3]                                            ; clock        ; clock       ; 0.000        ; 0.024      ; 2.108      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                            ; clock        ; clock       ; 0.000        ; 0.024      ; 2.108      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                            ; clock        ; clock       ; 0.000        ; 0.024      ; 2.108      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|altera_avalon_sc_fifo:buttons_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]             ; clock        ; clock       ; 0.000        ; 0.025      ; 2.109      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_extra_pc[5]                                                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 2.090      ;
; 1.932 ; nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|E_extra_pc[4]                                                                      ; clock        ; clock       ; 0.000        ; 0.006      ; 2.090      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_we_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_address_reg9  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_re_reg        ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~portb_re_reg        ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a11~portb_address_reg5 ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock      ; 0.860 ; 0.860 ; Rise       ; clock           ;
;  DRAM_DQ[0]  ; clock      ; 0.830 ; 0.830 ; Rise       ; clock           ;
;  DRAM_DQ[1]  ; clock      ; 0.860 ; 0.860 ; Rise       ; clock           ;
;  DRAM_DQ[2]  ; clock      ; 0.860 ; 0.860 ; Rise       ; clock           ;
;  DRAM_DQ[3]  ; clock      ; 0.833 ; 0.833 ; Rise       ; clock           ;
;  DRAM_DQ[4]  ; clock      ; 0.833 ; 0.833 ; Rise       ; clock           ;
;  DRAM_DQ[5]  ; clock      ; 0.833 ; 0.833 ; Rise       ; clock           ;
;  DRAM_DQ[6]  ; clock      ; 0.833 ; 0.833 ; Rise       ; clock           ;
;  DRAM_DQ[7]  ; clock      ; 0.857 ; 0.857 ; Rise       ; clock           ;
;  DRAM_DQ[8]  ; clock      ; 0.827 ; 0.827 ; Rise       ; clock           ;
;  DRAM_DQ[9]  ; clock      ; 0.857 ; 0.857 ; Rise       ; clock           ;
;  DRAM_DQ[10] ; clock      ; 0.857 ; 0.857 ; Rise       ; clock           ;
;  DRAM_DQ[11] ; clock      ; 0.842 ; 0.842 ; Rise       ; clock           ;
;  DRAM_DQ[12] ; clock      ; 0.842 ; 0.842 ; Rise       ; clock           ;
;  DRAM_DQ[13] ; clock      ; 0.852 ; 0.852 ; Rise       ; clock           ;
;  DRAM_DQ[14] ; clock      ; 0.852 ; 0.852 ; Rise       ; clock           ;
;  DRAM_DQ[15] ; clock      ; 0.818 ; 0.818 ; Rise       ; clock           ;
; KEY[*]       ; clock      ; 4.556 ; 4.556 ; Rise       ; clock           ;
;  KEY[1]      ; clock      ; 3.989 ; 3.989 ; Rise       ; clock           ;
;  KEY[2]      ; clock      ; 4.127 ; 4.127 ; Rise       ; clock           ;
;  KEY[3]      ; clock      ; 4.556 ; 4.556 ; Rise       ; clock           ;
; LCD_DATA[*]  ; clock      ; 3.990 ; 3.990 ; Rise       ; clock           ;
;  LCD_DATA[0] ; clock      ; 3.855 ; 3.855 ; Rise       ; clock           ;
;  LCD_DATA[1] ; clock      ; 3.812 ; 3.812 ; Rise       ; clock           ;
;  LCD_DATA[2] ; clock      ; 3.825 ; 3.825 ; Rise       ; clock           ;
;  LCD_DATA[3] ; clock      ; 3.913 ; 3.913 ; Rise       ; clock           ;
;  LCD_DATA[4] ; clock      ; 3.803 ; 3.803 ; Rise       ; clock           ;
;  LCD_DATA[5] ; clock      ; 3.977 ; 3.977 ; Rise       ; clock           ;
;  LCD_DATA[6] ; clock      ; 3.990 ; 3.990 ; Rise       ; clock           ;
;  LCD_DATA[7] ; clock      ; 3.935 ; 3.935 ; Rise       ; clock           ;
; SW[*]        ; clock      ; 4.137 ; 4.137 ; Rise       ; clock           ;
;  SW[0]       ; clock      ; 1.303 ; 1.303 ; Rise       ; clock           ;
;  SW[1]       ; clock      ; 1.358 ; 1.358 ; Rise       ; clock           ;
;  SW[2]       ; clock      ; 1.403 ; 1.403 ; Rise       ; clock           ;
;  SW[3]       ; clock      ; 1.362 ; 1.362 ; Rise       ; clock           ;
;  SW[4]       ; clock      ; 1.372 ; 1.372 ; Rise       ; clock           ;
;  SW[5]       ; clock      ; 1.543 ; 1.543 ; Rise       ; clock           ;
;  SW[6]       ; clock      ; 1.479 ; 1.479 ; Rise       ; clock           ;
;  SW[7]       ; clock      ; 1.231 ; 1.231 ; Rise       ; clock           ;
;  SW[8]       ; clock      ; 1.280 ; 1.280 ; Rise       ; clock           ;
;  SW[9]       ; clock      ; 1.439 ; 1.439 ; Rise       ; clock           ;
;  SW[10]      ; clock      ; 1.442 ; 1.442 ; Rise       ; clock           ;
;  SW[11]      ; clock      ; 1.323 ; 1.323 ; Rise       ; clock           ;
;  SW[12]      ; clock      ; 1.380 ; 1.380 ; Rise       ; clock           ;
;  SW[13]      ; clock      ; 3.798 ; 3.798 ; Rise       ; clock           ;
;  SW[14]      ; clock      ; 3.803 ; 3.803 ; Rise       ; clock           ;
;  SW[15]      ; clock      ; 4.059 ; 4.059 ; Rise       ; clock           ;
;  SW[16]      ; clock      ; 4.098 ; 4.098 ; Rise       ; clock           ;
;  SW[17]      ; clock      ; 4.137 ; 4.137 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; clock      ; -0.732 ; -0.732 ; Rise       ; clock           ;
;  DRAM_DQ[0]  ; clock      ; -0.744 ; -0.744 ; Rise       ; clock           ;
;  DRAM_DQ[1]  ; clock      ; -0.774 ; -0.774 ; Rise       ; clock           ;
;  DRAM_DQ[2]  ; clock      ; -0.774 ; -0.774 ; Rise       ; clock           ;
;  DRAM_DQ[3]  ; clock      ; -0.747 ; -0.747 ; Rise       ; clock           ;
;  DRAM_DQ[4]  ; clock      ; -0.747 ; -0.747 ; Rise       ; clock           ;
;  DRAM_DQ[5]  ; clock      ; -0.747 ; -0.747 ; Rise       ; clock           ;
;  DRAM_DQ[6]  ; clock      ; -0.747 ; -0.747 ; Rise       ; clock           ;
;  DRAM_DQ[7]  ; clock      ; -0.771 ; -0.771 ; Rise       ; clock           ;
;  DRAM_DQ[8]  ; clock      ; -0.741 ; -0.741 ; Rise       ; clock           ;
;  DRAM_DQ[9]  ; clock      ; -0.771 ; -0.771 ; Rise       ; clock           ;
;  DRAM_DQ[10] ; clock      ; -0.771 ; -0.771 ; Rise       ; clock           ;
;  DRAM_DQ[11] ; clock      ; -0.756 ; -0.756 ; Rise       ; clock           ;
;  DRAM_DQ[12] ; clock      ; -0.756 ; -0.756 ; Rise       ; clock           ;
;  DRAM_DQ[13] ; clock      ; -0.766 ; -0.766 ; Rise       ; clock           ;
;  DRAM_DQ[14] ; clock      ; -0.766 ; -0.766 ; Rise       ; clock           ;
;  DRAM_DQ[15] ; clock      ; -0.732 ; -0.732 ; Rise       ; clock           ;
; KEY[*]       ; clock      ; -3.717 ; -3.717 ; Rise       ; clock           ;
;  KEY[1]      ; clock      ; -3.743 ; -3.743 ; Rise       ; clock           ;
;  KEY[2]      ; clock      ; -3.717 ; -3.717 ; Rise       ; clock           ;
;  KEY[3]      ; clock      ; -4.307 ; -4.307 ; Rise       ; clock           ;
; LCD_DATA[*]  ; clock      ; -3.683 ; -3.683 ; Rise       ; clock           ;
;  LCD_DATA[0] ; clock      ; -3.735 ; -3.735 ; Rise       ; clock           ;
;  LCD_DATA[1] ; clock      ; -3.692 ; -3.692 ; Rise       ; clock           ;
;  LCD_DATA[2] ; clock      ; -3.705 ; -3.705 ; Rise       ; clock           ;
;  LCD_DATA[3] ; clock      ; -3.793 ; -3.793 ; Rise       ; clock           ;
;  LCD_DATA[4] ; clock      ; -3.683 ; -3.683 ; Rise       ; clock           ;
;  LCD_DATA[5] ; clock      ; -3.857 ; -3.857 ; Rise       ; clock           ;
;  LCD_DATA[6] ; clock      ; -3.870 ; -3.870 ; Rise       ; clock           ;
;  LCD_DATA[7] ; clock      ; -3.815 ; -3.815 ; Rise       ; clock           ;
; SW[*]        ; clock      ; -1.111 ; -1.111 ; Rise       ; clock           ;
;  SW[0]       ; clock      ; -1.183 ; -1.183 ; Rise       ; clock           ;
;  SW[1]       ; clock      ; -1.238 ; -1.238 ; Rise       ; clock           ;
;  SW[2]       ; clock      ; -1.283 ; -1.283 ; Rise       ; clock           ;
;  SW[3]       ; clock      ; -1.242 ; -1.242 ; Rise       ; clock           ;
;  SW[4]       ; clock      ; -1.252 ; -1.252 ; Rise       ; clock           ;
;  SW[5]       ; clock      ; -1.423 ; -1.423 ; Rise       ; clock           ;
;  SW[6]       ; clock      ; -1.359 ; -1.359 ; Rise       ; clock           ;
;  SW[7]       ; clock      ; -1.111 ; -1.111 ; Rise       ; clock           ;
;  SW[8]       ; clock      ; -1.160 ; -1.160 ; Rise       ; clock           ;
;  SW[9]       ; clock      ; -1.319 ; -1.319 ; Rise       ; clock           ;
;  SW[10]      ; clock      ; -1.322 ; -1.322 ; Rise       ; clock           ;
;  SW[11]      ; clock      ; -1.203 ; -1.203 ; Rise       ; clock           ;
;  SW[12]      ; clock      ; -1.260 ; -1.260 ; Rise       ; clock           ;
;  SW[13]      ; clock      ; -3.678 ; -3.678 ; Rise       ; clock           ;
;  SW[14]      ; clock      ; -3.683 ; -3.683 ; Rise       ; clock           ;
;  SW[15]      ; clock      ; -3.939 ; -3.939 ; Rise       ; clock           ;
;  SW[16]      ; clock      ; -3.978 ; -3.978 ; Rise       ; clock           ;
;  SW[17]      ; clock      ; -4.017 ; -4.017 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; clock      ; 1.236 ; 1.236 ; Rise       ; clock           ;
;  DRAM_ADDR[0]  ; clock      ; 1.205 ; 1.205 ; Rise       ; clock           ;
;  DRAM_ADDR[1]  ; clock      ; 1.215 ; 1.215 ; Rise       ; clock           ;
;  DRAM_ADDR[2]  ; clock      ; 1.225 ; 1.225 ; Rise       ; clock           ;
;  DRAM_ADDR[3]  ; clock      ; 1.236 ; 1.236 ; Rise       ; clock           ;
;  DRAM_ADDR[4]  ; clock      ; 1.236 ; 1.236 ; Rise       ; clock           ;
;  DRAM_ADDR[5]  ; clock      ; 1.206 ; 1.206 ; Rise       ; clock           ;
;  DRAM_ADDR[6]  ; clock      ; 1.206 ; 1.206 ; Rise       ; clock           ;
;  DRAM_ADDR[7]  ; clock      ; 1.206 ; 1.206 ; Rise       ; clock           ;
;  DRAM_ADDR[8]  ; clock      ; 1.226 ; 1.226 ; Rise       ; clock           ;
;  DRAM_ADDR[9]  ; clock      ; 1.226 ; 1.226 ; Rise       ; clock           ;
;  DRAM_ADDR[10] ; clock      ; 1.236 ; 1.236 ; Rise       ; clock           ;
;  DRAM_ADDR[11] ; clock      ; 1.215 ; 1.215 ; Rise       ; clock           ;
; DRAM_BA_0      ; clock      ; 1.290 ; 1.290 ; Rise       ; clock           ;
; DRAM_BA_1      ; clock      ; 1.290 ; 1.290 ; Rise       ; clock           ;
; DRAM_CAS_N     ; clock      ; 1.270 ; 1.270 ; Rise       ; clock           ;
; DRAM_CLK       ; clock      ; 0.154 ; 0.154 ; Rise       ; clock           ;
; DRAM_CS_N      ; clock      ; 1.273 ; 1.273 ; Rise       ; clock           ;
; DRAM_DQ[*]     ; clock      ; 1.286 ; 1.286 ; Rise       ; clock           ;
;  DRAM_DQ[0]    ; clock      ; 1.228 ; 1.228 ; Rise       ; clock           ;
;  DRAM_DQ[1]    ; clock      ; 1.258 ; 1.258 ; Rise       ; clock           ;
;  DRAM_DQ[2]    ; clock      ; 1.258 ; 1.258 ; Rise       ; clock           ;
;  DRAM_DQ[3]    ; clock      ; 1.245 ; 1.245 ; Rise       ; clock           ;
;  DRAM_DQ[4]    ; clock      ; 1.245 ; 1.245 ; Rise       ; clock           ;
;  DRAM_DQ[5]    ; clock      ; 1.245 ; 1.245 ; Rise       ; clock           ;
;  DRAM_DQ[6]    ; clock      ; 1.245 ; 1.245 ; Rise       ; clock           ;
;  DRAM_DQ[7]    ; clock      ; 1.281 ; 1.281 ; Rise       ; clock           ;
;  DRAM_DQ[8]    ; clock      ; 1.251 ; 1.251 ; Rise       ; clock           ;
;  DRAM_DQ[9]    ; clock      ; 1.281 ; 1.281 ; Rise       ; clock           ;
;  DRAM_DQ[10]   ; clock      ; 1.281 ; 1.281 ; Rise       ; clock           ;
;  DRAM_DQ[11]   ; clock      ; 1.276 ; 1.276 ; Rise       ; clock           ;
;  DRAM_DQ[12]   ; clock      ; 1.276 ; 1.276 ; Rise       ; clock           ;
;  DRAM_DQ[13]   ; clock      ; 1.286 ; 1.286 ; Rise       ; clock           ;
;  DRAM_DQ[14]   ; clock      ; 1.286 ; 1.286 ; Rise       ; clock           ;
;  DRAM_DQ[15]   ; clock      ; 1.260 ; 1.260 ; Rise       ; clock           ;
; DRAM_LDQM      ; clock      ; 1.287 ; 1.287 ; Rise       ; clock           ;
; DRAM_RAS_N     ; clock      ; 1.270 ; 1.270 ; Rise       ; clock           ;
; DRAM_UDQM      ; clock      ; 1.247 ; 1.247 ; Rise       ; clock           ;
; DRAM_WE_N      ; clock      ; 1.287 ; 1.287 ; Rise       ; clock           ;
; GPIO_1[*]      ; clock      ; 3.273 ; 3.273 ; Rise       ; clock           ;
;  GPIO_1[1]     ; clock      ; 3.030 ; 3.030 ; Rise       ; clock           ;
;  GPIO_1[3]     ; clock      ; 3.273 ; 3.273 ; Rise       ; clock           ;
; LCD_DATA[*]    ; clock      ; 3.313 ; 3.313 ; Rise       ; clock           ;
;  LCD_DATA[0]   ; clock      ; 2.742 ; 2.742 ; Rise       ; clock           ;
;  LCD_DATA[1]   ; clock      ; 3.096 ; 3.096 ; Rise       ; clock           ;
;  LCD_DATA[2]   ; clock      ; 3.313 ; 3.313 ; Rise       ; clock           ;
;  LCD_DATA[3]   ; clock      ; 2.837 ; 2.837 ; Rise       ; clock           ;
;  LCD_DATA[4]   ; clock      ; 2.593 ; 2.593 ; Rise       ; clock           ;
;  LCD_DATA[5]   ; clock      ; 2.999 ; 2.999 ; Rise       ; clock           ;
;  LCD_DATA[6]   ; clock      ; 2.947 ; 2.947 ; Rise       ; clock           ;
;  LCD_DATA[7]   ; clock      ; 2.912 ; 2.912 ; Rise       ; clock           ;
; LCD_EN         ; clock      ; 5.015 ; 5.015 ; Rise       ; clock           ;
; LCD_RS         ; clock      ; 2.837 ; 2.837 ; Rise       ; clock           ;
; LCD_RW         ; clock      ; 2.871 ; 2.871 ; Rise       ; clock           ;
; LEDR[*]        ; clock      ; 3.628 ; 3.628 ; Rise       ; clock           ;
;  LEDR[0]       ; clock      ; 2.972 ; 2.972 ; Rise       ; clock           ;
;  LEDR[1]       ; clock      ; 3.181 ; 3.181 ; Rise       ; clock           ;
;  LEDR[2]       ; clock      ; 3.257 ; 3.257 ; Rise       ; clock           ;
;  LEDR[3]       ; clock      ; 3.236 ; 3.236 ; Rise       ; clock           ;
;  LEDR[4]       ; clock      ; 3.545 ; 3.545 ; Rise       ; clock           ;
;  LEDR[5]       ; clock      ; 3.290 ; 3.290 ; Rise       ; clock           ;
;  LEDR[6]       ; clock      ; 3.628 ; 3.628 ; Rise       ; clock           ;
;  LEDR[7]       ; clock      ; 3.035 ; 3.035 ; Rise       ; clock           ;
;  LEDR[8]       ; clock      ; 2.784 ; 2.784 ; Rise       ; clock           ;
;  LEDR[9]       ; clock      ; 2.976 ; 2.976 ; Rise       ; clock           ;
;  LEDR[10]      ; clock      ; 2.978 ; 2.978 ; Rise       ; clock           ;
;  LEDR[11]      ; clock      ; 2.909 ; 2.909 ; Rise       ; clock           ;
;  LEDR[12]      ; clock      ; 2.683 ; 2.683 ; Rise       ; clock           ;
;  LEDR[13]      ; clock      ; 3.398 ; 3.398 ; Rise       ; clock           ;
;  LEDR[14]      ; clock      ; 3.029 ; 3.029 ; Rise       ; clock           ;
;  LEDR[15]      ; clock      ; 2.863 ; 2.863 ; Rise       ; clock           ;
;  LEDR[16]      ; clock      ; 2.788 ; 2.788 ; Rise       ; clock           ;
;  LEDR[17]      ; clock      ; 2.610 ; 2.610 ; Rise       ; clock           ;
; UART_TXD       ; clock      ; 3.662 ; 3.662 ; Rise       ; clock           ;
; DRAM_CLK       ; clock      ; 0.154 ; 0.154 ; Fall       ; clock           ;
; GPIO_1[*]      ; clock      ; 3.098 ; 3.098 ; Fall       ; clock           ;
;  GPIO_1[1]     ; clock      ; 3.098 ; 3.098 ; Fall       ; clock           ;
;  GPIO_1[3]     ; clock      ; 3.043 ; 3.043 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; clock      ; 1.205 ; 1.205 ; Rise       ; clock           ;
;  DRAM_ADDR[0]  ; clock      ; 1.205 ; 1.205 ; Rise       ; clock           ;
;  DRAM_ADDR[1]  ; clock      ; 1.215 ; 1.215 ; Rise       ; clock           ;
;  DRAM_ADDR[2]  ; clock      ; 1.225 ; 1.225 ; Rise       ; clock           ;
;  DRAM_ADDR[3]  ; clock      ; 1.236 ; 1.236 ; Rise       ; clock           ;
;  DRAM_ADDR[4]  ; clock      ; 1.236 ; 1.236 ; Rise       ; clock           ;
;  DRAM_ADDR[5]  ; clock      ; 1.206 ; 1.206 ; Rise       ; clock           ;
;  DRAM_ADDR[6]  ; clock      ; 1.206 ; 1.206 ; Rise       ; clock           ;
;  DRAM_ADDR[7]  ; clock      ; 1.206 ; 1.206 ; Rise       ; clock           ;
;  DRAM_ADDR[8]  ; clock      ; 1.226 ; 1.226 ; Rise       ; clock           ;
;  DRAM_ADDR[9]  ; clock      ; 1.226 ; 1.226 ; Rise       ; clock           ;
;  DRAM_ADDR[10] ; clock      ; 1.236 ; 1.236 ; Rise       ; clock           ;
;  DRAM_ADDR[11] ; clock      ; 1.215 ; 1.215 ; Rise       ; clock           ;
; DRAM_BA_0      ; clock      ; 1.290 ; 1.290 ; Rise       ; clock           ;
; DRAM_BA_1      ; clock      ; 1.290 ; 1.290 ; Rise       ; clock           ;
; DRAM_CAS_N     ; clock      ; 1.270 ; 1.270 ; Rise       ; clock           ;
; DRAM_CLK       ; clock      ; 0.154 ; 0.154 ; Rise       ; clock           ;
; DRAM_CS_N      ; clock      ; 1.273 ; 1.273 ; Rise       ; clock           ;
; DRAM_DQ[*]     ; clock      ; 1.215 ; 1.215 ; Rise       ; clock           ;
;  DRAM_DQ[0]    ; clock      ; 1.215 ; 1.215 ; Rise       ; clock           ;
;  DRAM_DQ[1]    ; clock      ; 1.245 ; 1.245 ; Rise       ; clock           ;
;  DRAM_DQ[2]    ; clock      ; 1.245 ; 1.245 ; Rise       ; clock           ;
;  DRAM_DQ[3]    ; clock      ; 1.232 ; 1.232 ; Rise       ; clock           ;
;  DRAM_DQ[4]    ; clock      ; 1.232 ; 1.232 ; Rise       ; clock           ;
;  DRAM_DQ[5]    ; clock      ; 1.232 ; 1.232 ; Rise       ; clock           ;
;  DRAM_DQ[6]    ; clock      ; 1.232 ; 1.232 ; Rise       ; clock           ;
;  DRAM_DQ[7]    ; clock      ; 1.268 ; 1.268 ; Rise       ; clock           ;
;  DRAM_DQ[8]    ; clock      ; 1.238 ; 1.238 ; Rise       ; clock           ;
;  DRAM_DQ[9]    ; clock      ; 1.268 ; 1.268 ; Rise       ; clock           ;
;  DRAM_DQ[10]   ; clock      ; 1.268 ; 1.268 ; Rise       ; clock           ;
;  DRAM_DQ[11]   ; clock      ; 1.263 ; 1.263 ; Rise       ; clock           ;
;  DRAM_DQ[12]   ; clock      ; 1.263 ; 1.263 ; Rise       ; clock           ;
;  DRAM_DQ[13]   ; clock      ; 1.273 ; 1.273 ; Rise       ; clock           ;
;  DRAM_DQ[14]   ; clock      ; 1.273 ; 1.273 ; Rise       ; clock           ;
;  DRAM_DQ[15]   ; clock      ; 1.247 ; 1.247 ; Rise       ; clock           ;
; DRAM_LDQM      ; clock      ; 1.287 ; 1.287 ; Rise       ; clock           ;
; DRAM_RAS_N     ; clock      ; 1.270 ; 1.270 ; Rise       ; clock           ;
; DRAM_UDQM      ; clock      ; 1.247 ; 1.247 ; Rise       ; clock           ;
; DRAM_WE_N      ; clock      ; 1.287 ; 1.287 ; Rise       ; clock           ;
; GPIO_1[*]      ; clock      ; 3.030 ; 3.030 ; Rise       ; clock           ;
;  GPIO_1[1]     ; clock      ; 3.030 ; 3.030 ; Rise       ; clock           ;
;  GPIO_1[3]     ; clock      ; 3.273 ; 3.273 ; Rise       ; clock           ;
; LCD_DATA[*]    ; clock      ; 2.593 ; 2.593 ; Rise       ; clock           ;
;  LCD_DATA[0]   ; clock      ; 2.742 ; 2.742 ; Rise       ; clock           ;
;  LCD_DATA[1]   ; clock      ; 3.096 ; 3.096 ; Rise       ; clock           ;
;  LCD_DATA[2]   ; clock      ; 3.313 ; 3.313 ; Rise       ; clock           ;
;  LCD_DATA[3]   ; clock      ; 2.837 ; 2.837 ; Rise       ; clock           ;
;  LCD_DATA[4]   ; clock      ; 2.593 ; 2.593 ; Rise       ; clock           ;
;  LCD_DATA[5]   ; clock      ; 2.999 ; 2.999 ; Rise       ; clock           ;
;  LCD_DATA[6]   ; clock      ; 2.947 ; 2.947 ; Rise       ; clock           ;
;  LCD_DATA[7]   ; clock      ; 2.912 ; 2.912 ; Rise       ; clock           ;
; LCD_EN         ; clock      ; 3.124 ; 3.124 ; Rise       ; clock           ;
; LCD_RS         ; clock      ; 2.837 ; 2.837 ; Rise       ; clock           ;
; LCD_RW         ; clock      ; 2.871 ; 2.871 ; Rise       ; clock           ;
; LEDR[*]        ; clock      ; 2.610 ; 2.610 ; Rise       ; clock           ;
;  LEDR[0]       ; clock      ; 2.972 ; 2.972 ; Rise       ; clock           ;
;  LEDR[1]       ; clock      ; 3.181 ; 3.181 ; Rise       ; clock           ;
;  LEDR[2]       ; clock      ; 3.257 ; 3.257 ; Rise       ; clock           ;
;  LEDR[3]       ; clock      ; 3.236 ; 3.236 ; Rise       ; clock           ;
;  LEDR[4]       ; clock      ; 3.545 ; 3.545 ; Rise       ; clock           ;
;  LEDR[5]       ; clock      ; 3.290 ; 3.290 ; Rise       ; clock           ;
;  LEDR[6]       ; clock      ; 3.628 ; 3.628 ; Rise       ; clock           ;
;  LEDR[7]       ; clock      ; 3.035 ; 3.035 ; Rise       ; clock           ;
;  LEDR[8]       ; clock      ; 2.784 ; 2.784 ; Rise       ; clock           ;
;  LEDR[9]       ; clock      ; 2.976 ; 2.976 ; Rise       ; clock           ;
;  LEDR[10]      ; clock      ; 2.978 ; 2.978 ; Rise       ; clock           ;
;  LEDR[11]      ; clock      ; 2.909 ; 2.909 ; Rise       ; clock           ;
;  LEDR[12]      ; clock      ; 2.683 ; 2.683 ; Rise       ; clock           ;
;  LEDR[13]      ; clock      ; 3.398 ; 3.398 ; Rise       ; clock           ;
;  LEDR[14]      ; clock      ; 3.029 ; 3.029 ; Rise       ; clock           ;
;  LEDR[15]      ; clock      ; 2.863 ; 2.863 ; Rise       ; clock           ;
;  LEDR[16]      ; clock      ; 2.788 ; 2.788 ; Rise       ; clock           ;
;  LEDR[17]      ; clock      ; 2.610 ; 2.610 ; Rise       ; clock           ;
; UART_TXD       ; clock      ; 3.662 ; 3.662 ; Rise       ; clock           ;
; DRAM_CLK       ; clock      ; 0.154 ; 0.154 ; Fall       ; clock           ;
; GPIO_1[*]      ; clock      ; 3.043 ; 3.043 ; Fall       ; clock           ;
;  GPIO_1[1]     ; clock      ; 3.098 ; 3.098 ; Fall       ; clock           ;
;  GPIO_1[3]     ; clock      ; 3.043 ; 3.043 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; LCD_DATA[*]  ; clock      ; 2.823 ;      ; Rise       ; clock           ;
;  LCD_DATA[0] ; clock      ; 2.828 ;      ; Rise       ; clock           ;
;  LCD_DATA[1] ; clock      ; 2.828 ;      ; Rise       ; clock           ;
;  LCD_DATA[2] ; clock      ; 2.843 ;      ; Rise       ; clock           ;
;  LCD_DATA[3] ; clock      ; 2.843 ;      ; Rise       ; clock           ;
;  LCD_DATA[4] ; clock      ; 2.823 ;      ; Rise       ; clock           ;
;  LCD_DATA[5] ; clock      ; 2.833 ;      ; Rise       ; clock           ;
;  LCD_DATA[6] ; clock      ; 2.843 ;      ; Rise       ; clock           ;
;  LCD_DATA[7] ; clock      ; 2.974 ;      ; Rise       ; clock           ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; LCD_DATA[*]  ; clock      ; 2.823 ;      ; Rise       ; clock           ;
;  LCD_DATA[0] ; clock      ; 2.828 ;      ; Rise       ; clock           ;
;  LCD_DATA[1] ; clock      ; 2.828 ;      ; Rise       ; clock           ;
;  LCD_DATA[2] ; clock      ; 2.843 ;      ; Rise       ; clock           ;
;  LCD_DATA[3] ; clock      ; 2.843 ;      ; Rise       ; clock           ;
;  LCD_DATA[4] ; clock      ; 2.823 ;      ; Rise       ; clock           ;
;  LCD_DATA[5] ; clock      ; 2.833 ;      ; Rise       ; clock           ;
;  LCD_DATA[6] ; clock      ; 2.843 ;      ; Rise       ; clock           ;
;  LCD_DATA[7] ; clock      ; 2.974 ;      ; Rise       ; clock           ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; LCD_DATA[*]  ; clock      ; 2.823     ;           ; Rise       ; clock           ;
;  LCD_DATA[0] ; clock      ; 2.828     ;           ; Rise       ; clock           ;
;  LCD_DATA[1] ; clock      ; 2.828     ;           ; Rise       ; clock           ;
;  LCD_DATA[2] ; clock      ; 2.843     ;           ; Rise       ; clock           ;
;  LCD_DATA[3] ; clock      ; 2.843     ;           ; Rise       ; clock           ;
;  LCD_DATA[4] ; clock      ; 2.823     ;           ; Rise       ; clock           ;
;  LCD_DATA[5] ; clock      ; 2.833     ;           ; Rise       ; clock           ;
;  LCD_DATA[6] ; clock      ; 2.843     ;           ; Rise       ; clock           ;
;  LCD_DATA[7] ; clock      ; 2.974     ;           ; Rise       ; clock           ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; LCD_DATA[*]  ; clock      ; 2.823     ;           ; Rise       ; clock           ;
;  LCD_DATA[0] ; clock      ; 2.828     ;           ; Rise       ; clock           ;
;  LCD_DATA[1] ; clock      ; 2.828     ;           ; Rise       ; clock           ;
;  LCD_DATA[2] ; clock      ; 2.843     ;           ; Rise       ; clock           ;
;  LCD_DATA[3] ; clock      ; 2.843     ;           ; Rise       ; clock           ;
;  LCD_DATA[4] ; clock      ; 2.823     ;           ; Rise       ; clock           ;
;  LCD_DATA[5] ; clock      ; 2.833     ;           ; Rise       ; clock           ;
;  LCD_DATA[6] ; clock      ; 2.843     ;           ; Rise       ; clock           ;
;  LCD_DATA[7] ; clock      ; 2.974     ;           ; Rise       ; clock           ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+----------------------+----------+-------+----------+---------+---------------------+
; Clock                ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -0.813   ; 0.215 ; 1.362    ; 1.932   ; 2.873               ;
;  altera_reserved_tck ; N/A      ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  clock               ; -0.813   ; 0.215 ; 1.362    ; 1.932   ; 2.873               ;
; Design-wide TNS      ; -192.98  ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock               ; -192.980 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock      ; 1.192 ; 1.192 ; Rise       ; clock           ;
;  DRAM_DQ[0]  ; clock      ; 1.162 ; 1.162 ; Rise       ; clock           ;
;  DRAM_DQ[1]  ; clock      ; 1.192 ; 1.192 ; Rise       ; clock           ;
;  DRAM_DQ[2]  ; clock      ; 1.192 ; 1.192 ; Rise       ; clock           ;
;  DRAM_DQ[3]  ; clock      ; 1.164 ; 1.164 ; Rise       ; clock           ;
;  DRAM_DQ[4]  ; clock      ; 1.164 ; 1.164 ; Rise       ; clock           ;
;  DRAM_DQ[5]  ; clock      ; 1.164 ; 1.164 ; Rise       ; clock           ;
;  DRAM_DQ[6]  ; clock      ; 1.164 ; 1.164 ; Rise       ; clock           ;
;  DRAM_DQ[7]  ; clock      ; 1.188 ; 1.188 ; Rise       ; clock           ;
;  DRAM_DQ[8]  ; clock      ; 1.158 ; 1.158 ; Rise       ; clock           ;
;  DRAM_DQ[9]  ; clock      ; 1.188 ; 1.188 ; Rise       ; clock           ;
;  DRAM_DQ[10] ; clock      ; 1.188 ; 1.188 ; Rise       ; clock           ;
;  DRAM_DQ[11] ; clock      ; 1.173 ; 1.173 ; Rise       ; clock           ;
;  DRAM_DQ[12] ; clock      ; 1.173 ; 1.173 ; Rise       ; clock           ;
;  DRAM_DQ[13] ; clock      ; 1.183 ; 1.183 ; Rise       ; clock           ;
;  DRAM_DQ[14] ; clock      ; 1.183 ; 1.183 ; Rise       ; clock           ;
;  DRAM_DQ[15] ; clock      ; 1.149 ; 1.149 ; Rise       ; clock           ;
; KEY[*]       ; clock      ; 7.921 ; 7.921 ; Rise       ; clock           ;
;  KEY[1]      ; clock      ; 6.870 ; 6.870 ; Rise       ; clock           ;
;  KEY[2]      ; clock      ; 7.147 ; 7.147 ; Rise       ; clock           ;
;  KEY[3]      ; clock      ; 7.921 ; 7.921 ; Rise       ; clock           ;
; LCD_DATA[*]  ; clock      ; 6.776 ; 6.776 ; Rise       ; clock           ;
;  LCD_DATA[0] ; clock      ; 6.477 ; 6.477 ; Rise       ; clock           ;
;  LCD_DATA[1] ; clock      ; 6.410 ; 6.410 ; Rise       ; clock           ;
;  LCD_DATA[2] ; clock      ; 6.423 ; 6.423 ; Rise       ; clock           ;
;  LCD_DATA[3] ; clock      ; 6.643 ; 6.643 ; Rise       ; clock           ;
;  LCD_DATA[4] ; clock      ; 6.403 ; 6.403 ; Rise       ; clock           ;
;  LCD_DATA[5] ; clock      ; 6.760 ; 6.760 ; Rise       ; clock           ;
;  LCD_DATA[6] ; clock      ; 6.776 ; 6.776 ; Rise       ; clock           ;
;  LCD_DATA[7] ; clock      ; 6.668 ; 6.668 ; Rise       ; clock           ;
; SW[*]        ; clock      ; 7.084 ; 7.084 ; Rise       ; clock           ;
;  SW[0]       ; clock      ; 2.371 ; 2.371 ; Rise       ; clock           ;
;  SW[1]       ; clock      ; 2.447 ; 2.447 ; Rise       ; clock           ;
;  SW[2]       ; clock      ; 2.529 ; 2.529 ; Rise       ; clock           ;
;  SW[3]       ; clock      ; 2.427 ; 2.427 ; Rise       ; clock           ;
;  SW[4]       ; clock      ; 2.449 ; 2.449 ; Rise       ; clock           ;
;  SW[5]       ; clock      ; 2.685 ; 2.685 ; Rise       ; clock           ;
;  SW[6]       ; clock      ; 2.776 ; 2.776 ; Rise       ; clock           ;
;  SW[7]       ; clock      ; 2.228 ; 2.228 ; Rise       ; clock           ;
;  SW[8]       ; clock      ; 2.296 ; 2.296 ; Rise       ; clock           ;
;  SW[9]       ; clock      ; 2.628 ; 2.628 ; Rise       ; clock           ;
;  SW[10]      ; clock      ; 2.665 ; 2.665 ; Rise       ; clock           ;
;  SW[11]      ; clock      ; 2.392 ; 2.392 ; Rise       ; clock           ;
;  SW[12]      ; clock      ; 2.493 ; 2.493 ; Rise       ; clock           ;
;  SW[13]      ; clock      ; 6.384 ; 6.384 ; Rise       ; clock           ;
;  SW[14]      ; clock      ; 6.407 ; 6.407 ; Rise       ; clock           ;
;  SW[15]      ; clock      ; 6.900 ; 6.900 ; Rise       ; clock           ;
;  SW[16]      ; clock      ; 7.008 ; 7.008 ; Rise       ; clock           ;
;  SW[17]      ; clock      ; 7.084 ; 7.084 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; clock      ; -0.732 ; -0.732 ; Rise       ; clock           ;
;  DRAM_DQ[0]  ; clock      ; -0.744 ; -0.744 ; Rise       ; clock           ;
;  DRAM_DQ[1]  ; clock      ; -0.774 ; -0.774 ; Rise       ; clock           ;
;  DRAM_DQ[2]  ; clock      ; -0.774 ; -0.774 ; Rise       ; clock           ;
;  DRAM_DQ[3]  ; clock      ; -0.747 ; -0.747 ; Rise       ; clock           ;
;  DRAM_DQ[4]  ; clock      ; -0.747 ; -0.747 ; Rise       ; clock           ;
;  DRAM_DQ[5]  ; clock      ; -0.747 ; -0.747 ; Rise       ; clock           ;
;  DRAM_DQ[6]  ; clock      ; -0.747 ; -0.747 ; Rise       ; clock           ;
;  DRAM_DQ[7]  ; clock      ; -0.771 ; -0.771 ; Rise       ; clock           ;
;  DRAM_DQ[8]  ; clock      ; -0.741 ; -0.741 ; Rise       ; clock           ;
;  DRAM_DQ[9]  ; clock      ; -0.771 ; -0.771 ; Rise       ; clock           ;
;  DRAM_DQ[10] ; clock      ; -0.771 ; -0.771 ; Rise       ; clock           ;
;  DRAM_DQ[11] ; clock      ; -0.756 ; -0.756 ; Rise       ; clock           ;
;  DRAM_DQ[12] ; clock      ; -0.756 ; -0.756 ; Rise       ; clock           ;
;  DRAM_DQ[13] ; clock      ; -0.766 ; -0.766 ; Rise       ; clock           ;
;  DRAM_DQ[14] ; clock      ; -0.766 ; -0.766 ; Rise       ; clock           ;
;  DRAM_DQ[15] ; clock      ; -0.732 ; -0.732 ; Rise       ; clock           ;
; KEY[*]       ; clock      ; -3.717 ; -3.717 ; Rise       ; clock           ;
;  KEY[1]      ; clock      ; -3.743 ; -3.743 ; Rise       ; clock           ;
;  KEY[2]      ; clock      ; -3.717 ; -3.717 ; Rise       ; clock           ;
;  KEY[3]      ; clock      ; -4.307 ; -4.307 ; Rise       ; clock           ;
; LCD_DATA[*]  ; clock      ; -3.683 ; -3.683 ; Rise       ; clock           ;
;  LCD_DATA[0] ; clock      ; -3.735 ; -3.735 ; Rise       ; clock           ;
;  LCD_DATA[1] ; clock      ; -3.692 ; -3.692 ; Rise       ; clock           ;
;  LCD_DATA[2] ; clock      ; -3.705 ; -3.705 ; Rise       ; clock           ;
;  LCD_DATA[3] ; clock      ; -3.793 ; -3.793 ; Rise       ; clock           ;
;  LCD_DATA[4] ; clock      ; -3.683 ; -3.683 ; Rise       ; clock           ;
;  LCD_DATA[5] ; clock      ; -3.857 ; -3.857 ; Rise       ; clock           ;
;  LCD_DATA[6] ; clock      ; -3.870 ; -3.870 ; Rise       ; clock           ;
;  LCD_DATA[7] ; clock      ; -3.815 ; -3.815 ; Rise       ; clock           ;
; SW[*]        ; clock      ; -1.111 ; -1.111 ; Rise       ; clock           ;
;  SW[0]       ; clock      ; -1.183 ; -1.183 ; Rise       ; clock           ;
;  SW[1]       ; clock      ; -1.238 ; -1.238 ; Rise       ; clock           ;
;  SW[2]       ; clock      ; -1.283 ; -1.283 ; Rise       ; clock           ;
;  SW[3]       ; clock      ; -1.242 ; -1.242 ; Rise       ; clock           ;
;  SW[4]       ; clock      ; -1.252 ; -1.252 ; Rise       ; clock           ;
;  SW[5]       ; clock      ; -1.423 ; -1.423 ; Rise       ; clock           ;
;  SW[6]       ; clock      ; -1.359 ; -1.359 ; Rise       ; clock           ;
;  SW[7]       ; clock      ; -1.111 ; -1.111 ; Rise       ; clock           ;
;  SW[8]       ; clock      ; -1.160 ; -1.160 ; Rise       ; clock           ;
;  SW[9]       ; clock      ; -1.319 ; -1.319 ; Rise       ; clock           ;
;  SW[10]      ; clock      ; -1.322 ; -1.322 ; Rise       ; clock           ;
;  SW[11]      ; clock      ; -1.203 ; -1.203 ; Rise       ; clock           ;
;  SW[12]      ; clock      ; -1.260 ; -1.260 ; Rise       ; clock           ;
;  SW[13]      ; clock      ; -3.678 ; -3.678 ; Rise       ; clock           ;
;  SW[14]      ; clock      ; -3.683 ; -3.683 ; Rise       ; clock           ;
;  SW[15]      ; clock      ; -3.939 ; -3.939 ; Rise       ; clock           ;
;  SW[16]      ; clock      ; -3.978 ; -3.978 ; Rise       ; clock           ;
;  SW[17]      ; clock      ; -4.017 ; -4.017 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; clock      ; 2.627  ; 2.627  ; Rise       ; clock           ;
;  DRAM_ADDR[0]  ; clock      ; 2.596  ; 2.596  ; Rise       ; clock           ;
;  DRAM_ADDR[1]  ; clock      ; 2.606  ; 2.606  ; Rise       ; clock           ;
;  DRAM_ADDR[2]  ; clock      ; 2.616  ; 2.616  ; Rise       ; clock           ;
;  DRAM_ADDR[3]  ; clock      ; 2.626  ; 2.626  ; Rise       ; clock           ;
;  DRAM_ADDR[4]  ; clock      ; 2.626  ; 2.626  ; Rise       ; clock           ;
;  DRAM_ADDR[5]  ; clock      ; 2.596  ; 2.596  ; Rise       ; clock           ;
;  DRAM_ADDR[6]  ; clock      ; 2.596  ; 2.596  ; Rise       ; clock           ;
;  DRAM_ADDR[7]  ; clock      ; 2.597  ; 2.597  ; Rise       ; clock           ;
;  DRAM_ADDR[8]  ; clock      ; 2.617  ; 2.617  ; Rise       ; clock           ;
;  DRAM_ADDR[9]  ; clock      ; 2.617  ; 2.617  ; Rise       ; clock           ;
;  DRAM_ADDR[10] ; clock      ; 2.627  ; 2.627  ; Rise       ; clock           ;
;  DRAM_ADDR[11] ; clock      ; 2.607  ; 2.607  ; Rise       ; clock           ;
; DRAM_BA_0      ; clock      ; 2.684  ; 2.684  ; Rise       ; clock           ;
; DRAM_BA_1      ; clock      ; 2.684  ; 2.684  ; Rise       ; clock           ;
; DRAM_CAS_N     ; clock      ; 2.664  ; 2.664  ; Rise       ; clock           ;
; DRAM_CLK       ; clock      ; 0.868  ; 0.868  ; Rise       ; clock           ;
; DRAM_CS_N      ; clock      ; 2.666  ; 2.666  ; Rise       ; clock           ;
; DRAM_DQ[*]     ; clock      ; 2.666  ; 2.666  ; Rise       ; clock           ;
;  DRAM_DQ[0]    ; clock      ; 2.607  ; 2.607  ; Rise       ; clock           ;
;  DRAM_DQ[1]    ; clock      ; 2.637  ; 2.637  ; Rise       ; clock           ;
;  DRAM_DQ[2]    ; clock      ; 2.637  ; 2.637  ; Rise       ; clock           ;
;  DRAM_DQ[3]    ; clock      ; 2.625  ; 2.625  ; Rise       ; clock           ;
;  DRAM_DQ[4]    ; clock      ; 2.625  ; 2.625  ; Rise       ; clock           ;
;  DRAM_DQ[5]    ; clock      ; 2.625  ; 2.625  ; Rise       ; clock           ;
;  DRAM_DQ[6]    ; clock      ; 2.625  ; 2.625  ; Rise       ; clock           ;
;  DRAM_DQ[7]    ; clock      ; 2.661  ; 2.661  ; Rise       ; clock           ;
;  DRAM_DQ[8]    ; clock      ; 2.631  ; 2.631  ; Rise       ; clock           ;
;  DRAM_DQ[9]    ; clock      ; 2.661  ; 2.661  ; Rise       ; clock           ;
;  DRAM_DQ[10]   ; clock      ; 2.661  ; 2.661  ; Rise       ; clock           ;
;  DRAM_DQ[11]   ; clock      ; 2.656  ; 2.656  ; Rise       ; clock           ;
;  DRAM_DQ[12]   ; clock      ; 2.656  ; 2.656  ; Rise       ; clock           ;
;  DRAM_DQ[13]   ; clock      ; 2.666  ; 2.666  ; Rise       ; clock           ;
;  DRAM_DQ[14]   ; clock      ; 2.666  ; 2.666  ; Rise       ; clock           ;
;  DRAM_DQ[15]   ; clock      ; 2.640  ; 2.640  ; Rise       ; clock           ;
; DRAM_LDQM      ; clock      ; 2.680  ; 2.680  ; Rise       ; clock           ;
; DRAM_RAS_N     ; clock      ; 2.664  ; 2.664  ; Rise       ; clock           ;
; DRAM_UDQM      ; clock      ; 2.640  ; 2.640  ; Rise       ; clock           ;
; DRAM_WE_N      ; clock      ; 2.680  ; 2.680  ; Rise       ; clock           ;
; GPIO_1[*]      ; clock      ; 6.684  ; 6.684  ; Rise       ; clock           ;
;  GPIO_1[1]     ; clock      ; 6.203  ; 6.203  ; Rise       ; clock           ;
;  GPIO_1[3]     ; clock      ; 6.684  ; 6.684  ; Rise       ; clock           ;
; LCD_DATA[*]    ; clock      ; 6.418  ; 6.418  ; Rise       ; clock           ;
;  LCD_DATA[0]   ; clock      ; 5.502  ; 5.502  ; Rise       ; clock           ;
;  LCD_DATA[1]   ; clock      ; 6.342  ; 6.342  ; Rise       ; clock           ;
;  LCD_DATA[2]   ; clock      ; 6.418  ; 6.418  ; Rise       ; clock           ;
;  LCD_DATA[3]   ; clock      ; 5.701  ; 5.701  ; Rise       ; clock           ;
;  LCD_DATA[4]   ; clock      ; 5.258  ; 5.258  ; Rise       ; clock           ;
;  LCD_DATA[5]   ; clock      ; 6.111  ; 6.111  ; Rise       ; clock           ;
;  LCD_DATA[6]   ; clock      ; 5.861  ; 5.861  ; Rise       ; clock           ;
;  LCD_DATA[7]   ; clock      ; 5.773  ; 5.773  ; Rise       ; clock           ;
; LCD_EN         ; clock      ; 10.788 ; 10.788 ; Rise       ; clock           ;
; LCD_RS         ; clock      ; 5.692  ; 5.692  ; Rise       ; clock           ;
; LCD_RW         ; clock      ; 5.839  ; 5.839  ; Rise       ; clock           ;
; LEDR[*]        ; clock      ; 7.381  ; 7.381  ; Rise       ; clock           ;
;  LEDR[0]       ; clock      ; 5.711  ; 5.711  ; Rise       ; clock           ;
;  LEDR[1]       ; clock      ; 6.187  ; 6.187  ; Rise       ; clock           ;
;  LEDR[2]       ; clock      ; 6.451  ; 6.451  ; Rise       ; clock           ;
;  LEDR[3]       ; clock      ; 6.359  ; 6.359  ; Rise       ; clock           ;
;  LEDR[4]       ; clock      ; 7.167  ; 7.167  ; Rise       ; clock           ;
;  LEDR[5]       ; clock      ; 6.500  ; 6.500  ; Rise       ; clock           ;
;  LEDR[6]       ; clock      ; 7.381  ; 7.381  ; Rise       ; clock           ;
;  LEDR[7]       ; clock      ; 5.882  ; 5.882  ; Rise       ; clock           ;
;  LEDR[8]       ; clock      ; 5.486  ; 5.486  ; Rise       ; clock           ;
;  LEDR[9]       ; clock      ; 5.956  ; 5.956  ; Rise       ; clock           ;
;  LEDR[10]      ; clock      ; 5.935  ; 5.935  ; Rise       ; clock           ;
;  LEDR[11]      ; clock      ; 5.783  ; 5.783  ; Rise       ; clock           ;
;  LEDR[12]      ; clock      ; 5.243  ; 5.243  ; Rise       ; clock           ;
;  LEDR[13]      ; clock      ; 6.628  ; 6.628  ; Rise       ; clock           ;
;  LEDR[14]      ; clock      ; 6.027  ; 6.027  ; Rise       ; clock           ;
;  LEDR[15]      ; clock      ; 5.511  ; 5.511  ; Rise       ; clock           ;
;  LEDR[16]      ; clock      ; 5.517  ; 5.517  ; Rise       ; clock           ;
;  LEDR[17]      ; clock      ; 5.062  ; 5.062  ; Rise       ; clock           ;
; UART_TXD       ; clock      ; 7.313  ; 7.313  ; Rise       ; clock           ;
; DRAM_CLK       ; clock      ; 0.868  ; 0.868  ; Fall       ; clock           ;
; GPIO_1[*]      ; clock      ; 6.342  ; 6.342  ; Fall       ; clock           ;
;  GPIO_1[1]     ; clock      ; 6.342  ; 6.342  ; Fall       ; clock           ;
;  GPIO_1[3]     ; clock      ; 6.211  ; 6.211  ; Fall       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; clock      ; 1.205 ; 1.205 ; Rise       ; clock           ;
;  DRAM_ADDR[0]  ; clock      ; 1.205 ; 1.205 ; Rise       ; clock           ;
;  DRAM_ADDR[1]  ; clock      ; 1.215 ; 1.215 ; Rise       ; clock           ;
;  DRAM_ADDR[2]  ; clock      ; 1.225 ; 1.225 ; Rise       ; clock           ;
;  DRAM_ADDR[3]  ; clock      ; 1.236 ; 1.236 ; Rise       ; clock           ;
;  DRAM_ADDR[4]  ; clock      ; 1.236 ; 1.236 ; Rise       ; clock           ;
;  DRAM_ADDR[5]  ; clock      ; 1.206 ; 1.206 ; Rise       ; clock           ;
;  DRAM_ADDR[6]  ; clock      ; 1.206 ; 1.206 ; Rise       ; clock           ;
;  DRAM_ADDR[7]  ; clock      ; 1.206 ; 1.206 ; Rise       ; clock           ;
;  DRAM_ADDR[8]  ; clock      ; 1.226 ; 1.226 ; Rise       ; clock           ;
;  DRAM_ADDR[9]  ; clock      ; 1.226 ; 1.226 ; Rise       ; clock           ;
;  DRAM_ADDR[10] ; clock      ; 1.236 ; 1.236 ; Rise       ; clock           ;
;  DRAM_ADDR[11] ; clock      ; 1.215 ; 1.215 ; Rise       ; clock           ;
; DRAM_BA_0      ; clock      ; 1.290 ; 1.290 ; Rise       ; clock           ;
; DRAM_BA_1      ; clock      ; 1.290 ; 1.290 ; Rise       ; clock           ;
; DRAM_CAS_N     ; clock      ; 1.270 ; 1.270 ; Rise       ; clock           ;
; DRAM_CLK       ; clock      ; 0.154 ; 0.154 ; Rise       ; clock           ;
; DRAM_CS_N      ; clock      ; 1.273 ; 1.273 ; Rise       ; clock           ;
; DRAM_DQ[*]     ; clock      ; 1.215 ; 1.215 ; Rise       ; clock           ;
;  DRAM_DQ[0]    ; clock      ; 1.215 ; 1.215 ; Rise       ; clock           ;
;  DRAM_DQ[1]    ; clock      ; 1.245 ; 1.245 ; Rise       ; clock           ;
;  DRAM_DQ[2]    ; clock      ; 1.245 ; 1.245 ; Rise       ; clock           ;
;  DRAM_DQ[3]    ; clock      ; 1.232 ; 1.232 ; Rise       ; clock           ;
;  DRAM_DQ[4]    ; clock      ; 1.232 ; 1.232 ; Rise       ; clock           ;
;  DRAM_DQ[5]    ; clock      ; 1.232 ; 1.232 ; Rise       ; clock           ;
;  DRAM_DQ[6]    ; clock      ; 1.232 ; 1.232 ; Rise       ; clock           ;
;  DRAM_DQ[7]    ; clock      ; 1.268 ; 1.268 ; Rise       ; clock           ;
;  DRAM_DQ[8]    ; clock      ; 1.238 ; 1.238 ; Rise       ; clock           ;
;  DRAM_DQ[9]    ; clock      ; 1.268 ; 1.268 ; Rise       ; clock           ;
;  DRAM_DQ[10]   ; clock      ; 1.268 ; 1.268 ; Rise       ; clock           ;
;  DRAM_DQ[11]   ; clock      ; 1.263 ; 1.263 ; Rise       ; clock           ;
;  DRAM_DQ[12]   ; clock      ; 1.263 ; 1.263 ; Rise       ; clock           ;
;  DRAM_DQ[13]   ; clock      ; 1.273 ; 1.273 ; Rise       ; clock           ;
;  DRAM_DQ[14]   ; clock      ; 1.273 ; 1.273 ; Rise       ; clock           ;
;  DRAM_DQ[15]   ; clock      ; 1.247 ; 1.247 ; Rise       ; clock           ;
; DRAM_LDQM      ; clock      ; 1.287 ; 1.287 ; Rise       ; clock           ;
; DRAM_RAS_N     ; clock      ; 1.270 ; 1.270 ; Rise       ; clock           ;
; DRAM_UDQM      ; clock      ; 1.247 ; 1.247 ; Rise       ; clock           ;
; DRAM_WE_N      ; clock      ; 1.287 ; 1.287 ; Rise       ; clock           ;
; GPIO_1[*]      ; clock      ; 3.030 ; 3.030 ; Rise       ; clock           ;
;  GPIO_1[1]     ; clock      ; 3.030 ; 3.030 ; Rise       ; clock           ;
;  GPIO_1[3]     ; clock      ; 3.273 ; 3.273 ; Rise       ; clock           ;
; LCD_DATA[*]    ; clock      ; 2.593 ; 2.593 ; Rise       ; clock           ;
;  LCD_DATA[0]   ; clock      ; 2.742 ; 2.742 ; Rise       ; clock           ;
;  LCD_DATA[1]   ; clock      ; 3.096 ; 3.096 ; Rise       ; clock           ;
;  LCD_DATA[2]   ; clock      ; 3.313 ; 3.313 ; Rise       ; clock           ;
;  LCD_DATA[3]   ; clock      ; 2.837 ; 2.837 ; Rise       ; clock           ;
;  LCD_DATA[4]   ; clock      ; 2.593 ; 2.593 ; Rise       ; clock           ;
;  LCD_DATA[5]   ; clock      ; 2.999 ; 2.999 ; Rise       ; clock           ;
;  LCD_DATA[6]   ; clock      ; 2.947 ; 2.947 ; Rise       ; clock           ;
;  LCD_DATA[7]   ; clock      ; 2.912 ; 2.912 ; Rise       ; clock           ;
; LCD_EN         ; clock      ; 3.124 ; 3.124 ; Rise       ; clock           ;
; LCD_RS         ; clock      ; 2.837 ; 2.837 ; Rise       ; clock           ;
; LCD_RW         ; clock      ; 2.871 ; 2.871 ; Rise       ; clock           ;
; LEDR[*]        ; clock      ; 2.610 ; 2.610 ; Rise       ; clock           ;
;  LEDR[0]       ; clock      ; 2.972 ; 2.972 ; Rise       ; clock           ;
;  LEDR[1]       ; clock      ; 3.181 ; 3.181 ; Rise       ; clock           ;
;  LEDR[2]       ; clock      ; 3.257 ; 3.257 ; Rise       ; clock           ;
;  LEDR[3]       ; clock      ; 3.236 ; 3.236 ; Rise       ; clock           ;
;  LEDR[4]       ; clock      ; 3.545 ; 3.545 ; Rise       ; clock           ;
;  LEDR[5]       ; clock      ; 3.290 ; 3.290 ; Rise       ; clock           ;
;  LEDR[6]       ; clock      ; 3.628 ; 3.628 ; Rise       ; clock           ;
;  LEDR[7]       ; clock      ; 3.035 ; 3.035 ; Rise       ; clock           ;
;  LEDR[8]       ; clock      ; 2.784 ; 2.784 ; Rise       ; clock           ;
;  LEDR[9]       ; clock      ; 2.976 ; 2.976 ; Rise       ; clock           ;
;  LEDR[10]      ; clock      ; 2.978 ; 2.978 ; Rise       ; clock           ;
;  LEDR[11]      ; clock      ; 2.909 ; 2.909 ; Rise       ; clock           ;
;  LEDR[12]      ; clock      ; 2.683 ; 2.683 ; Rise       ; clock           ;
;  LEDR[13]      ; clock      ; 3.398 ; 3.398 ; Rise       ; clock           ;
;  LEDR[14]      ; clock      ; 3.029 ; 3.029 ; Rise       ; clock           ;
;  LEDR[15]      ; clock      ; 2.863 ; 2.863 ; Rise       ; clock           ;
;  LEDR[16]      ; clock      ; 2.788 ; 2.788 ; Rise       ; clock           ;
;  LEDR[17]      ; clock      ; 2.610 ; 2.610 ; Rise       ; clock           ;
; UART_TXD       ; clock      ; 3.662 ; 3.662 ; Rise       ; clock           ;
; DRAM_CLK       ; clock      ; 0.154 ; 0.154 ; Fall       ; clock           ;
; GPIO_1[*]      ; clock      ; 3.043 ; 3.043 ; Fall       ; clock           ;
;  GPIO_1[1]     ; clock      ; 3.098 ; 3.098 ; Fall       ; clock           ;
;  GPIO_1[3]     ; clock      ; 3.043 ; 3.043 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1034422  ; 6624     ; 6629     ; 2        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1034422  ; 6624     ; 6629     ; 2        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1813     ; 0        ; 32       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1813     ; 0        ; 32       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 46    ; 46   ;
; Unconstrained Input Port Paths  ; 49    ; 49   ;
; Unconstrained Output Ports      ; 69    ; 69   ;
; Unconstrained Output Port Paths ; 127   ; 127  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Sat Nov 26 15:31:46 2011
Info: Command: quartus_sta lab08 -c DE2_Board_top_level
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'nios_qsys/synthesis/submodules/nios_qsys_cpu_nios.sdc'
Info: Reading SDC File: 'nios_qsys/synthesis/submodules/altera_reset_controller.sdc'
Warning: Ignored filter at altera_reset_controller.sdc(18): *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn could not be matched with a pin
Warning: Ignored set_false_path at altera_reset_controller.sdc(18): Argument <to> is an empty collection
    Info: set_false_path -to [get_pins -compatibility_mode -nocase *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn]
Info: Reading SDC File: 'lab5.sdc'
Warning: PLL cross checking found inconsistent PLL clock settings:
    Warning: Node: clockPLL_inst|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning: Node: clockPLL_inst|altpll_component|pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.813
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.813      -192.980 clock 
Info: Worst-case hold slack is 0.391
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.391         0.000 clock 
Info: Worst-case recovery slack is 1.362
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.362         0.000 clock 
Info: Worst-case removal slack is 3.408
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.408         0.000 clock 
Info: Worst-case minimum pulse width slack is 2.873
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.873         0.000 clock 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.813
    Info: -to_clock [get_clocks {clock}]
    Info: -setup
    Info: -stdout
Info: Path #1: Setup slack is -0.813 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18]
    Info: To Node      : nios_qsys:u0|pwm_avalon:pwm2|pulse_period[11]
    Info: Launch Clock : clock
    Info: Latch Clock  : clock (INVERTED)
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      0.286      0.286  R        clock network delay
    Info:      0.536      0.250     uTco  nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[18]
    Info:      0.536      0.000 FF  CELL  u0|cpu_nios|M_alu_result[18]|regout
    Info:      1.343      0.807 FF    IC  u0|addr_router_001|Equal0~1|datad
    Info:      1.493      0.150 FR  CELL  u0|addr_router_001|Equal0~1|combout
    Info:      1.755      0.262 RR    IC  u0|addr_router_001|Equal2~1|datab
    Info:      2.148      0.393 RR  CELL  u0|addr_router_001|Equal2~1|combout
    Info:      3.876      1.728 RR    IC  u0|pwm2_s1_translator_avalon_universal_slave_0_agent|m0_write|datac
    Info:      4.151      0.275 RR  CELL  u0|pwm2_s1_translator_avalon_universal_slave_0_agent|m0_write|combout
    Info:      4.439      0.288 RR    IC  u0|pwm2|process_1~0|datac
    Info:      4.714      0.275 RR  CELL  u0|pwm2|process_1~0|combout
    Info:      5.457      0.743 RR    IC  u0|pwm2|pulse_period[11]|ena
    Info:      6.117      0.660 RR  CELL  nios_qsys:u0|pwm_avalon:pwm2|pulse_period[11]
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      5.000      5.000           latch edge time
    Info:      5.268      0.268  F        clock network delay
    Info:      5.304      0.036     uTsu  nios_qsys:u0|pwm_avalon:pwm2|pulse_period[11]
    Info: 
    Info: Data Arrival Time  :     6.117
    Info: Data Required Time :     5.304
    Info: Slack              :    -0.813 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info: -to_clock [get_clocks {clock}]
    Info: -hold
    Info: -stdout
Info: Path #1: Hold slack is 0.391 
    Info: ===================================================================
    Info: From Node    : nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go
    Info: To Node      : nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go
    Info: Launch Clock : clock
    Info: Latch Clock  : clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      0.297      0.297  R        clock network delay
    Info:      0.547      0.250     uTco  nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go
    Info:      0.547      0.000 RR  CELL  u0|cpu_nios|the_nios_qsys_cpu_nios_nios2_oci|the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go|regout
    Info:      0.547      0.000 RR    IC  u0|cpu_nios|the_nios_qsys_cpu_nios_nios2_oci|the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go~0|datac
    Info:      0.870      0.323 RR  CELL  u0|cpu_nios|the_nios_qsys_cpu_nios_nios2_oci|the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go~0|combout
    Info:      0.870      0.000 RR    IC  u0|cpu_nios|the_nios_qsys_cpu_nios_nios2_oci|the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go|datain
    Info:      0.954      0.084 RR  CELL  nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           latch edge time
    Info:      0.297      0.297  R        clock network delay
    Info:      0.563      0.266      uTh  nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go
    Info: 
    Info: Data Arrival Time  :     0.954
    Info: Data Required Time :     0.563
    Info: Slack              :     0.391 
    Info: ===================================================================
    Info: 
Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.362
    Info: -to_clock [get_clocks {clock}]
    Info: -recovery
    Info: -stdout
Info: Path #1: Recovery slack is 1.362 
    Info: ===================================================================
    Info: From Node    : nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
    Info: To Node      : nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[24]
    Info: Launch Clock : clock
    Info: Latch Clock  : clock (INVERTED)
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      0.272      0.272  R        clock network delay
    Info:      0.522      0.250     uTco  nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
    Info:      0.522      0.000 RR  CELL  u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|regout
    Info:      2.186      1.664 RR    IC  u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl|inclk[0]
    Info:      2.186      0.000 RR  CELL  u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl|outclk
    Info:      3.207      1.021 RR    IC  u0|cpu_nios|Mn_rot_step2[24]|aclr
    Info:      3.963      0.756 RR  CELL  nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[24]
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      5.000      5.000           latch edge time
    Info:      5.289      0.289  F        clock network delay
    Info:      5.325      0.036     uTsu  nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[24]
    Info: 
    Info: Data Arrival Time  :     3.963
    Info: Data Required Time :     5.325
    Info: Slack              :     1.362 
    Info: ===================================================================
    Info: 
Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.408
    Info: -to_clock [get_clocks {clock}]
    Info: -removal
    Info: -stdout
Info: Path #1: Removal slack is 3.408 
    Info: ===================================================================
    Info: From Node    : nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
    Info: To Node      : nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[5]
    Info: Launch Clock : clock
    Info: Latch Clock  : clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      0.272      0.272  R        clock network delay
    Info:      0.522      0.250     uTco  nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
    Info:      0.522      0.000 RR  CELL  u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|regout
    Info:      2.186      1.664 RR    IC  u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl|inclk[0]
    Info:      2.186      0.000 RR  CELL  u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl|outclk
    Info:      3.216      1.030 RR    IC  u0|lcd_0_control_slave_translator|wait_latency_counter[5]|aclr
    Info:      3.972      0.756 RR  CELL  nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[5]
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           latch edge time
    Info:      0.298      0.298  R        clock network delay
    Info:      0.564      0.266      uTh  nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[5]
    Info: 
    Info: Data Arrival Time  :     3.972
    Info: Data Required Time :     0.564
    Info: Slack              :     3.408 
    Info: ===================================================================
    Info: 
Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.873
    Info: Targets: [get_clocks {clock}]
    Info: -nworst: 1
    Info: -detail: full_path
Info: Path #1: slack is 2.873 
    Info: ===================================================================
    Info: Node             : nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0
    Info: Clock            : clock
    Info: Type             : High Pulse Width
    Info: 
    Info: Late Clock Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      0.000      0.000           source latency
    Info:      0.000      0.000           CLOCK_50
    Info:      0.999      0.999 RR  CELL  CLOCK_50|combout
    Info:      3.012      2.013 RR    IC  clockPLL_inst|altpll_component|pll|inclk[0]
    Info:     -2.358     -5.370 RR  CELL  clockPLL_inst|altpll_component|pll|clk[0]
    Info:     -1.267      1.091 RR    IC  clockPLL_inst|altpll_component|_clk0~clkctrl|inclk[0]
    Info:     -1.267      0.000 RR  CELL  clockPLL_inst|altpll_component|_clk0~clkctrl|outclk
    Info:     -0.296      0.971 RR    IC  u0|cpu_nios|nios_qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a0|clk0
    Info:      0.365      0.661 RR  CELL  nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0
    Info: 
    Info: Early Clock Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      5.000      5.000           launch edge time
    Info:      5.000      0.000           source latency
    Info:      5.000      0.000           CLOCK_50
    Info:      5.999      0.999 FF  CELL  CLOCK_50|combout
    Info:      8.012      2.013 FF    IC  clockPLL_inst|altpll_component|pll|inclk[0]
    Info:      2.642     -5.370 FF  CELL  clockPLL_inst|altpll_component|pll|clk[0]
    Info:      3.733      1.091 FF    IC  clockPLL_inst|altpll_component|_clk0~clkctrl|inclk[0]
    Info:      3.733      0.000 FF  CELL  clockPLL_inst|altpll_component|_clk0~clkctrl|outclk
    Info:      4.704      0.971 FF    IC  u0|cpu_nios|nios_qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a0|clk0
    Info:      5.365      0.661 FF  CELL  nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0
    Info: 
    Info: Required Width   :     2.127
    Info: Actual Width     :     5.000
    Info: Slack            :     2.873
    Info: ===================================================================
    Info: 
Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778
    Info: Targets: [get_clocks {altera_reserved_tck}]
    Info: -nworst: 1
    Info: -detail: full_path
Info: Path #1: slack is 97.778 
    Info: ===================================================================
    Info: Node             : altera_reserved_tck
    Info: Clock            : altera_reserved_tck
    Info: Type             : Port Rate
    Info: Required Width   :     2.222
    Info: Actual Width     :   100.000
    Info: Slack            :    97.778
    Info: ===================================================================
    Info: 
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 378 output pins without output pin load capacitance assignment
    Info: Pin "LCD_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PS2_DAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "I2C_SDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_FSPEED" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_LSPEED" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_DAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RW" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_EN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_ON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_BLON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_XCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_BCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_ADCLRCL" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "PS2_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "I2C_SCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_RD_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_WR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "TD_RESET" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_RD_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_WR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DACK0_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DACK1_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IRDA_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_BA_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_BA_1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_LDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_UDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_RAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CKE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_UB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_LB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_DAT3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: PLL cross checking found inconsistent PLL clock settings:
    Warning: Node: clockPLL_inst|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning: Node: clockPLL_inst|altpll_component|pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Worst-case setup slack is 2.252
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.252         0.000 clock 
Info: Worst-case hold slack is 0.215
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.215         0.000 clock 
Info: Worst-case recovery slack is 2.948
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.948         0.000 clock 
Info: Worst-case removal slack is 1.932
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.932         0.000 clock 
Info: Worst-case minimum pulse width slack is 2.873
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.873         0.000 clock 
    Info:    97.778         0.000 altera_reserved_tck 
Info: The selected device family is not supported by the report_metastability command.
Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.252
    Info: -to_clock [get_clocks {clock}]
    Info: -setup
    Info: -stdout
Info: Path #1: Setup slack is 2.252 
    Info: ===================================================================
    Info: From Node    : nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19]
    Info: To Node      : nios_qsys:u0|pwm_avalon:pwm2|pulse_period[11]
    Info: Launch Clock : clock
    Info: Latch Clock  : clock (INVERTED)
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      0.053      0.053  R        clock network delay
    Info:      0.194      0.141     uTco  nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|M_alu_result[19]
    Info:      0.194      0.000 FF  CELL  u0|cpu_nios|M_alu_result[19]|regout
    Info:      0.440      0.246 FF    IC  u0|addr_router_001|Equal0~1|dataa
    Info:      0.627      0.187 FR  CELL  u0|addr_router_001|Equal0~1|combout
    Info:      0.743      0.116 RR    IC  u0|addr_router_001|Equal2~1|datab
    Info:      0.923      0.180 RR  CELL  u0|addr_router_001|Equal2~1|combout
    Info:      1.701      0.778 RR    IC  u0|pwm2_s1_translator_avalon_universal_slave_0_agent|m0_write|datac
    Info:      1.834      0.133 RR  CELL  u0|pwm2_s1_translator_avalon_universal_slave_0_agent|m0_write|combout
    Info:      1.962      0.128 RR    IC  u0|pwm2|process_1~0|datac
    Info:      2.095      0.133 RR  CELL  u0|pwm2|process_1~0|combout
    Info:      2.435      0.340 RR    IC  u0|pwm2|pulse_period[11]|ena
    Info:      2.808      0.373 RR  CELL  nios_qsys:u0|pwm_avalon:pwm2|pulse_period[11]
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      5.000      5.000           latch edge time
    Info:      5.028      0.028  F        clock network delay
    Info:      5.060      0.032     uTsu  nios_qsys:u0|pwm_avalon:pwm2|pulse_period[11]
    Info: 
    Info: Data Arrival Time  :     2.808
    Info: Data Required Time :     5.060
    Info: Slack              :     2.252 
    Info: ===================================================================
    Info: 
Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info: -to_clock [get_clocks {clock}]
    Info: -hold
    Info: -stdout
Info: Path #1: Hold slack is 0.215 
    Info: ===================================================================
    Info: From Node    : nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go
    Info: To Node      : nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go
    Info: Launch Clock : clock
    Info: Latch Clock  : clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      0.053      0.053  R        clock network delay
    Info:      0.194      0.141     uTco  nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go
    Info:      0.194      0.000 RR  CELL  u0|cpu_nios|the_nios_qsys_cpu_nios_nios2_oci|the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go|regout
    Info:      0.194      0.000 RR    IC  u0|cpu_nios|the_nios_qsys_cpu_nios_nios2_oci|the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go~0|datac
    Info:      0.378      0.184 RR  CELL  u0|cpu_nios|the_nios_qsys_cpu_nios_nios2_oci|the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go~0|combout
    Info:      0.378      0.000 RR    IC  u0|cpu_nios|the_nios_qsys_cpu_nios_nios2_oci|the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go|datain
    Info:      0.420      0.042 RR  CELL  nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           latch edge time
    Info:      0.053      0.053  R        clock network delay
    Info:      0.205      0.152      uTh  nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_nios2_oci:the_nios_qsys_cpu_nios_nios2_oci|nios_qsys_cpu_nios_nios2_oci_debug:the_nios_qsys_cpu_nios_nios2_oci_debug|monitor_go
    Info: 
    Info: Data Arrival Time  :     0.420
    Info: Data Required Time :     0.205
    Info: Slack              :     0.215 
    Info: ===================================================================
    Info: 
Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.948
    Info: -to_clock [get_clocks {clock}]
    Info: -recovery
    Info: -stdout
Info: Path #1: Recovery slack is 2.948 
    Info: ===================================================================
    Info: From Node    : nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
    Info: To Node      : nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[24]
    Info: Launch Clock : clock
    Info: Latch Clock  : clock (INVERTED)
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      0.028      0.028  R        clock network delay
    Info:      0.169      0.141     uTco  nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
    Info:      0.169      0.000 RR  CELL  u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|regout
    Info:      1.008      0.839 RR    IC  u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl|inclk[0]
    Info:      1.008      0.000 RR  CELL  u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl|outclk
    Info:      1.684      0.676 RR    IC  u0|cpu_nios|Mn_rot_step2[24]|aclr
    Info:      2.129      0.445 RR  CELL  nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[24]
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      5.000      5.000           latch edge time
    Info:      5.045      0.045  F        clock network delay
    Info:      5.077      0.032     uTsu  nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|Mn_rot_step2[24]
    Info: 
    Info: Data Arrival Time  :     2.129
    Info: Data Required Time :     5.077
    Info: Slack              :     2.948 
    Info: ===================================================================
    Info: 
Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.932
    Info: -to_clock [get_clocks {clock}]
    Info: -removal
    Info: -stdout
Info: Path #1: Removal slack is 1.932 
    Info: ===================================================================
    Info: From Node    : nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
    Info: To Node      : nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[5]
    Info: Launch Clock : clock
    Info: Latch Clock  : clock
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      0.028      0.028  R        clock network delay
    Info:      0.169      0.141     uTco  nios_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
    Info:      0.169      0.000 RR  CELL  u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|regout
    Info:      1.008      0.839 RR    IC  u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl|inclk[0]
    Info:      1.008      0.000 RR  CELL  u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl|outclk
    Info:      1.690      0.682 RR    IC  u0|lcd_0_control_slave_translator|wait_latency_counter[5]|aclr
    Info:      2.135      0.445 RR  CELL  nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[5]
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           latch edge time
    Info:      0.051      0.051  R        clock network delay
    Info:      0.203      0.152      uTh  nios_qsys:u0|altera_merlin_slave_translator:lcd_0_control_slave_translator|wait_latency_counter[5]
    Info: 
    Info: Data Arrival Time  :     2.135
    Info: Data Required Time :     0.203
    Info: Slack              :     1.932 
    Info: ===================================================================
    Info: 
Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.873
    Info: Targets: [get_clocks {clock}]
    Info: -nworst: 1
    Info: -detail: full_path
Info: Path #1: slack is 2.873 
    Info: ===================================================================
    Info: Node             : nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0
    Info: Clock            : clock
    Info: Type             : High Pulse Width
    Info: 
    Info: Late Clock Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      0.000      0.000           source latency
    Info:      0.000      0.000           CLOCK_50
    Info:      0.581      0.581 RR  CELL  CLOCK_50|combout
    Info:      1.911      1.330 RR    IC  clockPLL_inst|altpll_component|pll|inclk[0]
    Info:     -1.671     -3.582 RR  CELL  clockPLL_inst|altpll_component|pll|clk[0]
    Info:     -0.952      0.719 RR    IC  clockPLL_inst|altpll_component|_clk0~clkctrl|inclk[0]
    Info:     -0.952      0.000 RR  CELL  clockPLL_inst|altpll_component|_clk0~clkctrl|outclk
    Info:     -0.303      0.649 RR    IC  u0|cpu_nios|nios_qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a0|clk0
    Info:      0.124      0.427 RR  CELL  nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0
    Info: 
    Info: Early Clock Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      5.000      5.000           launch edge time
    Info:      5.000      0.000           source latency
    Info:      5.000      0.000           CLOCK_50
    Info:      5.581      0.581 FF  CELL  CLOCK_50|combout
    Info:      6.911      1.330 FF    IC  clockPLL_inst|altpll_component|pll|inclk[0]
    Info:      3.329     -3.582 FF  CELL  clockPLL_inst|altpll_component|pll|clk[0]
    Info:      4.048      0.719 FF    IC  clockPLL_inst|altpll_component|_clk0~clkctrl|inclk[0]
    Info:      4.048      0.000 FF  CELL  clockPLL_inst|altpll_component|_clk0~clkctrl|outclk
    Info:      4.697      0.649 FF    IC  u0|cpu_nios|nios_qsys_cpu_nios_ic_data|the_altsyncram|auto_generated|ram_block1a0|clk0
    Info:      5.124      0.427 FF  CELL  nios_qsys:u0|nios_qsys_cpu_nios:cpu_nios|nios_qsys_cpu_nios_ic_data_module:nios_qsys_cpu_nios_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ram_block1a0~porta_address_reg0
    Info: 
    Info: Required Width   :     2.127
    Info: Actual Width     :     5.000
    Info: Slack            :     2.873
    Info: ===================================================================
    Info: 
Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778
    Info: Targets: [get_clocks {altera_reserved_tck}]
    Info: -nworst: 1
    Info: -detail: full_path
Info: Path #1: slack is 97.778 
    Info: ===================================================================
    Info: Node             : altera_reserved_tck
    Info: Clock            : altera_reserved_tck
    Info: Type             : Port Rate
    Info: Required Width   :     2.222
    Info: Actual Width     :   100.000
    Info: Slack            :    97.778
    Info: ===================================================================
    Info: 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 290 megabytes
    Info: Processing ended: Sat Nov 26 15:31:52 2011
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:08


