# UART
A simple UART implementation using Verilog HDL.

There are no Baud Rate Generator utilized, instead, a pseudo-period parameter is used to indicate the execution of transfer every * clock cycles.
