<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////opt/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>AddressRouter.rpt</ascFile><devFile>/opt/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>AddressRouter.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 4- 1-2024" design="AddressRouter" device="XC9572XL" eqnType="1" pkg="PC44" speed="-10" status="1" statusStr="Successful" swVersion="P.20131013" time="  2:27AM" version="1.0"/><inputs id="i_as" userloc="P28"/><inputs id="i_addr1_SPECSIG" userloc="P37"/><inputs id="i_addr0_SPECSIG" userloc="P39"/><inputs id="i_uds" userloc="P27"/><inputs id="i_rw" userloc="P25"/><inputs id="i_rst" userloc="P44"/><inputs id="i_lds" userloc="P26"/><inputs id="i_duart_dtack" userloc="P02"/><global_inputs id="i_clk" pinnum="GCK1" use="GCK1" userloc="P05"/><pin id="FB1_MC2_PIN1" pinnum="1" signal="o_cs_duart" use="O"/><pin id="FB1_MC5_PIN2" pinnum="2" signal="i_duart_dtack" use="I"/><pin id="FB1_MC6_PIN3" pinnum="3" signal="o_duart_rw" use="O"/><pin id="FB1_MC8_PIN4" pinnum="4"/><pin id="FB1_MC9_PIN5" pinnum="5" signal="i_clk" use="GCK"/><pin id="FB1_MC11_PIN6" pinnum="6" signal="o_oe" use="O"/><pin id="FB1_MC14_PIN7" pinnum="7" signal="o_we" use="O"/><pin id="FB1_MC15_PIN8" pinnum="8" signal="o_cs_ramh" use="O"/><pin id="FB1_MC17_PIN9" pinnum="9" signal="o_cs_raml" use="O"/><pin id="FB2_MC2_PIN35" pinnum="35"/><pin id="FB2_MC5_PIN36" pinnum="36"/><pin id="FB2_MC6_PIN37" pinnum="37" signal="i_addr1_SPECSIG" use="I"/><pin id="FB2_MC8_PIN38" pinnum="38"/><pin id="FB2_MC9_PIN39" pinnum="39" signal="i_addr0_SPECSIG" use="I"/><pin id="FB2_MC11_PIN40" pinnum="40" signal="o_cs_roml" use="O"/><pin id="FB2_MC14_PIN42" pinnum="42" signal="o_duart_iack" use="O"/><pin id="FB2_MC15_PIN43" pinnum="43" signal="o_cs_romh" use="O"/><pin id="FB2_MC17_PIN44" pinnum="44" signal="i_rst" use="I"/><pin id="FB3_MC2_PIN11" pinnum="11"/><pin id="FB3_MC5_PIN12" pinnum="12" signal="o_ipl0_SPECSIG" use="O"/><pin id="FB3_MC8_PIN13" pinnum="13"/><pin id="FB3_MC9_PIN14" pinnum="14" signal="o_ipl1_SPECSIG" use="O"/><pin id="FB3_MC11_PIN18" pinnum="18" signal="o_berr" use="O"/><pin id="FB3_MC14_PIN19" pinnum="19" signal="reset_chipMtrien_s_hlt_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC15_PIN20" pinnum="20" signal="o_ipl2_SPECSIG" use="O"/><pin id="FB3_MC16_PIN24" pinnum="24" signal="o_dtack" use="O"/><pin id="FB3_MC17_PIN22" pinnum="22" signal="o_hlt" use="O"/><pin id="FB4_MC2_PIN25" pinnum="25" signal="i_rw" use="I"/><pin id="FB4_MC5_PIN26" pinnum="26" signal="i_lds" use="I"/><pin id="FB4_MC8_PIN27" pinnum="27" signal="i_uds" use="I"/><pin id="FB4_MC11_PIN28" pinnum="28" signal="i_as" use="I"/><pin id="FB4_MC14_PIN29" pinnum="29" signal="reset_chips_counter8_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC15_PIN33" pinnum="33" signal="reset_chips_counter7_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC17_PIN34" pinnum="34" signal="reset_chips_counter11_SPECSIG" use="b_SPECSIG"/><fblock id="FB1" inputUse="13" pinUse="7"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN1" sigUse="5" signal="o_cs_duart"><pterms pt1="FB1_2_1"/></macrocell><macrocell id="FB1_MC3"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN2"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN3" sigUse="1" signal="o_duart_rw"><pterms pt1="FB1_6_1"/></macrocell><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN4"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN5" sigUse="2" signal="reset_chips_counter0_SPECSIG"><pterms pt1="FB1_9_1"/></macrocell><macrocell id="FB1_MC10" sigUse="7" signal="reset_chips_counter5_SPECSIG"><pterms pt1="FB1_10_1" pt2="FB1_10_2"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN6" sigUse="0" signal="o_oe"/><macrocell id="FB1_MC12" sigUse="6" signal="reset_chips_counter4_SPECSIG"><pterms pt1="FB1_12_1" pt2="FB1_12_2"/></macrocell><macrocell id="FB1_MC13" sigUse="5" signal="reset_chips_counter3_SPECSIG"><pterms pt1="FB1_13_1" pt2="FB1_13_2"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN7" sigUse="1" signal="o_we"><pterms pt1="FB1_14_1"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN8" sigUse="4" signal="o_cs_ramh"><pterms pt1="FB1_15_1"/></macrocell><macrocell id="FB1_MC16" sigUse="4" signal="reset_chips_counter2_SPECSIG"><pterms pt1="FB1_16_1" pt2="FB1_16_2"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN9" sigUse="4" signal="o_cs_raml"><pterms pt1="FB1_17_1"/></macrocell><macrocell id="FB1_MC18" sigUse="3" signal="reset_chips_counter1_SPECSIG"><pterms pt1="FB1_18_1" pt2="FB1_18_2"/></macrocell><fbinput id="FB1_I1" signal="i_addr0_SPECSIG"/><fbinput id="FB1_I2" signal="i_addr1_SPECSIG"/><fbinput id="FB1_I3" signal="i_as"/><fbinput id="FB1_I4" signal="i_lds"/><fbinput id="FB1_I5" signal="i_uds"/><fbinput id="FB1_I6" signal="i_rw"/><fbinput id="FB1_I7" signal="reset_chips_counter0_SPECSIG"/><fbinput id="FB1_I8" signal="reset_chips_counter1_SPECSIG"/><fbinput id="FB1_I9" signal="reset_chips_counter2_SPECSIG"/><fbinput id="FB1_I10" signal="reset_chips_counter3_SPECSIG"/><fbinput id="FB1_I11" signal="reset_chips_counter4_SPECSIG"/><fbinput id="FB1_I12" signal="reset_chips_counter5_SPECSIG"/><fbinput id="FB1_I13" signal="reset_chips_rst_l_SPECSIG"/><pterm id="FB1_2_1"><signal id="i_as" negated="ON"/><signal id="i_uds"/><signal id="i_addr1_SPECSIG"/><signal id="i_addr0_SPECSIG" negated="ON"/><signal id="i_lds" negated="ON"/></pterm><pterm id="FB1_6_1"><signal id="i_rw"/></pterm><pterm id="FB1_9_1"><signal id="reset_chips_rst_l_SPECSIG" negated="ON"/><signal id="reset_chips_counter0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_10_1"><signal id="reset_chips_rst_l_SPECSIG"/><signal id="reset_chips_counter5_SPECSIG"/></pterm><pterm id="FB1_10_2"><signal id="reset_chips_rst_l_SPECSIG" negated="ON"/><signal id="reset_chips_counter0_SPECSIG"/><signal id="reset_chips_counter1_SPECSIG"/><signal id="reset_chips_counter2_SPECSIG"/><signal id="reset_chips_counter3_SPECSIG"/><signal id="reset_chips_counter4_SPECSIG"/></pterm><pterm id="FB1_12_1"><signal id="reset_chips_rst_l_SPECSIG"/><signal id="reset_chips_counter4_SPECSIG"/></pterm><pterm id="FB1_12_2"><signal id="reset_chips_rst_l_SPECSIG" negated="ON"/><signal id="reset_chips_counter0_SPECSIG"/><signal id="reset_chips_counter1_SPECSIG"/><signal id="reset_chips_counter2_SPECSIG"/><signal id="reset_chips_counter3_SPECSIG"/></pterm><pterm id="FB1_13_1"><signal id="reset_chips_rst_l_SPECSIG"/><signal id="reset_chips_counter3_SPECSIG"/></pterm><pterm id="FB1_13_2"><signal id="reset_chips_rst_l_SPECSIG" negated="ON"/><signal id="reset_chips_counter0_SPECSIG"/><signal id="reset_chips_counter1_SPECSIG"/><signal id="reset_chips_counter2_SPECSIG"/></pterm><pterm id="FB1_14_1"><signal id="i_rw"/></pterm><pterm id="FB1_15_1"><signal id="i_as" negated="ON"/><signal id="i_uds" negated="ON"/><signal id="i_addr1_SPECSIG" negated="ON"/><signal id="i_addr0_SPECSIG"/></pterm><pterm id="FB1_16_1"><signal id="reset_chips_rst_l_SPECSIG"/><signal id="reset_chips_counter2_SPECSIG"/></pterm><pterm id="FB1_16_2"><signal id="reset_chips_rst_l_SPECSIG" negated="ON"/><signal id="reset_chips_counter0_SPECSIG"/><signal id="reset_chips_counter1_SPECSIG"/></pterm><pterm id="FB1_17_1"><signal id="i_as" negated="ON"/><signal id="i_addr1_SPECSIG" negated="ON"/><signal id="i_addr0_SPECSIG"/><signal id="i_lds" negated="ON"/></pterm><pterm id="FB1_18_1"><signal id="reset_chips_rst_l_SPECSIG" negated="ON"/><signal id="reset_chips_counter0_SPECSIG"/><signal id="reset_chips_counter1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18_2"><signal id="reset_chips_rst_l_SPECSIG" negated="ON"/><signal id="reset_chips_counter0_SPECSIG" negated="ON"/><signal id="reset_chips_counter1_SPECSIG"/></pterm><equation id="o_cs_duart" negated="ON" userloc="P01"><d2><eq_pterm ptindx="FB1_2_1"/></d2></equation><equation id="o_duart_rw" userloc="P03"><d2><eq_pterm ptindx="FB1_6_1"/></d2></equation><equation id="reset_chips_counter0_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_9_1"/></d2><clk><fastsig signal="i_clk"/></clk><prld ptindx="GND"/></equation><equation id="reset_chips_counter5_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_10_1"/><eq_pterm ptindx="FB1_10_2"/></d2><clk><fastsig signal="i_clk"/></clk><prld ptindx="GND"/></equation><equation id="o_oe" userloc="P06"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="reset_chips_counter4_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_12_1"/><eq_pterm ptindx="FB1_12_2"/></d2><clk><fastsig signal="i_clk"/></clk><prld ptindx="GND"/></equation><equation id="reset_chips_counter3_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_13_1"/><eq_pterm ptindx="FB1_13_2"/></d2><clk><fastsig signal="i_clk"/></clk><prld ptindx="GND"/></equation><equation id="o_we" userloc="P07"><d2><eq_pterm ptindx="FB1_14_1"/></d2></equation><equation id="o_cs_ramh" negated="ON" userloc="P08"><d2><eq_pterm ptindx="FB1_15_1"/></d2></equation><equation id="reset_chips_counter2_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_16_1"/><eq_pterm ptindx="FB1_16_2"/></d2><clk><fastsig signal="i_clk"/></clk><prld ptindx="GND"/></equation><equation id="o_cs_raml" negated="ON" userloc="P09"><d2><eq_pterm ptindx="FB1_17_1"/></d2></equation><equation id="reset_chips_counter1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_18_1"/><eq_pterm ptindx="FB1_18_2"/></d2><clk><fastsig signal="i_clk"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="6" pinUse="6"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN35"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN36"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN37"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN38"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN39"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN40" sigUse="5" signal="o_cs_roml"><pterms pt1="FB2_11_1"/></macrocell><macrocell id="FB2_MC12"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN42" sigUse="0" signal="o_duart_iack"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN43" sigUse="5" signal="o_cs_romh"><pterms pt1="FB2_15_1"/></macrocell><macrocell id="FB2_MC16"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN44"/><macrocell id="FB2_MC18"/><fbinput id="FB2_I1" signal="i_addr0_SPECSIG"/><fbinput id="FB2_I2" signal="i_addr1_SPECSIG"/><fbinput id="FB2_I3" signal="i_as"/><fbinput id="FB2_I4" signal="i_lds"/><fbinput id="FB2_I5" signal="i_uds"/><fbinput id="FB2_I6" signal="i_rw"/><pterm id="FB2_11_1"><signal id="i_as" negated="ON"/><signal id="i_addr1_SPECSIG" negated="ON"/><signal id="i_addr0_SPECSIG" negated="ON"/><signal id="i_lds" negated="ON"/><signal id="i_rw"/></pterm><pterm id="FB2_15_1"><signal id="i_as" negated="ON"/><signal id="i_uds" negated="ON"/><signal id="i_addr1_SPECSIG" negated="ON"/><signal id="i_addr0_SPECSIG" negated="ON"/><signal id="i_rw"/></pterm><equation id="o_cs_roml" negated="ON" userloc="P40"><d2><eq_pterm ptindx="FB2_11_1"/></d2></equation><equation id="o_duart_iack" userloc="P42"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="o_cs_romh" negated="ON" userloc="P43"><d2><eq_pterm ptindx="FB2_15_1"/></d2></equation></fblock><fblock id="FB3" inputUse="13" pinUse="6"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN11"/><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN12" sigUse="0" signal="o_ipl0_SPECSIG"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN13"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN14" sigUse="0" signal="o_ipl1_SPECSIG"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN18" sigUse="6" signal="o_berr"><pterms pt1="FB3_11_1" pt2="FB3_11_2" pt3="FB3_11_3" pt4="FB3_11_4"/></macrocell><macrocell id="FB3_MC12"/><macrocell id="FB3_MC13" sigUse="3" signal="reset_chips_rst_l_SPECSIG"><pterms pt1="FB3_13_1" pt2="FB3_13_2"/></macrocell><macrocell id="FB3_MC14" pin="FB3_MC14_PIN19" sigUse="3" signal="reset_chipMtrien_s_hlt_SPECSIG"><pterms pt1="FB3_14_1" pt2="FB3_14_2"/></macrocell><macrocell id="FB3_MC15" pin="FB3_MC15_PIN20" sigUse="0" signal="o_ipl2_SPECSIG"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN24" sigUse="6" signal="o_dtack"><pterms pt1="FB3_16_1" pt2="FB3_16_2" pt3="FB3_16_3" pt4="FB3_16_4" pt5="FB3_16_5"/></macrocell><macrocell id="FB3_MC17" pin="FB3_MC17_PIN22" sigUse="1" signal="o_hlt"><pterms pt1="FB3_17_1"/></macrocell><macrocell id="FB3_MC18" sigUse="7" signal="s_dtack"><pterms pt1="FB3_18_1" pt2="FB3_18_2" pt3="FB3_18_3" pt4="FB3_18_4"/></macrocell><fbinput id="FB3_I1" signal="i_addr0_SPECSIG"/><fbinput id="FB3_I2" signal="i_addr1_SPECSIG"/><fbinput id="FB3_I3" signal="i_as"/><fbinput id="FB3_I4" signal="i_duart_dtack"/><fbinput id="FB3_I5" signal="i_lds"/><fbinput id="FB3_I6" signal="i_rst"/><fbinput id="FB3_I7" signal="i_uds"/><fbinput id="FB3_I8" signal="o_berr"/><fbinput id="FB3_I9" signal="i_rw"/><fbinput id="FB3_I10" signal="reset_chipMtrien_s_hlt_SPECSIG"/><fbinput id="FB3_I11" signal="reset_chips_counter11_SPECSIG"/><fbinput id="FB3_I12" signal="reset_chips_rst_l_SPECSIG"/><fbinput id="FB3_I13" signal="s_dtack"/><pterm id="FB3_11_1"><signal id="i_as"/></pterm><pterm id="FB3_11_2"><signal id="o_berr"/><signal id="i_addr1_SPECSIG" negated="ON"/><signal id="i_addr0_SPECSIG"/></pterm><pterm id="FB3_11_3"><signal id="o_berr"/><signal id="i_addr1_SPECSIG" negated="ON"/><signal id="i_rw"/></pterm><pterm id="FB3_11_4"><signal id="o_berr"/><signal id="i_uds"/><signal id="i_addr1_SPECSIG"/><signal id="i_addr0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_13_1"><signal id="i_rst"/><signal id="reset_chips_rst_l_SPECSIG"/></pterm><pterm id="FB3_13_2"><signal id="i_rst"/><signal id="reset_chips_counter11_SPECSIG"/></pterm><pterm id="FB3_14_1"><signal id="i_rst"/><signal id="reset_chipMtrien_s_hlt_SPECSIG"/></pterm><pterm id="FB3_14_2"><signal id="i_rst"/><signal id="reset_chips_counter11_SPECSIG"/></pterm><pterm id="FB3_16_1"><signal id="o_berr" negated="ON"/><signal id="s_dtack"/></pterm><pterm id="FB3_16_2"><signal id="s_dtack"/><signal id="i_addr1_SPECSIG" negated="ON"/></pterm><pterm id="FB3_16_3"><signal id="s_dtack"/><signal id="i_addr0_SPECSIG"/></pterm><pterm id="FB3_16_4"><signal id="s_dtack"/><signal id="i_lds"/></pterm><pterm id="FB3_16_5"><signal id="o_berr"/><signal id="i_addr1_SPECSIG"/><signal id="i_addr0_SPECSIG" negated="ON"/><signal id="i_lds" negated="ON"/><signal id="i_duart_dtack"/></pterm><pterm id="FB3_17_1"><signal id="reset_chipMtrien_s_hlt_SPECSIG" negated="ON"/></pterm><pterm id="FB3_18_1"><signal id="i_as"/></pterm><pterm id="FB3_18_2"><signal id="o_berr"/><signal id="s_dtack"/><signal id="i_uds" negated="ON"/><signal id="i_addr1_SPECSIG"/></pterm><pterm id="FB3_18_3"><signal id="o_berr"/><signal id="s_dtack"/><signal id="i_addr1_SPECSIG"/><signal id="i_addr0_SPECSIG"/></pterm><pterm id="FB3_18_4"><signal id="o_berr"/><signal id="s_dtack"/><signal id="i_addr1_SPECSIG" negated="ON"/><signal id="i_addr0_SPECSIG" negated="ON"/><signal id="i_rw" negated="ON"/></pterm><equation id="o_ipl0_SPECSIG" userloc="P12"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="o_ipl1_SPECSIG" userloc="P14"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="o_berr" regUse="D" userloc="P18"><d2><eq_pterm ptindx="FB3_11_1"/><eq_pterm ptindx="FB3_11_2"/><eq_pterm ptindx="FB3_11_3"/><eq_pterm ptindx="FB3_11_4"/></d2><clk negated="ON"><fastsig signal="i_clk"/></clk><prld ptindx="VCC"/></equation><equation id="reset_chips_rst_l_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_13_1"/><eq_pterm ptindx="FB3_13_2"/></d2><clk negated="ON"><fastsig signal="i_clk"/></clk><prld ptindx="VCC"/></equation><equation id="reset_chipMtrien_s_hlt_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB3_14_1"/><eq_pterm ptindx="FB3_14_2"/></d2><clk negated="ON"><fastsig signal="i_clk"/></clk><prld ptindx="GND"/></equation><equation id="o_ipl2_SPECSIG" userloc="P20"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="o_dtack" userloc="P24"><d2><eq_pterm ptindx="FB3_16_1"/><eq_pterm ptindx="FB3_16_2"/><eq_pterm ptindx="FB3_16_3"/><eq_pterm ptindx="FB3_16_4"/><eq_pterm ptindx="FB3_16_5"/></d2></equation><equation id="o_hlt" userloc="P22"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB3_17_1"/></oe></equation><equation id="s_dtack" regUse="D"><d2><eq_pterm ptindx="FB3_18_1"/><eq_pterm ptindx="FB3_18_2"/><eq_pterm ptindx="FB3_18_3"/><eq_pterm ptindx="FB3_18_4"/></d2><clk negated="ON"><fastsig signal="i_clk"/></clk><prld ptindx="VCC"/></equation></fblock><fblock id="FB4" inputUse="13" pinUse="4"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN25"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN26"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN27"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN28"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13" sigUse="11" signal="reset_chips_counter9_SPECSIG"><pterms pt1="FB4_13_1" pt2="FB4_13_2"/></macrocell><macrocell id="FB4_MC14" pin="FB4_MC14_PIN29" sigUse="10" signal="reset_chips_counter8_SPECSIG"><pterms pt1="FB4_14_1" pt2="FB4_14_2"/></macrocell><macrocell id="FB4_MC15" pin="FB4_MC15_PIN33" sigUse="9" signal="reset_chips_counter7_SPECSIG"><pterms pt1="FB4_15_1" pt2="FB4_15_2"/></macrocell><macrocell id="FB4_MC16" sigUse="8" signal="reset_chips_counter6_SPECSIG"><pterms pt1="FB4_16_1" pt2="FB4_16_2"/></macrocell><macrocell id="FB4_MC17" pin="FB4_MC17_PIN34" sigUse="13" signal="reset_chips_counter11_SPECSIG"><pterms pt1="FB4_17_1" pt2="FB4_17_2"/></macrocell><macrocell id="FB4_MC18" sigUse="12" signal="reset_chips_counter10_SPECSIG"><pterms pt1="FB4_18_1" pt2="FB4_18_2"/></macrocell><fbinput id="FB4_I1" signal="reset_chips_counter0_SPECSIG"/><fbinput id="FB4_I2" signal="reset_chips_counter10_SPECSIG"/><fbinput id="FB4_I3" signal="reset_chips_counter11_SPECSIG"/><fbinput id="FB4_I4" signal="reset_chips_counter1_SPECSIG"/><fbinput id="FB4_I5" signal="reset_chips_counter2_SPECSIG"/><fbinput id="FB4_I6" signal="reset_chips_counter3_SPECSIG"/><fbinput id="FB4_I7" signal="reset_chips_counter4_SPECSIG"/><fbinput id="FB4_I8" signal="reset_chips_counter5_SPECSIG"/><fbinput id="FB4_I9" signal="reset_chips_counter6_SPECSIG"/><fbinput id="FB4_I10" signal="reset_chips_counter7_SPECSIG"/><fbinput id="FB4_I11" signal="reset_chips_counter8_SPECSIG"/><fbinput id="FB4_I12" signal="reset_chips_counter9_SPECSIG"/><fbinput id="FB4_I13" signal="reset_chips_rst_l_SPECSIG"/><pterm id="FB4_13_1"><signal id="reset_chips_rst_l_SPECSIG"/><signal id="reset_chips_counter9_SPECSIG"/></pterm><pterm id="FB4_13_2"><signal id="reset_chips_rst_l_SPECSIG" negated="ON"/><signal id="reset_chips_counter0_SPECSIG"/><signal id="reset_chips_counter1_SPECSIG"/><signal id="reset_chips_counter2_SPECSIG"/><signal id="reset_chips_counter3_SPECSIG"/><signal id="reset_chips_counter4_SPECSIG"/><signal id="reset_chips_counter5_SPECSIG"/><signal id="reset_chips_counter6_SPECSIG"/><signal id="reset_chips_counter7_SPECSIG"/><signal id="reset_chips_counter8_SPECSIG"/></pterm><pterm id="FB4_14_1"><signal id="reset_chips_rst_l_SPECSIG"/><signal id="reset_chips_counter8_SPECSIG"/></pterm><pterm id="FB4_14_2"><signal id="reset_chips_rst_l_SPECSIG" negated="ON"/><signal id="reset_chips_counter0_SPECSIG"/><signal id="reset_chips_counter1_SPECSIG"/><signal id="reset_chips_counter2_SPECSIG"/><signal id="reset_chips_counter3_SPECSIG"/><signal id="reset_chips_counter4_SPECSIG"/><signal id="reset_chips_counter5_SPECSIG"/><signal id="reset_chips_counter6_SPECSIG"/><signal id="reset_chips_counter7_SPECSIG"/></pterm><pterm id="FB4_15_1"><signal id="reset_chips_rst_l_SPECSIG"/><signal id="reset_chips_counter7_SPECSIG"/></pterm><pterm id="FB4_15_2"><signal id="reset_chips_rst_l_SPECSIG" negated="ON"/><signal id="reset_chips_counter0_SPECSIG"/><signal id="reset_chips_counter1_SPECSIG"/><signal id="reset_chips_counter2_SPECSIG"/><signal id="reset_chips_counter3_SPECSIG"/><signal id="reset_chips_counter4_SPECSIG"/><signal id="reset_chips_counter5_SPECSIG"/><signal id="reset_chips_counter6_SPECSIG"/></pterm><pterm id="FB4_16_1"><signal id="reset_chips_rst_l_SPECSIG"/><signal id="reset_chips_counter6_SPECSIG"/></pterm><pterm id="FB4_16_2"><signal id="reset_chips_rst_l_SPECSIG" negated="ON"/><signal id="reset_chips_counter0_SPECSIG"/><signal id="reset_chips_counter1_SPECSIG"/><signal id="reset_chips_counter2_SPECSIG"/><signal id="reset_chips_counter3_SPECSIG"/><signal id="reset_chips_counter4_SPECSIG"/><signal id="reset_chips_counter5_SPECSIG"/></pterm><pterm id="FB4_17_1"><signal id="reset_chips_rst_l_SPECSIG"/><signal id="reset_chips_counter11_SPECSIG"/></pterm><pterm id="FB4_17_2"><signal id="reset_chips_rst_l_SPECSIG" negated="ON"/><signal id="reset_chips_counter0_SPECSIG"/><signal id="reset_chips_counter10_SPECSIG"/><signal id="reset_chips_counter1_SPECSIG"/><signal id="reset_chips_counter2_SPECSIG"/><signal id="reset_chips_counter3_SPECSIG"/><signal id="reset_chips_counter4_SPECSIG"/><signal id="reset_chips_counter5_SPECSIG"/><signal id="reset_chips_counter6_SPECSIG"/><signal id="reset_chips_counter7_SPECSIG"/><signal id="reset_chips_counter8_SPECSIG"/><signal id="reset_chips_counter9_SPECSIG"/></pterm><pterm id="FB4_18_1"><signal id="reset_chips_rst_l_SPECSIG"/><signal id="reset_chips_counter10_SPECSIG"/></pterm><pterm id="FB4_18_2"><signal id="reset_chips_rst_l_SPECSIG" negated="ON"/><signal id="reset_chips_counter0_SPECSIG"/><signal id="reset_chips_counter1_SPECSIG"/><signal id="reset_chips_counter2_SPECSIG"/><signal id="reset_chips_counter3_SPECSIG"/><signal id="reset_chips_counter4_SPECSIG"/><signal id="reset_chips_counter5_SPECSIG"/><signal id="reset_chips_counter6_SPECSIG"/><signal id="reset_chips_counter7_SPECSIG"/><signal id="reset_chips_counter8_SPECSIG"/><signal id="reset_chips_counter9_SPECSIG"/></pterm><equation id="reset_chips_counter9_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_13_1"/><eq_pterm ptindx="FB4_13_2"/></d2><clk><fastsig signal="i_clk"/></clk><prld ptindx="GND"/></equation><equation id="reset_chips_counter8_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_14_1"/><eq_pterm ptindx="FB4_14_2"/></d2><clk><fastsig signal="i_clk"/></clk><prld ptindx="GND"/></equation><equation id="reset_chips_counter7_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_15_1"/><eq_pterm ptindx="FB4_15_2"/></d2><clk><fastsig signal="i_clk"/></clk><prld ptindx="GND"/></equation><equation id="reset_chips_counter6_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_16_1"/><eq_pterm ptindx="FB4_16_2"/></d2><clk><fastsig signal="i_clk"/></clk><prld ptindx="GND"/></equation><equation id="reset_chips_counter11_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_17_1"/><eq_pterm ptindx="FB4_17_2"/></d2><clk><fastsig signal="i_clk"/></clk><prld ptindx="GND"/></equation><equation id="reset_chips_counter10_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB4_18_1"/><eq_pterm ptindx="FB4_18_2"/></d2><clk><fastsig signal="i_clk"/></clk><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'AddressRouter.ise'.</warning><warning>Cpld:1007 - Removing unused input(s) 'i_addr&lt;2&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'i_addr&lt;3&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'i_addr&lt;4&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'i_addr&lt;5&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'i_addr&lt;6&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'i_addr&lt;7&gt;'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'i_duart_irq'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'i_fc&lt;0&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'i_fc&lt;1&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'i_fc&lt;2&gt;'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9572xl-10-PC44" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="i_addr1_SPECSIG" value="i_addr&lt;1&gt;"/><specSig signal="i_addr0_SPECSIG" value="i_addr&lt;0&gt;"/><specSig signal="o_ipl0_SPECSIG" value="o_ipl&lt;0&gt;"/><specSig signal="o_ipl1_SPECSIG" value="o_ipl&lt;1&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="reset_chipMtrien_s_hlt_SPECSIG" value="reset_chip/Mtrien_s_hlt"/><specSig signal="o_ipl2_SPECSIG" value="o_ipl&lt;2&gt;"/><specSig signal="reset_chips_counter8_SPECSIG" value="reset_chip/s_counter&lt;8&gt;"/><specSig signal="reset_chips_counter7_SPECSIG" value="reset_chip/s_counter&lt;7&gt;"/><specSig signal="reset_chips_counter11_SPECSIG" value="reset_chip/s_counter&lt;11&gt;"/><specSig signal="reset_chips_counter0_SPECSIG" value="reset_chip/s_counter&lt;0&gt;"/><specSig signal="reset_chips_counter5_SPECSIG" value="reset_chip/s_counter&lt;5&gt;"/><specSig signal="reset_chips_counter4_SPECSIG" value="reset_chip/s_counter&lt;4&gt;"/><specSig signal="reset_chips_counter3_SPECSIG" value="reset_chip/s_counter&lt;3&gt;"/><specSig signal="reset_chips_counter2_SPECSIG" value="reset_chip/s_counter&lt;2&gt;"/><specSig signal="reset_chips_counter1_SPECSIG" value="reset_chip/s_counter&lt;1&gt;"/><specSig signal="reset_chips_rst_l_SPECSIG" value="reset_chip/s_rst_l"/><specSig signal="reset_chips_counter9_SPECSIG" value="reset_chip/s_counter&lt;9&gt;"/><specSig signal="reset_chips_counter6_SPECSIG" value="reset_chip/s_counter&lt;6&gt;"/><specSig signal="reset_chips_counter10_SPECSIG" value="reset_chip/s_counter&lt;10&gt;"/></document>
