Command: vcs -sverilog -debug_all +error+20 timescale.v ./cnt10.v ./cnt10_tb.v -l \
com.log
                         Chronologic VCS (TM)
          Version O-2018.09-SP1 -- Tue Mar 15 08:58:10 2022
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file 'timescale.v'
Parsing design file './cnt10.v'
Parsing design file './cnt10_tb.v'
Top Level Modules:
       cnt10_tb
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module cnt10_tb
make[1]: Entering directory `/home/EDA/eda14/04-lab4_logic_simulation2/vcs_lab/lab04/sim/vtb/cnt10/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -m32 -m32 -rdynamic  -Wl,-rpath=/home/eda_tools/Synopsys/vcs/O-2018.09-SP1/linux/lib \
-L/home/eda_tools/Synopsys/vcs/O-2018.09-SP1/linux/lib   objs/amcQw_d.o   _255763_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /home/eda_tools/Synopsys/vcs/O-2018.09-SP1/linux/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli -Wl,-no-whole-archive          /home/eda_tools/Synopsys/vcs/O-2018.09-SP1/linux/lib/vcs_save_restore_new.o \
/home/eda_tools/Synopsys/vcs/O-2018.09-SP1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm \
-lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/EDA/eda14/04-lab4_logic_simulation2/vcs_lab/lab04/sim/vtb/cnt10/csrc' \

CPU time: .286 seconds to compile + .351 seconds to elab + .301 seconds to link
