static struct regmap *max77693_get_regmap(struct max77693_dev *max77693,\r\nenum max77693_irq_source src)\r\n{\r\nswitch (src) {\r\ncase LED_INT ... CHG_INT:\r\nreturn max77693->regmap;\r\ncase MUIC_INT1 ... MUIC_INT3:\r\nreturn max77693->regmap_muic;\r\ndefault:\r\nreturn ERR_PTR(-EINVAL);\r\n}\r\n}\r\nstatic void max77693_irq_lock(struct irq_data *data)\r\n{\r\nstruct max77693_dev *max77693 = irq_get_chip_data(data->irq);\r\nmutex_lock(&max77693->irqlock);\r\n}\r\nstatic void max77693_irq_sync_unlock(struct irq_data *data)\r\n{\r\nstruct max77693_dev *max77693 = irq_get_chip_data(data->irq);\r\nint i;\r\nfor (i = 0; i < MAX77693_IRQ_GROUP_NR; i++) {\r\nu8 mask_reg = max77693_mask_reg[i];\r\nstruct regmap *map = max77693_get_regmap(max77693, i);\r\nif (mask_reg == MAX77693_REG_INVALID ||\r\nIS_ERR_OR_NULL(map))\r\ncontinue;\r\nmax77693->irq_masks_cache[i] = max77693->irq_masks_cur[i];\r\nmax77693_write_reg(map, max77693_mask_reg[i],\r\nmax77693->irq_masks_cur[i]);\r\n}\r\nmutex_unlock(&max77693->irqlock);\r\n}\r\nstatic const inline struct max77693_irq_data *\r\nirq_to_max77693_irq(struct max77693_dev *max77693, int irq)\r\n{\r\nreturn &max77693_irqs[irq];\r\n}\r\nstatic void max77693_irq_mask(struct irq_data *data)\r\n{\r\nstruct max77693_dev *max77693 = irq_get_chip_data(data->irq);\r\nconst struct max77693_irq_data *irq_data =\r\nirq_to_max77693_irq(max77693, data->irq);\r\nif (irq_data->group >= MAX77693_IRQ_GROUP_NR)\r\nreturn;\r\nif (irq_data->group >= MUIC_INT1 && irq_data->group <= MUIC_INT3)\r\nmax77693->irq_masks_cur[irq_data->group] &= ~irq_data->mask;\r\nelse\r\nmax77693->irq_masks_cur[irq_data->group] |= irq_data->mask;\r\n}\r\nstatic void max77693_irq_unmask(struct irq_data *data)\r\n{\r\nstruct max77693_dev *max77693 = irq_get_chip_data(data->irq);\r\nconst struct max77693_irq_data *irq_data =\r\nirq_to_max77693_irq(max77693, data->irq);\r\nif (irq_data->group >= MAX77693_IRQ_GROUP_NR)\r\nreturn;\r\nif (irq_data->group >= MUIC_INT1 && irq_data->group <= MUIC_INT3)\r\nmax77693->irq_masks_cur[irq_data->group] |= irq_data->mask;\r\nelse\r\nmax77693->irq_masks_cur[irq_data->group] &= ~irq_data->mask;\r\n}\r\nstatic irqreturn_t max77693_irq_thread(int irq, void *data)\r\n{\r\nstruct max77693_dev *max77693 = data;\r\nu8 irq_reg[MAX77693_IRQ_GROUP_NR] = {};\r\nu8 irq_src;\r\nint ret;\r\nint i, cur_irq;\r\nret = max77693_read_reg(max77693->regmap, MAX77693_PMIC_REG_INTSRC,\r\n&irq_src);\r\nif (ret < 0) {\r\ndev_err(max77693->dev, "Failed to read interrupt source: %d\n",\r\nret);\r\nreturn IRQ_NONE;\r\n}\r\nif (irq_src & MAX77693_IRQSRC_CHG)\r\nret = max77693_read_reg(max77693->regmap, MAX77693_CHG_REG_CHG_INT,\r\n&irq_reg[CHG_INT]);\r\nif (irq_src & MAX77693_IRQSRC_TOP)\r\nret = max77693_read_reg(max77693->regmap,\r\nMAX77693_PMIC_REG_TOPSYS_INT, &irq_reg[TOPSYS_INT]);\r\nif (irq_src & MAX77693_IRQSRC_FLASH)\r\nret = max77693_read_reg(max77693->regmap,\r\nMAX77693_LED_REG_FLASH_INT, &irq_reg[LED_INT]);\r\nif (irq_src & MAX77693_IRQSRC_MUIC)\r\nmax77693_bulk_read(max77693->regmap_muic, MAX77693_MUIC_REG_INT1,\r\nMAX77693_NUM_IRQ_MUIC_REGS, &irq_reg[MUIC_INT1]);\r\nfor (i = 0; i < MAX77693_IRQ_GROUP_NR; i++) {\r\nif (i >= MUIC_INT1 && i <= MUIC_INT3)\r\nirq_reg[i] &= max77693->irq_masks_cur[i];\r\nelse\r\nirq_reg[i] &= ~max77693->irq_masks_cur[i];\r\n}\r\nfor (i = 0; i < MAX77693_IRQ_NR; i++) {\r\nif (irq_reg[max77693_irqs[i].group] & max77693_irqs[i].mask) {\r\ncur_irq = irq_find_mapping(max77693->irq_domain, i);\r\nif (cur_irq)\r\nhandle_nested_irq(cur_irq);\r\n}\r\n}\r\nreturn IRQ_HANDLED;\r\n}\r\nint max77693_irq_resume(struct max77693_dev *max77693)\r\n{\r\nif (max77693->irq)\r\nmax77693_irq_thread(0, max77693);\r\nreturn 0;\r\n}\r\nstatic int max77693_irq_domain_map(struct irq_domain *d, unsigned int irq,\r\nirq_hw_number_t hw)\r\n{\r\nstruct max77693_dev *max77693 = d->host_data;\r\nirq_set_chip_data(irq, max77693);\r\nirq_set_chip_and_handler(irq, &max77693_irq_chip, handle_edge_irq);\r\nirq_set_nested_thread(irq, 1);\r\n#ifdef CONFIG_ARM\r\nset_irq_flags(irq, IRQF_VALID);\r\n#else\r\nirq_set_noprobe(irq);\r\n#endif\r\nreturn 0;\r\n}\r\nint max77693_irq_init(struct max77693_dev *max77693)\r\n{\r\nstruct irq_domain *domain;\r\nint i;\r\nint ret = 0;\r\nu8 intsrc_mask;\r\nmutex_init(&max77693->irqlock);\r\nfor (i = 0; i < MAX77693_IRQ_GROUP_NR; i++) {\r\nstruct regmap *map;\r\nif (i >= MUIC_INT1 && i <= MUIC_INT3) {\r\nmax77693->irq_masks_cur[i] = 0x00;\r\nmax77693->irq_masks_cache[i] = 0x00;\r\n} else {\r\nmax77693->irq_masks_cur[i] = 0xff;\r\nmax77693->irq_masks_cache[i] = 0xff;\r\n}\r\nmap = max77693_get_regmap(max77693, i);\r\nif (IS_ERR_OR_NULL(map))\r\ncontinue;\r\nif (max77693_mask_reg[i] == MAX77693_REG_INVALID)\r\ncontinue;\r\nif (i >= MUIC_INT1 && i <= MUIC_INT3)\r\nmax77693_write_reg(map, max77693_mask_reg[i], 0x00);\r\nelse\r\nmax77693_write_reg(map, max77693_mask_reg[i], 0xff);\r\n}\r\ndomain = irq_domain_add_linear(NULL, MAX77693_IRQ_NR,\r\n&max77693_irq_domain_ops, max77693);\r\nif (!domain) {\r\ndev_err(max77693->dev, "could not create irq domain\n");\r\nret = -ENODEV;\r\ngoto err_irq;\r\n}\r\nmax77693->irq_domain = domain;\r\nret = max77693_read_reg(max77693->regmap,\r\nMAX77693_PMIC_REG_INTSRC_MASK, &intsrc_mask);\r\nif (ret < 0) {\r\ndev_err(max77693->dev, "fail to read PMIC register\n");\r\ngoto err_irq;\r\n}\r\nintsrc_mask &= ~(MAX77693_IRQSRC_CHG);\r\nintsrc_mask &= ~(MAX77693_IRQSRC_FLASH);\r\nintsrc_mask &= ~(MAX77693_IRQSRC_MUIC);\r\nret = max77693_write_reg(max77693->regmap,\r\nMAX77693_PMIC_REG_INTSRC_MASK, intsrc_mask);\r\nif (ret < 0) {\r\ndev_err(max77693->dev, "fail to write PMIC register\n");\r\ngoto err_irq;\r\n}\r\nret = request_threaded_irq(max77693->irq, NULL, max77693_irq_thread,\r\nIRQF_TRIGGER_FALLING | IRQF_ONESHOT,\r\n"max77693-irq", max77693);\r\nif (ret)\r\ndev_err(max77693->dev, "Failed to request IRQ %d: %d\n",\r\nmax77693->irq, ret);\r\nerr_irq:\r\nreturn ret;\r\n}\r\nvoid max77693_irq_exit(struct max77693_dev *max77693)\r\n{\r\nif (max77693->irq)\r\nfree_irq(max77693->irq, max77693);\r\n}
