#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jan 30 11:03:55 2024
# Process ID: 34856
# Current directory: C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1
# Command line: vivado.exe -log processing_system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source processing_system_wrapper.tcl -notrace
# Log file: C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/processing_system_wrapper.vdi
# Journal file: C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1\vivado.jou
# Running On: Lenovo, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16890 MB
#-----------------------------------------------------------
source processing_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aidan/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/{C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.cache/ip} 
Command: link_design -top processing_system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_proc_sys_reset_0_0/processing_system_proc_sys_reset_0_0.dcp' for cell 'processing_system_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0.dcp' for cell 'processing_system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_top_0_0/processing_system_top_0_0.dcp' for cell 'processing_system_i/top_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 914.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_proc_sys_reset_0_0/processing_system_proc_sys_reset_0_0_board.xdc] for cell 'processing_system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_proc_sys_reset_0_0/processing_system_proc_sys_reset_0_0_board.xdc] for cell 'processing_system_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_proc_sys_reset_0_0/processing_system_proc_sys_reset_0_0.xdc] for cell 'processing_system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_proc_sys_reset_0_0/processing_system_proc_sys_reset_0_0.xdc] for cell 'processing_system_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0.xdc] for cell 'processing_system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.gen/sources_1/bd/processing_system/ip/processing_system_processing_system7_0_0/processing_system_processing_system7_0_0.xdc] for cell 'processing_system_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc]
Finished Parsing XDC File [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/adc.xdc]
Parsing XDC File [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.srcs/constrs_1/new/led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1053.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1053.383 ; gain = 544.633
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.716 . Memory (MB): peak = 1077.492 ; gain = 24.109

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2165fe82a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1549.832 ; gain = 472.340

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2165fe82a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1914.305 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2165fe82a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1914.305 ; gain = 0.000
Phase 1 Initialization | Checksum: 2165fe82a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1914.305 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2165fe82a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1914.305 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2165fe82a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1914.305 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 2165fe82a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1914.305 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: fbbd6b45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1914.305 ; gain = 0.000
Retarget | Checksum: fbbd6b45
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 35 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: fbbd6b45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1914.305 ; gain = 0.000
Constant propagation | Checksum: fbbd6b45
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 17fc93afc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1914.305 ; gain = 0.000
Sweep | Checksum: 17fc93afc
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 92 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 17fc93afc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1914.305 ; gain = 0.000
BUFG optimization | Checksum: 17fc93afc
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 17fc93afc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1914.305 ; gain = 0.000
Shift Register Optimization | Checksum: 17fc93afc
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 17fc93afc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1914.305 ; gain = 0.000
Post Processing Netlist | Checksum: 17fc93afc
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1696935f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1914.305 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1914.305 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1696935f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1914.305 ; gain = 0.000
Phase 9 Finalization | Checksum: 1696935f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1914.305 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              35  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              92  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1696935f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1914.305 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.305 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1696935f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1914.305 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1696935f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1914.305 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1914.305 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1696935f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1914.305 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1914.305 ; gain = 860.922
INFO: [runtcl-4] Executing : report_drc -file processing_system_wrapper_drc_opted.rpt -pb processing_system_wrapper_drc_opted.pb -rpx processing_system_wrapper_drc_opted.rpx
Command: report_drc -file processing_system_wrapper_drc_opted.rpt -pb processing_system_wrapper_drc_opted.pb -rpx processing_system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/processing_system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1914.305 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1914.305 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.305 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1914.305 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1914.305 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1914.305 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1914.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/processing_system_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.305 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 129467054

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1914.305 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.305 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b05098df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 1914.305 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 176f5ac8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 1914.305 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 176f5ac8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.408 . Memory (MB): peak = 1914.305 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 176f5ac8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.410 . Memory (MB): peak = 1914.305 ; gain = 0.000

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.305 ; gain = 0.000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.418 . Memory (MB): peak = 1914.305 ; gain = 0.000
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: b05098df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.421 . Memory (MB): peak = 1914.305 ; gain = 0.000
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file processing_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1914.305 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file processing_system_wrapper_utilization_placed.rpt -pb processing_system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file processing_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1914.305 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1914.305 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1914.305 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.305 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1914.305 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1914.305 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1914.305 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1914.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/processing_system_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1914.305 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1916.387 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1916.387 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1916.387 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1916.387 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1916.387 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1916.387 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1916.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/processing_system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 66b11a1f ConstDB: 0 ShapeSum: 499f7ec0 RouteDB: 0
Post Restoration Checksum: NetGraph: c80ae275 | NumContArr: fb1e3b46 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3487b12f5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1978.926 ; gain = 53.484

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3487b12f5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1978.926 ; gain = 53.484

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3487b12f5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1978.926 ; gain = 53.484
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 23bb59f11

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.820 ; gain = 80.379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.945  | TNS=0.000  | WHS=N/A    | THS=N/A    |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 147
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 147
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2c2a3cba9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.781 ; gain = 88.340

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2c2a3cba9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.781 ; gain = 88.340

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 29363a74e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.781 ; gain = 88.340
Phase 3 Initial Routing | Checksum: 29363a74e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.781 ; gain = 88.340

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.945  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2114db3f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.781 ; gain = 88.340
Phase 4 Rip-up And Reroute | Checksum: 2114db3f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.781 ; gain = 88.340

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2114db3f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.781 ; gain = 88.340

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2114db3f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.781 ; gain = 88.340
Phase 5 Delay and Skew Optimization | Checksum: 2114db3f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.781 ; gain = 88.340

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e0b9ae90

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.781 ; gain = 88.340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.710  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Hold Fix Iter | Checksum: 1e0b9ae90

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.781 ; gain = 88.340
Phase 6 Post Hold Fix | Checksum: 1e0b9ae90

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.781 ; gain = 88.340

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0557432 %
  Global Horizontal Routing Utilization  = 0.000689338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e0b9ae90

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.781 ; gain = 88.340

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e0b9ae90

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2014.840 ; gain = 89.398

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e0b9ae90

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2014.840 ; gain = 89.398

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.710  | TNS=0.000  | WHS=N/A    | THS=N/A    |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e0b9ae90

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2014.840 ; gain = 89.398
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 148558048

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2014.840 ; gain = 89.398
Ending Routing Task | Checksum: 148558048

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2014.840 ; gain = 89.398

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2014.840 ; gain = 98.453
INFO: [runtcl-4] Executing : report_drc -file processing_system_wrapper_drc_routed.rpt -pb processing_system_wrapper_drc_routed.pb -rpx processing_system_wrapper_drc_routed.rpx
Command: report_drc -file processing_system_wrapper_drc_routed.rpt -pb processing_system_wrapper_drc_routed.pb -rpx processing_system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/processing_system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file processing_system_wrapper_methodology_drc_routed.rpt -pb processing_system_wrapper_methodology_drc_routed.pb -rpx processing_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file processing_system_wrapper_methodology_drc_routed.rpt -pb processing_system_wrapper_methodology_drc_routed.pb -rpx processing_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/processing_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file processing_system_wrapper_power_routed.rpt -pb processing_system_wrapper_power_summary_routed.pb -rpx processing_system_wrapper_power_routed.rpx
Command: report_power -file processing_system_wrapper_power_routed.rpt -pb processing_system_wrapper_power_summary_routed.pb -rpx processing_system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file processing_system_wrapper_route_status.rpt -pb processing_system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file processing_system_wrapper_timing_summary_routed.rpt -pb processing_system_wrapper_timing_summary_routed.pb -rpx processing_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file processing_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file processing_system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file processing_system_wrapper_bus_skew_routed.rpt -pb processing_system_wrapper_bus_skew_routed.pb -rpx processing_system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2017.703 ; gain = 0.020
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2017.703 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2017.703 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2017.703 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2017.703 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2017.703 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 2017.703 ; gain = 0.020
INFO: [Common 17-1381] The checkpoint 'C:/Users/aidan/Portfolio/FPGA Designs/adc_test_2/adc_test_2.runs/impl_1/processing_system_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force processing_system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./processing_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2409.797 ; gain = 392.094
INFO: [Common 17-206] Exiting Vivado at Tue Jan 30 11:04:45 2024...
