#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb812d06190 .scope module, "test" "test" 2 3;
 .timescale -9 -9;
P_0x7fb812d06300 .param/real "CLK_CYCLE" 0 2 6, Cr<m5000000000000000gfc5>; value=10.0000
P_0x7fb812d06340 .param/l "CLK_FREQ" 0 2 5, +C4<00000000000000000000000001100100>;
v0x7fb812d06480_0 .var "clk", 0 0;
    .scope S_0x7fb812d06190;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb812d06480_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fb812d06190;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x7fb812d06480_0;
    %inv;
    %store/vec4 v0x7fb812d06480_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb812d06190;
T_2 ;
    %vpi_call 2 14 "$dumpfile", "clock_100MHz.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fb812d06190;
T_3 ;
    %delay 10, 0;
    %vpi_func 2 20 "$time" 64 {0 0 0};
    %cmpi/u 1000, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.0, 5;
    %vpi_call 2 21 "$finish" {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "test.sv";
