// Seed: 2764434099
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  id_3(
      .id_0(1'b0), .id_1(1), .id_2(id_2), .id_3(1), .id_4(id_1), .id_5(id_2)
  );
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri0 id_4
);
  tri0 id_6;
  wire id_7;
  module_0(
      id_7, id_6
  );
  assign id_6 = 1 * id_3 & 1;
  wire id_8;
endmodule
