// Seed: 3061798106
module module_0 (
    input  tri0 id_0,
    output tri0 id_1
);
  logic [-1 : 1] id_3 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wand id_5,
    input tri0 id_6,
    output supply0 id_7,
    input wor id_8,
    input wire id_9,
    output tri1 id_10,
    input tri id_11,
    output supply1 id_12,
    output wire id_13,
    input uwire id_14,
    input wire id_15,
    output tri0 id_16,
    output wand id_17
);
  wire id_19 = id_6;
  wand id_20 = -1, id_21 = id_8;
  assign #id_22 id_7 = 1;
  module_0 modCall_1 (
      id_9,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
