{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543741247225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543741247225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 07:00:47 2018 " "Processing started: Sun Dec 02 07:00:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543741247225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543741247225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLAVE -c SLAVE " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLAVE -c SLAVE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543741247225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543741247824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "det_frame/det_frame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file det_frame/det_frame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DET_FRAME-behavioral " "Found design unit 1: DET_FRAME-behavioral" {  } { { "DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543741248307 ""} { "Info" "ISGN_ENTITY_NAME" "1 DET_FRAME " "Found entity 1: DET_FRAME" {  } { { "DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543741248307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543741248307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "det_frame/det_borda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file det_frame/det_borda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DET_BORDA-behavioral " "Found design unit 1: DET_BORDA-behavioral" {  } { { "DET_FRAME/DET_BORDA.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/DET_FRAME/DET_BORDA.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543741248314 ""} { "Info" "ISGN_ENTITY_NAME" "1 DET_BORDA " "Found entity 1: DET_BORDA" {  } { { "DET_FRAME/DET_BORDA.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/DET_FRAME/DET_BORDA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543741248314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543741248314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2p/s2p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s2p/s2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S2P-behavioral " "Found design unit 1: S2P-behavioral" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543741248326 ""} { "Info" "ISGN_ENTITY_NAME" "1 S2P " "Found entity 1: S2P" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543741248326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543741248326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stm_slave/stm_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stm_slave/stm_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STM_SLAVE-behavioral " "Found design unit 1: STM_SLAVE-behavioral" {  } { { "STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543741248335 ""} { "Info" "ISGN_ENTITY_NAME" "1 STM_SLAVE " "Found entity 1: STM_SLAVE" {  } { { "STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543741248335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543741248335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLAVE-behavioral " "Found design unit 1: SLAVE-behavioral" {  } { { "SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/SLAVE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543741248339 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLAVE " "Found entity 1: SLAVE" {  } { { "SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/SLAVE.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543741248339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543741248339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_SLAVE-behavioral " "Found design unit 1: TB_SLAVE-behavioral" {  } { { "TB_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/TB_SLAVE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543741248379 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_SLAVE " "Found entity 1: TB_SLAVE" {  } { { "TB_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/TB_SLAVE.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543741248379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543741248379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SLAVE " "Elaborating entity \"SLAVE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543741248485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DET_FRAME DET_FRAME:U_DET_FRAME " "Elaborating entity \"DET_FRAME\" for hierarchy \"DET_FRAME:U_DET_FRAME\"" {  } { { "SLAVE.vhd" "U_DET_FRAME" { Text "D:/VHDL/T8/I2C/SLAVE/SLAVE.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543741248747 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w0_SUBIDA DET_FRAME.vhd(32) " "Verilog HDL or VHDL warning at DET_FRAME.vhd(32): object \"w0_SUBIDA\" assigned a value but never read" {  } { { "DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543741248888 "|SLAVE|DET_FRAME:U_DET_FRAME"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w1_DESCIDA DET_FRAME.vhd(35) " "Verilog HDL or VHDL warning at DET_FRAME.vhd(35): object \"w1_DESCIDA\" assigned a value but never read" {  } { { "DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543741248888 "|SLAVE|DET_FRAME:U_DET_FRAME"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_SDA DET_FRAME.vhd(64) " "VHDL Process Statement warning at DET_FRAME.vhd(64): signal \"i_SDA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543741248889 "|SLAVE|DET_FRAME:U_DET_FRAME"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_SCL DET_FRAME.vhd(68) " "VHDL Process Statement warning at DET_FRAME.vhd(68): signal \"i_SCL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543741248889 "|SLAVE|DET_FRAME:U_DET_FRAME"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE DET_FRAME.vhd(58) " "VHDL Process Statement warning at DET_FRAME.vhd(58): inferring latch(es) for signal or variable \"o_ENABLE\", which holds its previous value in one or more paths through the process" {  } { { "DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543741248889 "|SLAVE|DET_FRAME:U_DET_FRAME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE DET_FRAME.vhd(58) " "Inferred latch for \"o_ENABLE\" at DET_FRAME.vhd(58)" {  } { { "DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543741248889 "|SLAVE|DET_FRAME:U_DET_FRAME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DET_BORDA DET_FRAME:U_DET_FRAME\|DET_BORDA:SCL_I2C " "Elaborating entity \"DET_BORDA\" for hierarchy \"DET_FRAME:U_DET_FRAME\|DET_BORDA:SCL_I2C\"" {  } { { "DET_FRAME/DET_FRAME.vhd" "SCL_I2C" { Text "D:/VHDL/T8/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543741248890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2P S2P:U_S2P " "Elaborating entity \"S2P\" for hierarchy \"S2P:U_S2P\"" {  } { { "SLAVE.vhd" "U_S2P" { Text "D:/VHDL/T8/I2C/SLAVE/SLAVE.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543741249217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STM_SLAVE STM_SLAVE:U_STM_SLAVE " "Elaborating entity \"STM_SLAVE\" for hierarchy \"STM_SLAVE:U_STM_SLAVE\"" {  } { { "SLAVE.vhd" "U_STM_SLAVE" { Text "D:/VHDL/T8/I2C/SLAVE/SLAVE.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543741249447 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_DATA STM_SLAVE.vhd(102) " "VHDL Process Statement warning at STM_SLAVE.vhd(102): signal \"i_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543741249705 "|SLAVE|STM_SLAVE:U_STM_SLAVE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_DATA STM_SLAVE.vhd(86) " "VHDL Process Statement warning at STM_SLAVE.vhd(86): inferring latch(es) for signal or variable \"o_DATA\", which holds its previous value in one or more paths through the process" {  } { { "STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543741249705 "|SLAVE|STM_SLAVE:U_STM_SLAVE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_ENABLE STM_SLAVE.vhd(86) " "VHDL Process Statement warning at STM_SLAVE.vhd(86): inferring latch(es) for signal or variable \"w_ENABLE\", which holds its previous value in one or more paths through the process" {  } { { "STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543741249705 "|SLAVE|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ENABLE STM_SLAVE.vhd(86) " "Inferred latch for \"w_ENABLE\" at STM_SLAVE.vhd(86)" {  } { { "STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543741249705 "|SLAVE|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[0\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[0\]\" at STM_SLAVE.vhd(86)" {  } { { "STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543741249705 "|SLAVE|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[1\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[1\]\" at STM_SLAVE.vhd(86)" {  } { { "STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543741249705 "|SLAVE|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[2\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[2\]\" at STM_SLAVE.vhd(86)" {  } { { "STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543741249705 "|SLAVE|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[3\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[3\]\" at STM_SLAVE.vhd(86)" {  } { { "STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543741249705 "|SLAVE|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[4\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[4\]\" at STM_SLAVE.vhd(86)" {  } { { "STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543741249705 "|SLAVE|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[5\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[5\]\" at STM_SLAVE.vhd(86)" {  } { { "STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543741249705 "|SLAVE|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[6\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[6\]\" at STM_SLAVE.vhd(86)" {  } { { "STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543741249706 "|SLAVE|STM_SLAVE:U_STM_SLAVE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_DATA\[7\] STM_SLAVE.vhd(86) " "Inferred latch for \"o_DATA\[7\]\" at STM_SLAVE.vhd(86)" {  } { { "STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543741249706 "|SLAVE|STM_SLAVE:U_STM_SLAVE"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|o_DATA\[0\] " "Converted tri-state buffer \"S2P:U_S2P\|o_DATA\[0\]\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|o_DATA\[1\] " "Converted tri-state buffer \"S2P:U_S2P\|o_DATA\[1\]\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|o_DATA\[2\] " "Converted tri-state buffer \"S2P:U_S2P\|o_DATA\[2\]\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|o_DATA\[3\] " "Converted tri-state buffer \"S2P:U_S2P\|o_DATA\[3\]\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|o_DATA\[4\] " "Converted tri-state buffer \"S2P:U_S2P\|o_DATA\[4\]\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|o_DATA\[5\] " "Converted tri-state buffer \"S2P:U_S2P\|o_DATA\[5\]\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|o_DATA\[6\] " "Converted tri-state buffer \"S2P:U_S2P\|o_DATA\[6\]\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|o_DATA\[7\] " "Converted tri-state buffer \"S2P:U_S2P\|o_DATA\[7\]\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|o_DATA\[8\] " "Converted tri-state buffer \"S2P:U_S2P\|o_DATA\[8\]\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|o_DATA\[9\] " "Converted tri-state buffer \"S2P:U_S2P\|o_DATA\[9\]\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|o_DATA\[10\] " "Converted tri-state buffer \"S2P:U_S2P\|o_DATA\[10\]\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|o_DATA\[11\] " "Converted tri-state buffer \"S2P:U_S2P\|o_DATA\[11\]\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|o_DATA\[12\] " "Converted tri-state buffer \"S2P:U_S2P\|o_DATA\[12\]\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|o_DATA\[13\] " "Converted tri-state buffer \"S2P:U_S2P\|o_DATA\[13\]\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|o_DATA\[14\] " "Converted tri-state buffer \"S2P:U_S2P\|o_DATA\[14\]\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|o_DATA\[15\] " "Converted tri-state buffer \"S2P:U_S2P\|o_DATA\[15\]\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|w_DATA\[0\]~0 " "Converted tri-state buffer \"S2P:U_S2P\|w_DATA\[0\]~0\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|w_DATA\[1\]~1 " "Converted tri-state buffer \"S2P:U_S2P\|w_DATA\[1\]~1\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|w_DATA\[2\]~2 " "Converted tri-state buffer \"S2P:U_S2P\|w_DATA\[2\]~2\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|w_DATA\[3\]~3 " "Converted tri-state buffer \"S2P:U_S2P\|w_DATA\[3\]~3\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|w_DATA\[4\]~4 " "Converted tri-state buffer \"S2P:U_S2P\|w_DATA\[4\]~4\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|w_DATA\[5\]~5 " "Converted tri-state buffer \"S2P:U_S2P\|w_DATA\[5\]~5\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|w_DATA\[6\]~6 " "Converted tri-state buffer \"S2P:U_S2P\|w_DATA\[6\]~6\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|w_DATA\[7\]~7 " "Converted tri-state buffer \"S2P:U_S2P\|w_DATA\[7\]~7\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|w_DATA\[8\]~8 " "Converted tri-state buffer \"S2P:U_S2P\|w_DATA\[8\]~8\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|w_DATA\[9\]~9 " "Converted tri-state buffer \"S2P:U_S2P\|w_DATA\[9\]~9\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|w_DATA\[10\]~10 " "Converted tri-state buffer \"S2P:U_S2P\|w_DATA\[10\]~10\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|w_DATA\[11\]~11 " "Converted tri-state buffer \"S2P:U_S2P\|w_DATA\[11\]~11\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|w_DATA\[12\]~12 " "Converted tri-state buffer \"S2P:U_S2P\|w_DATA\[12\]~12\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|w_DATA\[13\]~13 " "Converted tri-state buffer \"S2P:U_S2P\|w_DATA\[13\]~13\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "S2P:U_S2P\|w_DATA\[14\]~14 " "Converted tri-state buffer \"S2P:U_S2P\|w_DATA\[14\]~14\" feeding internal logic into a wire" {  } { { "S2P/S2P.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543741250550 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1543741250550 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|SLAVE\|STM_SLAVE:U_STM_SLAVE\|state " "State machine \"\|SLAVE\|STM_SLAVE:U_STM_SLAVE\|state\" will be implemented as a safe state machine." {  } { { "STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Quartus II" 0 -1 1543741250716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "STM_SLAVE:U_STM_SLAVE\|o_DATA\[1\]_200 " "Latch STM_SLAVE:U_STM_SLAVE\|o_DATA\[1\]_200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA STM_SLAVE:U_STM_SLAVE\|state.st_SND_DATA " "Ports D and ENA on the latch are fed by the same signal STM_SLAVE:U_STM_SLAVE\|state.st_SND_DATA" {  } { { "STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543741251054 ""}  } { { "STM_SLAVE/STM_SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/STM_SLAVE/STM_SLAVE.vhd" 86 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543741251054 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DET_FRAME:U_DET_FRAME\|o_ENABLE " "Latch DET_FRAME:U_DET_FRAME\|o_ENABLE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_SDA " "Ports D and ENA on the latch are fed by the same signal i_SDA" {  } { { "SLAVE.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/SLAVE.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543741251055 ""}  } { { "DET_FRAME/DET_FRAME.vhd" "" { Text "D:/VHDL/T8/I2C/SLAVE/DET_FRAME/DET_FRAME.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543741251055 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543741251213 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1543741251408 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543741251701 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543741251701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543741251879 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543741251879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543741251879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543741251879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543741251935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 07:00:51 2018 " "Processing ended: Sun Dec 02 07:00:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543741251935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543741251935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543741251935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543741251935 ""}
