<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='1395' ll='1399' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildSub(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1, Optional&lt;unsigned int&gt; Flags = None)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='1384'>/// Build and insert \p Res = G_SUB \p Op0, \p Op1
  ///
  /// G_SUB sets \p Res to the sum of integer parameters \p Op0 and \p Op1,
  /// truncated to their width.
  ///
  /// \pre setBasicBlock or setMI must have been called.
  /// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers
  ///      with the same (scalar or vector) type).
  ///
  /// \return a MachineInstrBuilder for the newly created instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2366' u='c' c='_ZN4llvm14CombinerHelper28applyCombineMulByNegativeOneERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2760' u='c' c='_ZN4llvm14CombinerHelper21applySimplifyAddToSubERNS_12MachineInstrERSt5tupleIJNS_8RegisterES4_EE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='783' u='c' c='_ZN4llvm12IRTranslator19emitJumpTableHeaderERNS_8SwitchCG9JumpTableERNS1_15JumpTableHeaderEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='870' u='c' c='_ZN4llvm12IRTranslator14emitSwitchCaseERNS_8SwitchCG9CaseBlockEPNS_17MachineBasicBlockERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1012' u='c' c='_ZN4llvm12IRTranslator17emitBitTestHeaderERNS_8SwitchCG12BitTestBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1896' u='c' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2882' u='c' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3031' u='c' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3046' u='c' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3048' u='c' c='_ZN4llvm15LegalizerHelper5lowerERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4219' u='c' c='_ZN4llvm15LegalizerHelper17narrowScalarShiftERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4220' u='c' c='_ZN4llvm15LegalizerHelper17narrowScalarShiftERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4903' u='c' c='_ZN4llvm15LegalizerHelper13lowerBitCountERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4945' u='c' c='_ZN4llvm15LegalizerHelper13lowerBitCountERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4970' u='c' c='_ZN4llvm15LegalizerHelper13lowerBitCountERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5038' u='c' c='_ZN4llvm15LegalizerHelper19lowerU64ToF32BitOpsERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5225' u='c' c='_ZN4llvm15LegalizerHelper11lowerFPTOSIERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5226' u='c' c='_ZN4llvm15LegalizerHelper11lowerFPTOSIERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5227' u='c' c='_ZN4llvm15LegalizerHelper11lowerFPTOSIERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5239' u='c' c='_ZN4llvm15LegalizerHelper11lowerFPTOSIERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5306' u='c' c='_ZN4llvm15LegalizerHelper23lowerFPTRUNC_F64_TO_F16ERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5784' u='c' c='_ZN4llvm15LegalizerHelper18lowerDynStackAllocERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5899' u='c' c='_ZN4llvm15LegalizerHelper16lowerSADDO_SSUBOERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5974' u='c' c='_ZN4llvm15LegalizerHelper22lowerAddSubSatToMinMaxERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5975' u='c' c='_ZN4llvm15LegalizerHelper22lowerAddSubSatToMinMaxERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5978' u='c' c='_ZN4llvm15LegalizerHelper22lowerAddSubSatToMinMaxERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5980' u='c' c='_ZN4llvm15LegalizerHelper22lowerAddSubSatToMinMaxERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='218' u='c' c='_Z27matchAArch64MulConstCombineRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt8functionIFvRNS_16MachineIRBuilderENS_8RegisterEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1943' u='c' c='_ZL18extractF64ExponentN4llvm8RegisterERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2784' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2790' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2797' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2804' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2877' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2915' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3037' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeSDIV_SREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/PatternMatchTest.cpp' l='93' u='c' c='_ZN12_GLOBAL__N_137AArch64GISelMITest_MatchBinaryOp_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/PatternMatchTest.cpp' l='466' u='c' c='_ZN12_GLOBAL__N_132AArch64GISelMITest_MatchNeg_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/PatternMatchTest.cpp' l='474' u='c' c='_ZN12_GLOBAL__N_132AArch64GISelMITest_MatchNeg_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/PatternMatchTest.cpp' l='479' u='c' c='_ZN12_GLOBAL__N_132AArch64GISelMITest_MatchNeg_Test8TestBodyEv'/>
