Line number: 
[3007, 3011]
Comment: 
This block of Verilog code applies a condition to enable data clocking. It uses a parameter EYE_TEST to either activate or bypass the logic. When EYE_TEST is set to "FALSE", the conditional data clock enable signal, data_clk_en gets activated only if all these conditions are met: the FIFO buffer is ready (`fifo_rdy_i`), data is ready (`data_rdy_i`), and user burst count (`user_burst_cnt`) is higher than one.