Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2021/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/11731/Desktop/miniTerm/myPipeline/code/pipeline.srcs/sim_1/new/testbench.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.reg_if_id
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.rf
Compiling module xil_defaultlib.forwarding_mem_wb_2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.reg_id_exe
Compiling module xil_defaultlib.forward_exe_mem_1
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.reg_exe_mem
Compiling module xil_defaultlib.forwarding_mem_wb_1
Compiling module xil_defaultlib.reg_mem_wb
Compiling module xil_defaultlib.nop_detect
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.pipeline_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
