;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	SLT <100, 10
	SUB 0, -1
	ADD 10, 30
	ADD 10, 30
	CMP #10, 0
	SUB @-127, 100
	SUB #1, -31
	CMP #0, -31
	SUB <100, 10
	SLT <100, 10
	SUB 0, @12
	CMP #0, -31
	SUB @-127, 100
	SUB @872, @200
	SUB 12, @60
	SLT <100, 10
	SLT <100, 10
	SLT <100, 10
	SLT 0, @310
	SUB @872, @200
	SUB -207, <-120
	SUB 12, @60
	SUB @872, @200
	ADD #10, 0
	SUB 12, @60
	ADD #10, 0
	SUB 0, -1
	SUB 0, -1
	SUB 0, -1
	SUB @0, @2
	SUB @0, @2
	JMP @72, #200
	JMN 872, #200
	SLT 100, 0
	SUB 20, @12
	JMN 872, #200
	JMN 872, #200
	ADD #270, <1
	ADD 210, 60
	SUB 12, @60
	MOV -7, <-20
	SPL 0, <402
	CMP -207, <-120
	ADD 10, 30
	MOV -1, <-20
	DJN 1, 20
	SUB -207, <-120
	SLT <100, 10
	SUB <0, @2
	SLT <100, 10
	SLT 210, 60
	CMP #10, 0
