{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465179794577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465179794577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 10:23:13 2016 " "Processing started: Mon Jun 06 10:23:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465179794577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465179794577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TemperatureControl -c TemperatureControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off TemperatureControl -c TemperatureControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465179794577 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1465179796855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/testadda.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/testadda.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestADDA " "Found entity 1: TestADDA" {  } { { "verilog/TestADDA.v" "" { Text "F:/TemperatureControl/verilog/TestADDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179796980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179796980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/pwmgeneratorpre.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/pwmgeneratorpre.v" { { "Info" "ISGN_ENTITY_NAME" "1 PwmGenerator " "Found entity 1: PwmGenerator" {  } { { "verilog/PwmGeneratorPre.v" "" { Text "F:/TemperatureControl/verilog/PwmGeneratorPre.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179796995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179796995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ad.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD " "Found entity 1: AD" {  } { { "verilog/AD.v" "" { Text "F:/TemperatureControl/verilog/AD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179797026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179797026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clockgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/clockgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockGenerator " "Found entity 1: ClockGenerator" {  } { { "verilog/ClockGenerator.v" "" { Text "F:/TemperatureControl/verilog/ClockGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179797058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179797058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/fixfreqpwmgen.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/fixfreqpwmgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 FixFreqPwmGen " "Found entity 1: FixFreqPwmGen" {  } { { "verilog/FixFreqPwmGen.v" "" { Text "F:/TemperatureControl/verilog/FixFreqPwmGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179797089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179797089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/pidcore.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/pidcore.v" { { "Info" "ISGN_ENTITY_NAME" "1 PidCore " "Found entity 1: PidCore" {  } { { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179797104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179797104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/da.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/da.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA " "Found entity 1: DA" {  } { { "verilog/DA.v" "" { Text "F:/TemperatureControl/verilog/DA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179797136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179797136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/top.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179797167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179797167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/testpwm.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/testpwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestPwm " "Found entity 1: TestPwm" {  } { { "verilog/TestPwm.v" "" { Text "F:/TemperatureControl/verilog/TestPwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179797182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179797182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/displaydifference.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/displaydifference.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDifference " "Found entity 1: DisplayDifference" {  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179797214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179797214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/destsetting.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/destsetting.v" { { "Info" "ISGN_ENTITY_NAME" "1 DestSetting " "Found entity 1: DestSetting" {  } { { "verilog/DestSetting.v" "" { Text "F:/TemperatureControl/verilog/DestSetting.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179797229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179797229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/dispalydestandcurr.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/dispalydestandcurr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDestAndCurr " "Found entity 1: DisplayDestAndCurr" {  } { { "verilog/DispalyDestAndCurr.v" "" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179797260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179797260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/simplecore.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/simplecore.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimpleCore " "Found entity 1: SimpleCore" {  } { { "verilog/SimpleCore.v" "" { Text "F:/TemperatureControl/verilog/SimpleCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179797292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179797292 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TestADDA.v(13) " "Verilog HDL Instantiation warning at TestADDA.v(13): instance has no name" {  } { { "verilog/TestADDA.v" "" { Text "F:/TemperatureControl/verilog/TestADDA.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179797292 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TestADDA.v(14) " "Verilog HDL Instantiation warning at TestADDA.v(14): instance has no name" {  } { { "verilog/TestADDA.v" "" { Text "F:/TemperatureControl/verilog/TestADDA.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179797292 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(27) " "Verilog HDL Instantiation warning at Top.v(27): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179797307 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(28) " "Verilog HDL Instantiation warning at Top.v(28): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179797307 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(29) " "Verilog HDL Instantiation warning at Top.v(29): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179797307 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(30) " "Verilog HDL Instantiation warning at Top.v(30): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179797307 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(31) " "Verilog HDL Instantiation warning at Top.v(31): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179797307 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(32) " "Verilog HDL Instantiation warning at Top.v(32): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179797307 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(33) " "Verilog HDL Instantiation warning at Top.v(33): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179797307 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(34) " "Verilog HDL Instantiation warning at Top.v(34): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179797307 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DispalyDestAndCurr.v(11) " "Verilog HDL Instantiation warning at DispalyDestAndCurr.v(11): instance has no name" {  } { { "verilog/DispalyDestAndCurr.v" "" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179797307 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top.v(35) " "Verilog HDL Instantiation warning at Top.v(35): instance has no name" {  } { { "verilog/Top.v" "" { Text "F:/TemperatureControl/verilog/Top.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179797307 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TestPwm.v(11) " "Verilog HDL Instantiation warning at TestPwm.v(11): instance has no name" {  } { { "verilog/TestPwm.v" "" { Text "F:/TemperatureControl/verilog/TestPwm.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179797307 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TestPwm.v(12) " "Verilog HDL Instantiation warning at TestPwm.v(12): instance has no name" {  } { { "verilog/TestPwm.v" "" { Text "F:/TemperatureControl/verilog/TestPwm.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1465179797307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465179800427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator ClockGenerator:comb_3 " "Elaborating entity \"ClockGenerator\" for hierarchy \"ClockGenerator:comb_3\"" {  } { { "verilog/Top.v" "comb_3" { Text "F:/TemperatureControl/verilog/Top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179800443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DestSetting DestSetting:comb_4 " "Elaborating entity \"DestSetting\" for hierarchy \"DestSetting:comb_4\"" {  } { { "verilog/Top.v" "comb_4" { Text "F:/TemperatureControl/verilog/Top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179801238 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DestSetting.v(31) " "Verilog HDL assignment warning at DestSetting.v(31): truncated value with size 32 to match size of target (8)" {  } { { "verilog/DestSetting.v" "" { Text "F:/TemperatureControl/verilog/DestSetting.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179801254 "|Top|DestSetting:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DestSetting.v(32) " "Verilog HDL assignment warning at DestSetting.v(32): truncated value with size 32 to match size of target (8)" {  } { { "verilog/DestSetting.v" "" { Text "F:/TemperatureControl/verilog/DestSetting.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179801254 "|Top|DestSetting:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PidCore PidCore:comb_5 " "Elaborating entity \"PidCore\" for hierarchy \"PidCore:comb_5\"" {  } { { "verilog/Top.v" "comb_5" { Text "F:/TemperatureControl/verilog/Top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179801254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 PidCore.v(71) " "Verilog HDL assignment warning at PidCore.v(71): truncated value with size 64 to match size of target (8)" {  } { { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179801270 "|Top|PidCore:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SimpleCore SimpleCore:comb_9 " "Elaborating entity \"SimpleCore\" for hierarchy \"SimpleCore:comb_9\"" {  } { { "verilog/Top.v" "comb_9" { Text "F:/TemperatureControl/verilog/Top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179801270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FixFreqPwmGen FixFreqPwmGen:comb_13 " "Elaborating entity \"FixFreqPwmGen\" for hierarchy \"FixFreqPwmGen:comb_13\"" {  } { { "verilog/Top.v" "comb_13" { Text "F:/TemperatureControl/verilog/Top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179801348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD AD:comb_14 " "Elaborating entity \"AD\" for hierarchy \"AD:comb_14\"" {  } { { "verilog/Top.v" "comb_14" { Text "F:/TemperatureControl/verilog/Top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179801363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA DA:comb_15 " "Elaborating entity \"DA\" for hierarchy \"DA:comb_15\"" {  } { { "verilog/Top.v" "comb_15" { Text "F:/TemperatureControl/verilog/Top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179801379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDifference DisplayDifference:comb_16 " "Elaborating entity \"DisplayDifference\" for hierarchy \"DisplayDifference:comb_16\"" {  } { { "verilog/Top.v" "comb_16" { Text "F:/TemperatureControl/verilog/Top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179801394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DisplayDifference.v(45) " "Verilog HDL assignment warning at DisplayDifference.v(45): truncated value with size 32 to match size of target (16)" {  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179801394 "|Top|DisplayDifference:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DisplayDifference.v(47) " "Verilog HDL assignment warning at DisplayDifference.v(47): truncated value with size 32 to match size of target (16)" {  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179801394 "|Top|DisplayDifference:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DisplayDifference.v(51) " "Verilog HDL assignment warning at DisplayDifference.v(51): truncated value with size 32 to match size of target (8)" {  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179801394 "|Top|DisplayDifference:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDestAndCurr DisplayDestAndCurr:comb_17 " "Elaborating entity \"DisplayDestAndCurr\" for hierarchy \"DisplayDestAndCurr:comb_17\"" {  } { { "verilog/Top.v" "comb_17" { Text "F:/TemperatureControl/verilog/Top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179801394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DispalyDestAndCurr.v(43) " "Verilog HDL assignment warning at DispalyDestAndCurr.v(43): truncated value with size 32 to match size of target (16)" {  } { { "verilog/DispalyDestAndCurr.v" "" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179801410 "|Top|DisplayDestAndCurr:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DispalyDestAndCurr.v(45) " "Verilog HDL assignment warning at DispalyDestAndCurr.v(45): truncated value with size 32 to match size of target (16)" {  } { { "verilog/DispalyDestAndCurr.v" "" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179801410 "|Top|DisplayDestAndCurr:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DispalyDestAndCurr.v(49) " "Verilog HDL assignment warning at DispalyDestAndCurr.v(49): truncated value with size 32 to match size of target (8)" {  } { { "verilog/DispalyDestAndCurr.v" "" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465179801410 "|Top|DisplayDestAndCurr:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGenerator DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3 " "Elaborating entity \"ClockGenerator\" for hierarchy \"DisplayDestAndCurr:comb_17\|ClockGenerator:comb_3\"" {  } { { "verilog/DispalyDestAndCurr.v" "comb_3" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179801410 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayDifference:comb_16\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayDifference:comb_16\|Mod0\"" {  } { { "verilog/DisplayDifference.v" "Mod0" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179805435 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayDifference:comb_16\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayDifference:comb_16\|Div0\"" {  } { { "verilog/DisplayDifference.v" "Div0" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179805435 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DisplayDifference:comb_16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DisplayDifference:comb_16\|Mult0\"" {  } { { "verilog/DisplayDifference.v" "Mult0" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179805435 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayDestAndCurr:comb_17\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayDestAndCurr:comb_17\|Div1\"" {  } { { "verilog/DispalyDestAndCurr.v" "Div1" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179805435 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayDestAndCurr:comb_17\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayDestAndCurr:comb_17\|Mod0\"" {  } { { "verilog/DispalyDestAndCurr.v" "Mod0" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179805435 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayDestAndCurr:comb_17\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayDestAndCurr:comb_17\|Div0\"" {  } { { "verilog/DispalyDestAndCurr.v" "Div0" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179805435 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DisplayDestAndCurr:comb_17\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DisplayDestAndCurr:comb_17\|Mod1\"" {  } { { "verilog/DispalyDestAndCurr.v" "Mod1" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179805435 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PidCore:comb_5\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PidCore:comb_5\|Mult1\"" {  } { { "verilog/PidCore.v" "Mult1" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179805435 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DisplayDestAndCurr:comb_17\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DisplayDestAndCurr:comb_17\|Mult1\"" {  } { { "verilog/DispalyDestAndCurr.v" "Mult1" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179805435 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DisplayDestAndCurr:comb_17\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DisplayDestAndCurr:comb_17\|Mult0\"" {  } { { "verilog/DispalyDestAndCurr.v" "Mult0" { Text "F:/TemperatureControl/verilog/DispalyDestAndCurr.v" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179805435 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PidCore:comb_5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PidCore:comb_5\|Mult0\"" {  } { { "verilog/PidCore.v" "Mult0" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179805435 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1465179805435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayDifference:comb_16\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DisplayDifference:comb_16\|lpm_divide:Mod0\"" {  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179805544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayDifference:comb_16\|lpm_divide:Mod0 " "Instantiated megafunction \"DisplayDifference:comb_16\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179805544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179805544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179805544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179805544 ""}  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465179805544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c8m " "Found entity 1: lpm_divide_c8m" {  } { { "db/lpm_divide_c8m.tdf" "" { Text "F:/TemperatureControl/db/lpm_divide_c8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179805638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179805638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "F:/TemperatureControl/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179805684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179805684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v2f " "Found entity 1: alt_u_div_v2f" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "F:/TemperatureControl/db/alt_u_div_v2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179805747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179805747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "F:/TemperatureControl/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179805856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179805856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "F:/TemperatureControl/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179805965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179805965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayDifference:comb_16\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DisplayDifference:comb_16\|lpm_divide:Div0\"" {  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179805996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayDifference:comb_16\|lpm_divide:Div0 " "Instantiated megafunction \"DisplayDifference:comb_16\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179805996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179805996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179805996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179805996 ""}  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465179805996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9gm " "Found entity 1: lpm_divide_9gm" {  } { { "db/lpm_divide_9gm.tdf" "" { Text "F:/TemperatureControl/db/lpm_divide_9gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179806090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179806090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayDifference:comb_16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\"" {  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179806230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayDifference:comb_16\|lpm_mult:Mult0 " "Instantiated megafunction \"DisplayDifference:comb_16\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179806230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179806230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179806230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179806230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179806230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179806230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179806230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179806230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179806230 ""}  } { { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465179806230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DisplayDifference:comb_16\|lpm_mult:Mult0\|multcore:mult_core DisplayDifference:comb_16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179806324 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DisplayDifference:comb_16\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder DisplayDifference:comb_16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179806386 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DisplayDifference:comb_16\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] DisplayDifference:comb_16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179806464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_afh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_afh " "Found entity 1: add_sub_afh" {  } { { "db/add_sub_afh.tdf" "" { Text "F:/TemperatureControl/db/add_sub_afh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179806558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179806558 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DisplayDifference:comb_16\|lpm_mult:Mult0\|altshift:external_latency_ffs DisplayDifference:comb_16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"DisplayDifference:comb_16\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "verilog/DisplayDifference.v" "" { Text "F:/TemperatureControl/verilog/DisplayDifference.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179806636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PidCore:comb_5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\"" {  } { { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179807650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PidCore:comb_5\|lpm_mult:Mult1 " "Instantiated megafunction \"PidCore:comb_5\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179807650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179807650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179807650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179807650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179807650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179807650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179807650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179807650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179807650 ""}  } { { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465179807650 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core PidCore:comb_5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179807650 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder PidCore:comb_5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179807666 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PidCore:comb_5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179807681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e8h " "Found entity 1: add_sub_e8h" {  } { { "db/add_sub_e8h.tdf" "" { Text "F:/TemperatureControl/db/add_sub_e8h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179807775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179807775 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add PidCore:comb_5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179807790 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] PidCore:comb_5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179807806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3jh " "Found entity 1: add_sub_3jh" {  } { { "db/add_sub_3jh.tdf" "" { Text "F:/TemperatureControl/db/add_sub_3jh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179807900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179807900 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult1\|altshift:external_latency_ffs PidCore:comb_5\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179807931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PidCore:comb_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\"" {  } { { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179808102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PidCore:comb_5\|lpm_mult:Mult0 " "Instantiated megafunction \"PidCore:comb_5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179808102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179808102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179808102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179808102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179808102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179808102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179808102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179808102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179808102 ""}  } { { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1465179808102 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core PidCore:comb_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179808118 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder PidCore:comb_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179808134 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PidCore:comb_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179808149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g8h " "Found entity 1: add_sub_g8h" {  } { { "db/add_sub_g8h.tdf" "" { Text "F:/TemperatureControl/db/add_sub_g8h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179808227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179808227 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add PidCore:comb_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179808258 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] PidCore:comb_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179808274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5jh " "Found entity 1: add_sub_5jh" {  } { { "db/add_sub_5jh.tdf" "" { Text "F:/TemperatureControl/db/add_sub_5jh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465179808368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465179808368 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PidCore:comb_5\|lpm_mult:Mult0\|altshift:external_latency_ffs PidCore:comb_5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PidCore:comb_5\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "verilog/PidCore.v" "" { Text "F:/TemperatureControl/verilog/PidCore.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465179808383 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1465179812658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465179820270 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465179820270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1310 " "Implemented 1310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465179822236 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465179822236 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1251 " "Implemented 1251 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465179822236 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465179822236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465179822642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 10:23:42 2016 " "Processing ended: Mon Jun 06 10:23:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465179822642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465179822642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465179822642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465179822642 ""}
