Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed May  8 14:55:26 2019
| Host         : joseangelSSD-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RS232top_timing_summary_routed.rpt -rpx RS232top_timing_summary_routed.rpx
| Design       : RS232top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/contador_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/contador_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/contador_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/contador_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/contador_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/contador_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/contador_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/contador_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/data_count_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/data_count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/data_count_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/data_count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/estado_a_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Receiver/estado_a_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     44.677        0.000                      0                   89        0.133        0.000                      0                   89        3.000        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
Clk100MHz           {0.000 5.000}      10.000          100.000         
  clk_out1_Clk_Gen  {0.000 25.000}     50.000          20.000          
  clkfbout_Clk_Gen  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk100MHz                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_Clk_Gen       44.677        0.000                      0                   89        0.133        0.000                      0                   89       24.500        0.000                       0                    62  
  clkfbout_Clk_Gen                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk100MHz
  To Clock:  Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen
  To Clock:  clk_out1_Clk_Gen

Setup :            0  Failing Endpoints,  Worst Slack       44.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.677ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.123ns (24.348%)  route 3.489ns (75.652%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 47.971 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.711    -1.328    Receiver/CLK
    SLICE_X6Y79          FDCE                                         r  Receiver/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.518    -0.810 f  Receiver/contador_reg[7]/Q
                         net (fo=4, routed)           1.065     0.256    Receiver/contador[7]
    SLICE_X8Y79          LUT5 (Prop_lut5_I3_O)        0.124     0.380 r  Receiver/data_siguiente_reg[3]_i_6/O
                         net (fo=2, routed)           0.668     1.048    Receiver/data_siguiente_reg[3]_i_6_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I1_O)        0.154     1.202 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.465     1.667    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.327     1.994 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          1.291     3.285    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.557    47.971    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.626    48.597    
                         clock uncertainty           -0.103    48.494    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    47.962    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.962    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 44.677    

Slack (MET) :             44.677ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.123ns (24.348%)  route 3.489ns (75.652%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 47.971 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.711    -1.328    Receiver/CLK
    SLICE_X6Y79          FDCE                                         r  Receiver/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.518    -0.810 f  Receiver/contador_reg[7]/Q
                         net (fo=4, routed)           1.065     0.256    Receiver/contador[7]
    SLICE_X8Y79          LUT5 (Prop_lut5_I3_O)        0.124     0.380 r  Receiver/data_siguiente_reg[3]_i_6/O
                         net (fo=2, routed)           0.668     1.048    Receiver/data_siguiente_reg[3]_i_6_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I1_O)        0.154     1.202 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.465     1.667    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.327     1.994 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          1.291     3.285    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.557    47.971    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.626    48.597    
                         clock uncertainty           -0.103    48.494    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    47.962    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.962    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                 44.677    

Slack (MET) :             44.793ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.123ns (24.977%)  route 3.373ns (75.023%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 47.971 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.711    -1.328    Receiver/CLK
    SLICE_X6Y79          FDCE                                         r  Receiver/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.518    -0.810 f  Receiver/contador_reg[7]/Q
                         net (fo=4, routed)           1.065     0.256    Receiver/contador[7]
    SLICE_X8Y79          LUT5 (Prop_lut5_I3_O)        0.124     0.380 r  Receiver/data_siguiente_reg[3]_i_6/O
                         net (fo=2, routed)           0.668     1.048    Receiver/data_siguiente_reg[3]_i_6_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I1_O)        0.154     1.202 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.465     1.667    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.327     1.994 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          1.175     3.169    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.557    47.971    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.626    48.597    
                         clock uncertainty           -0.103    48.494    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    47.962    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.962    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                 44.793    

Slack (MET) :             45.090ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.123ns (26.743%)  route 3.076ns (73.257%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 47.971 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.711    -1.328    Receiver/CLK
    SLICE_X6Y79          FDCE                                         r  Receiver/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.518    -0.810 f  Receiver/contador_reg[7]/Q
                         net (fo=4, routed)           1.065     0.256    Receiver/contador[7]
    SLICE_X8Y79          LUT5 (Prop_lut5_I3_O)        0.124     0.380 r  Receiver/data_siguiente_reg[3]_i_6/O
                         net (fo=2, routed)           0.668     1.048    Receiver/data_siguiente_reg[3]_i_6_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I1_O)        0.154     1.202 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.465     1.667    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.327     1.994 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.878     2.872    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.557    47.971    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.626    48.597    
                         clock uncertainty           -0.103    48.494    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    47.962    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         47.962    
                         arrival time                          -2.872    
  -------------------------------------------------------------------
                         slack                                 45.090    

Slack (MET) :             45.400ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.123ns (28.229%)  route 2.855ns (71.771%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 47.971 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.711    -1.328    Receiver/CLK
    SLICE_X6Y79          FDCE                                         r  Receiver/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.518    -0.810 f  Receiver/contador_reg[7]/Q
                         net (fo=4, routed)           1.065     0.256    Receiver/contador[7]
    SLICE_X8Y79          LUT5 (Prop_lut5_I3_O)        0.124     0.380 r  Receiver/data_siguiente_reg[3]_i_6/O
                         net (fo=2, routed)           0.668     1.048    Receiver/data_siguiente_reg[3]_i_6_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I1_O)        0.154     1.202 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.465     1.667    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.327     1.994 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.657     2.651    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.557    47.971    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.626    48.597    
                         clock uncertainty           -0.103    48.494    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    48.051    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         48.051    
                         arrival time                          -2.651    
  -------------------------------------------------------------------
                         slack                                 45.400    

Slack (MET) :             45.590ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.123ns (27.015%)  route 3.034ns (72.985%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 47.928 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.711    -1.328    Receiver/CLK
    SLICE_X6Y79          FDCE                                         r  Receiver/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.518    -0.810 r  Receiver/contador_reg[7]/Q
                         net (fo=4, routed)           1.065     0.256    Receiver/contador[7]
    SLICE_X8Y79          LUT5 (Prop_lut5_I3_O)        0.124     0.380 f  Receiver/data_siguiente_reg[3]_i_6/O
                         net (fo=2, routed)           0.668     1.048    Receiver/data_siguiente_reg[3]_i_6_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I1_O)        0.154     1.202 f  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.967     2.169    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X11Y79         LUT6 (Prop_lut6_I2_O)        0.327     2.496 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.333     2.829    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y77         FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.513    47.928    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y77         FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.626    48.553    
                         clock uncertainty           -0.103    48.451    
    SLICE_X10Y77         FDSE (Setup_fdse_C_D)       -0.031    48.420    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         48.420    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 45.590    

Slack (MET) :             45.762ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.123ns (29.416%)  route 2.695ns (70.584%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 47.934 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.711    -1.328    Receiver/CLK
    SLICE_X6Y79          FDCE                                         r  Receiver/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.518    -0.810 f  Receiver/contador_reg[7]/Q
                         net (fo=4, routed)           1.065     0.256    Receiver/contador[7]
    SLICE_X8Y79          LUT5 (Prop_lut5_I3_O)        0.124     0.380 r  Receiver/data_siguiente_reg[3]_i_6/O
                         net (fo=2, routed)           0.668     1.048    Receiver/data_siguiente_reg[3]_i_6_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I1_O)        0.154     1.202 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.465     1.667    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.327     1.994 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.496     2.490    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X11Y82         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.519    47.934    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y82         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.626    48.559    
                         clock uncertainty           -0.103    48.457    
    SLICE_X11Y82         FDRE (Setup_fdre_C_CE)      -0.205    48.252    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         48.252    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 45.762    

Slack (MET) :             45.762ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 1.123ns (29.416%)  route 2.695ns (70.584%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 47.934 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.711    -1.328    Receiver/CLK
    SLICE_X6Y79          FDCE                                         r  Receiver/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.518    -0.810 f  Receiver/contador_reg[7]/Q
                         net (fo=4, routed)           1.065     0.256    Receiver/contador[7]
    SLICE_X8Y79          LUT5 (Prop_lut5_I3_O)        0.124     0.380 r  Receiver/data_siguiente_reg[3]_i_6/O
                         net (fo=2, routed)           0.668     1.048    Receiver/data_siguiente_reg[3]_i_6_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I1_O)        0.154     1.202 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.465     1.667    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.327     1.994 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.496     2.490    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X11Y82         FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.519    47.934    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y82         FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.626    48.559    
                         clock uncertainty           -0.103    48.457    
    SLICE_X11Y82         FDSE (Setup_fdse_C_CE)      -0.205    48.252    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         48.252    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                 45.762    

Slack (MET) :             45.772ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 1.123ns (29.511%)  route 2.682ns (70.489%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 47.932 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.711    -1.328    Receiver/CLK
    SLICE_X6Y79          FDCE                                         r  Receiver/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.518    -0.810 f  Receiver/contador_reg[7]/Q
                         net (fo=4, routed)           1.065     0.256    Receiver/contador[7]
    SLICE_X8Y79          LUT5 (Prop_lut5_I3_O)        0.124     0.380 r  Receiver/data_siguiente_reg[3]_i_6/O
                         net (fo=2, routed)           0.668     1.048    Receiver/data_siguiente_reg[3]_i_6_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I1_O)        0.154     1.202 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.465     1.667    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.327     1.994 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.484     2.478    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X11Y81         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.517    47.932    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y81         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.626    48.557    
                         clock uncertainty           -0.103    48.455    
    SLICE_X11Y81         FDRE (Setup_fdre_C_CE)      -0.205    48.250    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         48.250    
                         arrival time                          -2.478    
  -------------------------------------------------------------------
                         slack                                 45.772    

Slack (MET) :             45.772ns  (required time - arrival time)
  Source:                 Receiver/contador_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 1.123ns (29.511%)  route 2.682ns (70.489%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 47.932 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.236    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.384    -5.147 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.135    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.039 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.711    -1.328    Receiver/CLK
    SLICE_X6Y79          FDCE                                         r  Receiver/contador_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.518    -0.810 f  Receiver/contador_reg[7]/Q
                         net (fo=4, routed)           1.065     0.256    Receiver/contador[7]
    SLICE_X8Y79          LUT5 (Prop_lut5_I3_O)        0.124     0.380 r  Receiver/data_siguiente_reg[3]_i_6/O
                         net (fo=2, routed)           0.668     1.048    Receiver/data_siguiente_reg[3]_i_6_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I1_O)        0.154     1.202 r  Receiver/Internal_memory_i_1/O
                         net (fo=3, routed)           0.465     1.667    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X11Y79         LUT2 (Prop_lut2_I0_O)        0.327     1.994 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=13, routed)          0.484     2.478    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X11Y81         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    C9                                                0.000    50.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.869    50.869 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.031    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.625    44.406 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.917    46.323    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.414 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          1.517    47.932    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y81         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.626    48.557    
                         clock uncertainty           -0.103    48.455    
    SLICE_X11Y81         FDRE (Setup_fdre_C_CE)      -0.205    48.250    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         48.250    
                         arrival time                          -2.478    
  -------------------------------------------------------------------
                         slack                                 45.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.420%)  route 0.232ns (58.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.568    -0.613    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y81         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.232    -0.217    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[3][2]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.881    -0.807    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.533    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.350    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.569    -0.612    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y82         FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.471 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.079    -0.391    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[0]
    SLICE_X11Y82         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.838    -0.850    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y82         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.239    -0.612    
    SLICE_X11Y82         FDRE (Hold_fdre_C_D)         0.075    -0.537    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.568    -0.613    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y81         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.078    -0.393    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[1]
    SLICE_X11Y81         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.837    -0.851    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y81         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.239    -0.613    
    SLICE_X11Y81         FDRE (Hold_fdre_C_D)         0.071    -0.542    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.740%)  route 0.277ns (66.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.568    -0.613    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y81         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.277    -0.195    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.879    -0.809    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.535    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.352    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.315%)  route 0.282ns (66.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.568    -0.613    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y81         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.282    -0.189    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.879    -0.809    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.535    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.352    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.404%)  route 0.244ns (65.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.569    -0.612    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y82         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.244    -0.239    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.879    -0.809    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y32         RAMB18E1                                     r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.535    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.129    -0.406    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.568    -0.613    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y81         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.078    -0.370    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X10Y81         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.837    -0.851    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y81         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.239    -0.613    
    SLICE_X10Y81         FDRE (Hold_fdre_C_D)         0.064    -0.549    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.164ns (64.768%)  route 0.089ns (35.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.568    -0.613    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y81         FDSE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDSE (Prop_fdse_C_Q)         0.164    -0.449 r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.089    -0.359    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X10Y81         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.837    -0.851    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y81         FDRE                                         r  Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.239    -0.613    
    SLICE_X10Y81         FDRE (Hold_fdre_C_D)         0.053    -0.560    Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Transmitter/pulse_width_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Transmitter/pulse_width_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.567    -0.614    Transmitter/CLK
    SLICE_X8Y80          FDCE                                         r  Transmitter/pulse_width_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.148    -0.466 r  Transmitter/pulse_width_reg[6]/Q
                         net (fo=5, routed)           0.087    -0.378    Transmitter/pulse_width[6]
    SLICE_X8Y80          LUT6 (Prop_lut6_I1_O)        0.098    -0.280 r  Transmitter/pulse_width[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    Transmitter/pulse_siguiente[5]
    SLICE_X8Y80          FDCE                                         r  Transmitter/pulse_width_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.836    -0.852    Transmitter/CLK
    SLICE_X8Y80          FDCE                                         r  Transmitter/pulse_width_reg[5]/C
                         clock pessimism              0.239    -0.614    
    SLICE_X8Y80          FDCE (Hold_fdce_C_D)         0.121    -0.493    Transmitter/pulse_width_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Receiver/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Receiver/contador_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.504%)  route 0.168ns (47.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.869 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.206    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.180 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.567    -0.614    Receiver/CLK
    SLICE_X9Y80          FDCE                                         r  Receiver/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  Receiver/contador_reg[3]/Q
                         net (fo=7, routed)           0.168    -0.304    Receiver/contador[3]
    SLICE_X8Y79          LUT6 (Prop_lut6_I4_O)        0.045    -0.259 r  Receiver/contador[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    Receiver/contador[4]_i_1_n_0
    SLICE_X8Y79          FDCE                                         r  Receiver/contador_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    C9                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock_generator/inst/clk_in1_Clk_Gen
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.433 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.717    Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.688 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=60, routed)          0.835    -0.853    Receiver/CLK
    SLICE_X8Y79          FDCE                                         r  Receiver/contador_reg[4]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X8Y79          FDCE (Hold_fdce_C_D)         0.120    -0.481    Receiver/contador_reg[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk_Gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y32     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y32     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   Clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X4Y82      Ack_in_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y81      Data_FF_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y81      Data_FF_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X2Y81      Data_FF_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y81      Data_FF_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X3Y81      Data_FF_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y81     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y81     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y81     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y81     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X10Y81     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y81     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y81     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y81     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y81     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y81     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X4Y82      Ack_in_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y81      Data_FF_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y81      Data_FF_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y81      Data_FF_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y81      Data_FF_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y81      Data_FF_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y81      Data_FF_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X3Y81      Data_FF_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y81      Data_FF_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y81     Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk_Gen
  To Clock:  clkfbout_Clk_Gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk_Gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  Clock_generator/inst/mmcm_adv_inst/CLKFBOUT



