Reading pref.tcl

# 2025.1_2

# vsim -postsimdataflow -debugdb -c -voptargs=""+acc"" tb -do "modelsim_framework.do" -gOUTPUT_TRACE=ms.trace 
# Start time: 16:01:23 on Oct 29,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb(mixed)#1
# Loading work.riscv_types(body)
# Loading work.riscv_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.pclogic(structural)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.adder_n(structural)#1
# Loading work.adder(structure)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mux4t1_n(structural)#1
# Loading work.mux4t1(dataflow)#1
# Loading work.decode(dataflow)#1
# Loading work.control(dataflow)#1
# Loading work.regfile(structural)#1
# Loading work.decoder5t32(dataflow)#1
# Loading work.mux32t1_n(dataflow)#1
# Loading work.extender(dataflow)#1
# Loading work.alu(structural)#1
# Loading work.addisubi_n(structural)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.onescomp_n(structural)#1
# Loading work.andg2_n(structure)#1
# Loading work.org2_n(structure)#1
# Loading work.xorg2_n(structure)#1
# Loading work.invg_n(structure)#1
# Loading work.slt_n(dataflow)#1
# Loading work.barrelshifter(structure)#1
# Loading work.shiftbinary(structure)#1
# Loading work.shiftbinary(structure)#2
# Loading work.shiftbinary(structure)#3
# Loading work.shiftbinary(structure)#4
# Loading work.shiftbinary(structure)#5
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# do modelsim_framework.do
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyRiscv/ALU_UNIT/SLT_UNIT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyRiscv/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyRiscv/IMem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb/MyRiscv/ALU_UNIT/SLT_UNIT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 4  Instance: /tb/MyRiscv/DMem
# ** Note: Data structure takes 59063360 bytes of memory
#          Process time 0.04 seconds
#          stop
#    Time: 220 ns  Iteration: 1  Instance: /tb
# Break in Process P_DUMP_STATE at /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/cpre3810-toolflow/internal/testpy/tb.vhd line 150
# Stopped at /home/owentg3/CPRE381Lab/GitRepoProject/cpre3810/cpre3810-toolflow/internal/testpy/tb.vhd line 150
# End time: 16:01:24 on Oct 29,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 5
