{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608298968679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608298968679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 20:42:48 2020 " "Processing started: Fri Dec 18 20:42:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608298968679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608298968679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InvMatrix -c InvMatrix " "Command: quartus_map --read_settings_files=on --write_settings_files=off InvMatrix -c InvMatrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608298968679 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1608298969058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invmatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file invmatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvMatrix " "Found entity 1: InvMatrix" {  } { { "InvMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/InvMatrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608298969113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608298969113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addimatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file addimatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddiMatrix " "Found entity 1: AddiMatrix" {  } { { "AddiMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/AddiMatrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608298969119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608298969119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.v 1 1 " "Found 1 design units, including 1 entities, in source file sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sum " "Found entity 1: Sum" {  } { { "Sum.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/Sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608298969122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608298969122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub " "Found entity 1: Sub" {  } { { "Sub.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/Sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608298969128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608298969128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul " "Found entity 1: Mul" {  } { { "Mul.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/Mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608298969131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608298969131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "Div.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608298969134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608298969134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "det3x3.v 1 1 " "Found 1 design units, including 1 entities, in source file det3x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Det3x3 " "Found entity 1: Det3x3" {  } { { "Det3x3.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/Det3x3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608298969137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608298969137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "det4x4.v 1 1 " "Found 1 design units, including 1 entities, in source file det4x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Det4x4 " "Found entity 1: Det4x4" {  } { { "Det4x4.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/Det4x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608298969139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608298969139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InvMatrix " "Elaborating entity \"InvMatrix\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1608298969170 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "O0 InvMatrix.v(11) " "Verilog HDL Port Connection error at InvMatrix.v(11): output or inout port \"O0\" must be connected to a structural net expression" {  } { { "InvMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/InvMatrix.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1608298969174 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "O1 InvMatrix.v(11) " "Verilog HDL Port Connection error at InvMatrix.v(11): output or inout port \"O1\" must be connected to a structural net expression" {  } { { "InvMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/InvMatrix.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1608298969174 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "O2 InvMatrix.v(11) " "Verilog HDL Port Connection error at InvMatrix.v(11): output or inout port \"O2\" must be connected to a structural net expression" {  } { { "InvMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/InvMatrix.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1608298969174 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "O3 InvMatrix.v(11) " "Verilog HDL Port Connection error at InvMatrix.v(11): output or inout port \"O3\" must be connected to a structural net expression" {  } { { "InvMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/InvMatrix.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1608298969174 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "O4 InvMatrix.v(11) " "Verilog HDL Port Connection error at InvMatrix.v(11): output or inout port \"O4\" must be connected to a structural net expression" {  } { { "InvMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/InvMatrix.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1608298969174 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "O5 InvMatrix.v(11) " "Verilog HDL Port Connection error at InvMatrix.v(11): output or inout port \"O5\" must be connected to a structural net expression" {  } { { "InvMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/InvMatrix.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1608298969174 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "O6 InvMatrix.v(11) " "Verilog HDL Port Connection error at InvMatrix.v(11): output or inout port \"O6\" must be connected to a structural net expression" {  } { { "InvMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/InvMatrix.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1608298969174 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "O7 InvMatrix.v(11) " "Verilog HDL Port Connection error at InvMatrix.v(11): output or inout port \"O7\" must be connected to a structural net expression" {  } { { "InvMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/InvMatrix.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1608298969174 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "O8 InvMatrix.v(11) " "Verilog HDL Port Connection error at InvMatrix.v(11): output or inout port \"O8\" must be connected to a structural net expression" {  } { { "InvMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/InvMatrix.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1608298969174 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "O9 InvMatrix.v(11) " "Verilog HDL Port Connection error at InvMatrix.v(11): output or inout port \"O9\" must be connected to a structural net expression" {  } { { "InvMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/InvMatrix.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1608298969174 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "O10 InvMatrix.v(11) " "Verilog HDL Port Connection error at InvMatrix.v(11): output or inout port \"O10\" must be connected to a structural net expression" {  } { { "InvMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/InvMatrix.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1608298969174 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "O11 InvMatrix.v(11) " "Verilog HDL Port Connection error at InvMatrix.v(11): output or inout port \"O11\" must be connected to a structural net expression" {  } { { "InvMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/InvMatrix.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1608298969174 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "O12 InvMatrix.v(11) " "Verilog HDL Port Connection error at InvMatrix.v(11): output or inout port \"O12\" must be connected to a structural net expression" {  } { { "InvMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/InvMatrix.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1608298969175 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "O13 InvMatrix.v(11) " "Verilog HDL Port Connection error at InvMatrix.v(11): output or inout port \"O13\" must be connected to a structural net expression" {  } { { "InvMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/InvMatrix.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1608298969175 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "O14 InvMatrix.v(11) " "Verilog HDL Port Connection error at InvMatrix.v(11): output or inout port \"O14\" must be connected to a structural net expression" {  } { { "InvMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/InvMatrix.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1608298969175 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "O15 InvMatrix.v(11) " "Verilog HDL Port Connection error at InvMatrix.v(11): output or inout port \"O15\" must be connected to a structural net expression" {  } { { "InvMatrix.v" "" { Text "E:/BT/HK5/Thiet ke HTS HDL/Final/InvMatrix/InvMatrix.v" 11 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1608298969175 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1608298969176 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 17 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608298969287 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 18 20:42:49 2020 " "Processing ended: Fri Dec 18 20:42:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608298969287 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608298969287 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608298969287 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608298969287 ""}
