Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Mar  4 16:22:05 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bcd_counter_timing_summary_routed.rpt -pb bcd_counter_timing_summary_routed.pb -rpx bcd_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : bcd_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.145        0.000                      0                    9        0.233        0.000                      0                    9        9.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            17.145        0.000                      0                    9        0.233        0.000                      0                    9        9.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.145ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.807ns (38.649%)  route 1.281ns (61.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 25.126 - 20.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.617     5.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.478     5.914 r  cnt_reg[3]/Q
                         net (fo=4, routed)           0.890     6.805    q_OBUF[3]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.329     7.134 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.391     7.524    cnt[3]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.500    25.126    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.311    25.436    
                         clock uncertainty           -0.035    25.401    
    SLICE_X64Y84         FDRE (Setup_fdre_C_R)       -0.732    24.669    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.669    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 17.145    

Slack (MET) :             17.145ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.807ns (38.649%)  route 1.281ns (61.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 25.126 - 20.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.617     5.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.478     5.914 r  cnt_reg[3]/Q
                         net (fo=4, routed)           0.890     6.805    q_OBUF[3]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.329     7.134 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.391     7.524    cnt[3]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.500    25.126    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.311    25.436    
                         clock uncertainty           -0.035    25.401    
    SLICE_X64Y84         FDRE (Setup_fdre_C_R)       -0.732    24.669    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.669    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 17.145    

Slack (MET) :             17.145ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.807ns (38.649%)  route 1.281ns (61.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 25.126 - 20.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.617     5.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.478     5.914 r  cnt_reg[3]/Q
                         net (fo=4, routed)           0.890     6.805    q_OBUF[3]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.329     7.134 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.391     7.524    cnt[3]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.500    25.126    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.311    25.436    
                         clock uncertainty           -0.035    25.401    
    SLICE_X64Y84         FDRE (Setup_fdre_C_R)       -0.732    24.669    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.669    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 17.145    

Slack (MET) :             17.145ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.807ns (38.649%)  route 1.281ns (61.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 25.126 - 20.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.617     5.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.478     5.914 r  cnt_reg[3]/Q
                         net (fo=4, routed)           0.890     6.805    q_OBUF[3]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.329     7.134 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.391     7.524    cnt[3]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.500    25.126    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.311    25.436    
                         clock uncertainty           -0.035    25.401    
    SLICE_X64Y84         FDRE (Setup_fdre_C_R)       -0.732    24.669    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.669    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 17.145    

Slack (MET) :             18.206ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.773ns (42.022%)  route 1.066ns (57.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 25.126 - 20.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.617     5.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.478     5.914 r  cnt_reg[1]/Q
                         net (fo=6, routed)           1.066     6.981    q_OBUF[1]
    SLICE_X64Y84         LUT3 (Prop_lut3_I1_O)        0.295     7.276 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.276    plusOp[2]
    SLICE_X64Y84         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.500    25.126    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.311    25.436    
                         clock uncertainty           -0.035    25.401    
    SLICE_X64Y84         FDRE (Setup_fdre_C_D)        0.081    25.482    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.482    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                 18.206    

Slack (MET) :             18.214ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.799ns (42.762%)  route 1.069ns (57.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 25.126 - 20.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.617     5.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.478     5.914 r  cnt_reg[1]/Q
                         net (fo=6, routed)           1.069     6.984    q_OBUF[1]
    SLICE_X64Y84         LUT2 (Prop_lut2_I1_O)        0.321     7.305 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.305    plusOp[1]
    SLICE_X64Y84         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.500    25.126    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.311    25.436    
                         clock uncertainty           -0.035    25.401    
    SLICE_X64Y84         FDRE (Setup_fdre_C_D)        0.118    25.519    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.519    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                 18.214    

Slack (MET) :             18.217ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.799ns (42.830%)  route 1.066ns (57.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 25.126 - 20.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.617     5.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.478     5.914 r  cnt_reg[1]/Q
                         net (fo=6, routed)           1.066     6.981    q_OBUF[1]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.321     7.302 r  cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     7.302    plusOp[3]
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.500    25.126    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.311    25.436    
                         clock uncertainty           -0.035    25.401    
    SLICE_X64Y84         FDRE (Setup_fdre_C_D)        0.118    25.519    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.519    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                 18.217    

Slack (MET) :             18.301ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            co_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.779ns (46.637%)  route 0.891ns (53.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 25.126 - 20.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.617     5.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.478     5.914 r  cnt_reg[3]/Q
                         net (fo=4, routed)           0.891     6.806    q_OBUF[3]
    SLICE_X65Y84         LUT4 (Prop_lut4_I2_O)        0.301     7.107 r  co_i_2/O
                         net (fo=1, routed)           0.000     7.107    eqOp
    SLICE_X65Y84         FDRE                                         r  co_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.500    25.126    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  co_reg/C
                         clock pessimism              0.289    25.414    
                         clock uncertainty           -0.035    25.379    
    SLICE_X65Y84         FDRE (Setup_fdre_C_D)        0.029    25.408    co_reg
  -------------------------------------------------------------------
                         required time                         25.408    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                 18.301    

Slack (MET) :             18.833ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.642ns (53.122%)  route 0.567ns (46.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 25.126 - 20.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.617     5.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.518     5.954 f  cnt_reg[0]/Q
                         net (fo=7, routed)           0.567     6.521    q_OBUF[0]
    SLICE_X64Y84         LUT1 (Prop_lut1_I0_O)        0.124     6.645 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.645    plusOp[0]
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.500    25.126    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.311    25.436    
                         clock uncertainty           -0.035    25.401    
    SLICE_X64Y84         FDRE (Setup_fdre_C_D)        0.077    25.478    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.478    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                 18.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            co_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  cnt_reg[0]/Q
                         net (fo=7, routed)           0.128     1.924    q_OBUF[0]
    SLICE_X65Y84         LUT4 (Prop_lut4_I3_O)        0.045     1.969 r  co_i_2/O
                         net (fo=1, routed)           0.000     1.969    eqOp
    SLICE_X65Y84         FDRE                                         r  co_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.855     2.155    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  co_reg/C
                         clock pessimism             -0.509     1.646    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.091     1.737    co_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  cnt_reg[0]/Q
                         net (fo=7, routed)           0.209     2.005    q_OBUF[0]
    SLICE_X64Y84         LUT2 (Prop_lut2_I0_O)        0.043     2.048 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.048    plusOp[1]
    SLICE_X64Y84         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.855     2.155    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.522     1.633    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.131     1.764    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  cnt_reg[0]/Q
                         net (fo=7, routed)           0.209     2.005    q_OBUF[0]
    SLICE_X64Y84         LUT4 (Prop_lut4_I1_O)        0.043     2.048 r  cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     2.048    plusOp[3]
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.855     2.155    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.522     1.633    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.131     1.764    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.054%)  route 0.209ns (49.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  cnt_reg[0]/Q
                         net (fo=7, routed)           0.209     2.005    q_OBUF[0]
    SLICE_X64Y84         LUT3 (Prop_lut3_I0_O)        0.045     2.050 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.050    plusOp[2]
    SLICE_X64Y84         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.855     2.155    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.522     1.633    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.121     1.754    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.054%)  route 0.209ns (49.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.797 f  cnt_reg[0]/Q
                         net (fo=7, routed)           0.209     2.005    q_OBUF[0]
    SLICE_X64Y84         LUT1 (Prop_lut1_I0_O)        0.045     2.050 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.050    plusOp[0]
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.855     2.155    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.522     1.633    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.120     1.753    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.213ns (45.882%)  route 0.251ns (54.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  cnt_reg[0]/Q
                         net (fo=7, routed)           0.129     1.925    q_OBUF[0]
    SLICE_X65Y84         LUT5 (Prop_lut5_I0_O)        0.049     1.974 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.123     2.097    cnt[3]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.855     2.155    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.522     1.633    
    SLICE_X64Y84         FDRE (Hold_fdre_C_R)        -0.058     1.575    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.213ns (45.882%)  route 0.251ns (54.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  cnt_reg[0]/Q
                         net (fo=7, routed)           0.129     1.925    q_OBUF[0]
    SLICE_X65Y84         LUT5 (Prop_lut5_I0_O)        0.049     1.974 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.123     2.097    cnt[3]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.855     2.155    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.522     1.633    
    SLICE_X64Y84         FDRE (Hold_fdre_C_R)        -0.058     1.575    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.213ns (45.882%)  route 0.251ns (54.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  cnt_reg[0]/Q
                         net (fo=7, routed)           0.129     1.925    q_OBUF[0]
    SLICE_X65Y84         LUT5 (Prop_lut5_I0_O)        0.049     1.974 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.123     2.097    cnt[3]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.855     2.155    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.522     1.633    
    SLICE_X64Y84         FDRE (Hold_fdre_C_R)        -0.058     1.575    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.213ns (45.882%)  route 0.251ns (54.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  cnt_reg[0]/Q
                         net (fo=7, routed)           0.129     1.925    q_OBUF[0]
    SLICE_X65Y84         LUT5 (Prop_lut5_I0_O)        0.049     1.974 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.123     2.097    cnt[3]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.855     2.155    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.522     1.633    
    SLICE_X64Y84         FDRE (Hold_fdre_C_R)        -0.058     1.575    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.522    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y84    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y84    cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y84    cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y84    cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y84    co_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84    co_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84    co_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y84    cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84    co_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84    co_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 co_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.048ns  (logic 3.959ns (43.757%)  route 5.089ns (56.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.617     5.436    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  co_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     5.892 r  co_reg/Q
                         net (fo=1, routed)           5.089    10.981    co_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    14.484 r  co_OBUF_inst/O
                         net (fo=0)                   0.000    14.484    co
    A15                                                               r  co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.025ns  (logic 4.030ns (44.653%)  route 4.995ns (55.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.617     5.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.518     5.954 r  cnt_reg[2]/Q
                         net (fo=5, routed)           4.995    10.949    q_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.512    14.461 r  q_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.461    q[2]
    A16                                                               r  q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.861ns  (logic 4.165ns (71.064%)  route 1.696ns (28.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.617     5.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.478     5.914 r  cnt_reg[3]/Q
                         net (fo=4, routed)           1.696     7.610    q_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         3.687    11.298 r  q_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.298    q[3]
    K3                                                                r  q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.840ns  (logic 4.152ns (71.095%)  route 1.688ns (28.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.617     5.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.478     5.914 r  cnt_reg[1]/Q
                         net (fo=6, routed)           1.688     7.603    q_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         3.674    11.277 r  q_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.277    q[1]
    L3                                                                r  q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.752ns  (logic 4.030ns (70.070%)  route 1.721ns (29.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.617     5.436    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.518     5.954 r  cnt_reg[0]/Q
                         net (fo=7, routed)           1.721     7.676    q_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         3.512    11.188 r  q_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.188    q[0]
    M3                                                                r  q[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.377ns (78.714%)  route 0.372ns (21.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  cnt_reg[0]/Q
                         net (fo=7, routed)           0.372     2.169    q_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         1.213     3.382 r  q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.382    q[0]
    M3                                                                r  q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.405ns (79.645%)  route 0.359ns (20.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.148     1.781 r  cnt_reg[1]/Q
                         net (fo=6, routed)           0.359     2.140    q_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         1.257     3.397 r  q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.397    q[1]
    L3                                                                r  q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.413ns (79.520%)  route 0.364ns (20.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.148     1.781 r  cnt_reg[3]/Q
                         net (fo=4, routed)           0.364     2.145    q_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         1.265     3.410 r  q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.410    q[3]
    K3                                                                r  q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.288ns  (logic 1.377ns (41.878%)  route 1.911ns (58.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  cnt_reg[2]/Q
                         net (fo=5, routed)           1.911     3.707    q_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         1.213     4.920 r  q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.920    q[2]
    A16                                                               r  q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 co_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.289ns  (logic 1.345ns (40.901%)  route 1.944ns (59.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.587     1.633    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  co_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     1.774 r  co_reg/Q
                         net (fo=1, routed)           1.944     3.717    co_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     4.921 r  co_OBUF_inst/O
                         net (fo=0)                   0.000     4.921    co
    A15                                                               r  co (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.462ns  (logic 1.602ns (46.264%)  route 1.860ns (53.736%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           1.470     2.919    resetn_IBUF
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.152     3.071 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.391     3.462    cnt[3]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.500     5.126    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.462ns  (logic 1.602ns (46.264%)  route 1.860ns (53.736%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           1.470     2.919    resetn_IBUF
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.152     3.071 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.391     3.462    cnt[3]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.500     5.126    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.462ns  (logic 1.602ns (46.264%)  route 1.860ns (53.736%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           1.470     2.919    resetn_IBUF
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.152     3.071 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.391     3.462    cnt[3]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.500     5.126    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.462ns  (logic 1.602ns (46.264%)  route 1.860ns (53.736%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           1.470     2.919    resetn_IBUF
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.152     3.071 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.391     3.462    cnt[3]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.500     5.126    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            co_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.431ns  (logic 1.574ns (45.874%)  route 1.857ns (54.126%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           1.470     2.919    resetn_IBUF
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124     3.043 r  co_i_1/O
                         net (fo=1, routed)           0.387     3.431    p_0_in
    SLICE_X65Y84         FDRE                                         r  co_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.500     5.126    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  co_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            co_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.263ns (27.621%)  route 0.689ns (72.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.570     0.788    resetn_IBUF
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.833 r  co_i_1/O
                         net (fo=1, routed)           0.119     0.952    p_0_in
    SLICE_X65Y84         FDRE                                         r  co_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.855     2.155    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  co_reg/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.261ns (27.366%)  route 0.692ns (72.634%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.570     0.788    resetn_IBUF
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.043     0.831 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.123     0.953    cnt[3]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.855     2.155    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.261ns (27.366%)  route 0.692ns (72.634%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.570     0.788    resetn_IBUF
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.043     0.831 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.123     0.953    cnt[3]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.855     2.155    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.261ns (27.366%)  route 0.692ns (72.634%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.570     0.788    resetn_IBUF
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.043     0.831 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.123     0.953    cnt[3]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.855     2.155    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.261ns (27.366%)  route 0.692ns (72.634%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=2, routed)           0.570     0.788    resetn_IBUF
    SLICE_X65Y84         LUT5 (Prop_lut5_I4_O)        0.043     0.831 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.123     0.953    cnt[3]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.855     2.155    clk_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  cnt_reg[3]/C





