// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_ufixed_8_8_5_3_0_ap_fixed_9_7_5_3_0_config13_s (
        ap_ready,
        data_5_val,
        ap_return_0,
        ap_return_1,
        ap_rst
);


output   ap_ready;
input  [6:0] data_5_val;
output  [8:0] ap_return_0;
output  [8:0] ap_return_1;
input   ap_rst;

wire   [6:0] mult_fu_125_p0;
wire   [7:0] mult_fu_125_p1;
wire   [10:0] tmp_20_fu_664_p3;
wire   [13:0] mult_fu_125_p2;
wire   [11:0] zext_ln42_1_fu_672_p1;
wire   [13:0] add_ln58_fu_676_p2;
wire   [7:0] tmp_fu_688_p4;
wire   [11:0] sub_ln58_fu_682_p2;
wire   [5:0] trunc_ln111_1_fu_702_p4;
wire   [8:0] zext_ln111_fu_698_p1;
wire  signed [8:0] sext_ln111_fu_712_p1;
wire   [13:0] mult_fu_125_p00;

myproject_mul_7ns_8ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
mul_7ns_8ns_14_1_1_U22(
    .din0(mult_fu_125_p0),
    .din1(mult_fu_125_p1),
    .dout(mult_fu_125_p2)
);

assign add_ln58_fu_676_p2 = (mult_fu_125_p2 + 14'd64);

assign ap_ready = 1'b1;

assign mult_fu_125_p00 = data_5_val;

assign sext_ln111_fu_712_p1 = $signed(trunc_ln111_1_fu_702_p4);

assign sub_ln58_fu_682_p2 = (12'd672 - zext_ln42_1_fu_672_p1);

assign tmp_20_fu_664_p3 = {{data_5_val}, {4'd0}};

assign tmp_fu_688_p4 = {{add_ln58_fu_676_p2[13:6]}};

assign trunc_ln111_1_fu_702_p4 = {{sub_ln58_fu_682_p2[11:6]}};

assign zext_ln111_fu_698_p1 = tmp_fu_688_p4;

assign zext_ln42_1_fu_672_p1 = tmp_20_fu_664_p3;

assign ap_return_0 = zext_ln111_fu_698_p1;

assign ap_return_1 = sext_ln111_fu_712_p1;

assign mult_fu_125_p0 = mult_fu_125_p00;

assign mult_fu_125_p1 = 14'd88;

endmodule //myproject_dense_latency_ap_ufixed_8_8_5_3_0_ap_fixed_9_7_5_3_0_config13_s
