INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.gen/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.gen/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/alu_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exception
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/main_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/mem_read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/mem_write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tangzl/cqu/projects/verilog_projects/cpu/cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_min_tb
