GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:2962.0:1607.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:2962000000.000000:1607000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000033760972316:0.00000000062227753578:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
1a59f2de6ffc29df983f1ea1c1c9d604  /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/CUDAStream
Extracting PTX file and ptxas options    1: CUDAStream.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/CUDAStream
self exe links to: /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/CUDAStream
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/CUDAStream
Running md5sum using "md5sum /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/CUDAStream "
self exe links to: /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-10240-numtimes-1/CUDAStream
Extracting specific PTX file named CUDAStream.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ : hostFun 0x0x5646d66104f1, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11copy_kernelIfEvPKT_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10add_kernelIfEvPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10mul_kernelIfEvPT_PKS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12triad_kernelIfEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14nstream_kernelIfEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10dot_kernelIfEvPKT_S2_PS0_iE6tb_sum" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10dot_kernelIfEvPKT_S2_PS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11copy_kernelIdEvPKT_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10add_kernelIdEvPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10mul_kernelIdEvPT_PKS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12triad_kernelIdEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14nstream_kernelIdEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10dot_kernelIdEvPKT_S2_PS0_iE6tb_sum" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10dot_kernelIdEvPKT_S2_PS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_' : regs=14, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z10dot_kernelIdEvPKT_S2_PS0_i' : regs=12, lmem=0, smem=8192, cmem=348
GPGPU-Sim PTX: Kernel '_Z14nstream_kernelIdEvPT_PKS0_S3_' : regs=12, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z12triad_kernelIdEvPT_PKS0_S3_' : regs=10, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z10mul_kernelIdEvPT_PKS0_' : regs=8, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z10add_kernelIdEvPKT_S2_PS0_' : regs=10, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z11copy_kernelIdEvPKT_PS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: Kernel '_Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_' : regs=10, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z10dot_kernelIfEvPKT_S2_PS0_i' : regs=12, lmem=0, smem=4096, cmem=348
GPGPU-Sim PTX: Kernel '_Z14nstream_kernelIfEvPT_PKS0_S3_' : regs=10, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Kernel '_Z12triad_kernelIfEvPT_PKS0_S3_' : regs=8, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Kernel '_Z10mul_kernelIfEvPT_PKS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: Kernel '_Z10add_kernelIfEvPKT_S2_PS0_' : regs=8, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z11copy_kernelIfEvPKT_PS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: __cudaRegisterFunction _Z10dot_kernelIdEvPKT_S2_PS0_i : hostFun 0x0x5646d66104bf, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14nstream_kernelIdEvPT_PKS0_S3_ : hostFun 0x0x5646d6610491, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12triad_kernelIdEvPT_PKS0_S3_ : hostFun 0x0x5646d6610463, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10mul_kernelIdEvPT_PKS0_ : hostFun 0x0x5646d661043d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10add_kernelIdEvPKT_S2_PS0_ : hostFun 0x0x5646d661040f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11copy_kernelIdEvPKT_PS0_ : hostFun 0x0x5646d66103e9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_ : hostFun 0x0x5646d661039d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10dot_kernelIfEvPKT_S2_PS0_i : hostFun 0x0x5646d661036b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14nstream_kernelIfEvPT_PKS0_S3_ : hostFun 0x0x5646d661033d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12triad_kernelIfEvPT_PKS0_S3_ : hostFun 0x0x5646d661030f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10mul_kernelIfEvPT_PKS0_ : hostFun 0x0x5646d66102e9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10add_kernelIfEvPKT_S2_PS0_ : hostFun 0x0x5646d66102bb, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11copy_kernelIfEvPKT_PS0_ : hostFun 0x0x5646d6610295, fat_cubin_handle = 1
BabelStream
Version: 4.0
Implementation: CUDA
Running kernels 1 times
Precision: double
Array size: 0.1 MB (=0.0 GB)
Total size: 0.2 MB (=0.0 GB)
Using CUDA device GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 
Driver: 10010
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe46428..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe46420..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe46418..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe46410..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe46408..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe46400..

GPGPU-Sim PTX: cudaLaunch for 0x0x5646d66104f1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'.
GPGPU-Sim PTX: pushing kernel '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_' to stream 0, gridDim= (10,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
Destroy streams for kernel 1: size 0
kernel_name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 3389
gpu_sim_insn = 215040
gpu_ipc =      63.4523
gpu_tot_sim_cycle = 3389
gpu_tot_sim_insn = 215040
gpu_tot_ipc =      63.4523
gpu_tot_issued_cta = 10
gpu_occupancy = 46.9713% 
gpu_tot_occupancy = 46.9713% 
max_total_param_size = 0
gpu_stall_dramfull = 10792
gpu_stall_icnt2sh    = 108
partiton_level_parallism =       0.5783
partiton_level_parallism_total  =       0.5783
partiton_level_parallism_util =       3.3619
partiton_level_parallism_util_total  =       3.3619
L2_BW  =      54.8175 GB/Sec
L2_BW_total  =      54.8175 GB/Sec
gpu_total_sim_rate=215040

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3520
	L1I_total_cache_misses = 938
	L1I_total_cache_miss_rate = 0.2665
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1920
	L1C_total_cache_misses = 640
	L1C_total_cache_miss_rate = 0.3333
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1850
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1850
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 630
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2582
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 938
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 908
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3520

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1850
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 215040
gpgpu_n_tot_w_icount = 6720
gpgpu_n_stall_shd_mem = 14678
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 1920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 10
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 30720
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 61440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1850
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1850
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 960
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27291	W0_Idle:30310	W0_Scoreboard:753	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6720
single_issue_nums: WS0:3360	WS1:3360	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 80 {8:10,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 261120 {136:1920,}
traffic_breakdown_coretomem[INST_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 720 {72:10,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15360 {8:1920,}
traffic_breakdown_memtocore[INST_ACC_R] = 4080 {136:30,}
maxmflatency = 1693 
max_icnt2mem_latency = 483 
maxmrqlatency = 1948 
max_icnt2sh_latency = 13 
averagemflatency = 804 
avg_icnt2mem_latency = 40 
avg_mrq_latency = 284 
avg_icnt2sh_latency = 4 
mrq_lat_table:254 	0 	9 	86 	74 	171 	347 	743 	1771 	388 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	52 	324 	926 	628 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	34 	1481 	249 	31 	33 	52 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1918 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       909       905       924       923       940       937      1023      1020      1045      1039      1034      1027      1142      1132      1249      1239 
dram[1]:       916       684       931       930       947       944      1040      1034      1083      1073      1049      1045      1196      1181      1271      1252 
dram[2]:       532      1978       937       935       951       948      1032      1030      1045      1042      1158      1148      1086      1081      1351      1342 
dram[3]:       928       924       944       942       961       958      1035      1034      1065      1055      1042      1038      1160      1154      1330      1324 
dram[4]:       934       931       959       957       966       963      1075      1072      1058      1056      1077      1075      1208      1198      1421      1412 
dram[5]:       940       935       951       947      1013      1010      1087      1084      1097      1094      1077      1075      1195      1190      1294      1289 
dram[6]:       941       937       961       958       983       980      1082      1077      1117      1113      1120      1118      1111      1108      1214      1212 
dram[7]:       947       944       966       962       978       975      1117      1113      1103      1100      1094      1090      1124      1121      1169      1166 
average row accesses per activate:
dram[0]: 33.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 16.500000 11.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3844/132 = 29.121212
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7696
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        129        96       118       118       112       111       119       120       118       119       114       118       130       136        98        99
dram[1]:        112       109       112       113       107       110       124       124       132       136       131       131       132       132       105       102
dram[2]:        102        87       103       107       103       104        95        96       102       103       109       113       118       123        94        95
dram[3]:        102       102       104       105       112       112       111       110       115       115       119       122       121       121        90        93
dram[4]:         86        87        96        96       104       105       115       115       107       108       120       121       128       131       101        98
dram[5]:         88        93        83        84        99       100       102       103       110       111       107       108       118       120        83        84
dram[6]:         58        58        78        81        76        77        96        97       102       103        96        97       104       105        62        63
dram[7]:         72        71        93        93        90        90       104       104       120       121       109       110        98        98        69        70
maximum mf latency per bank:
dram[0]:       1335      1183      1492      1499      1404      1412      1438      1453      1392      1400      1408      1416      1481      1580      1016      1024
dram[1]:       1429      1446      1399      1410      1417      1360      1439      1446      1673      1684      1676      1693      1499      1450      1206      1214
dram[2]:       1295      1143      1213      1405      1231      1255      1059      1063      1248      1255      1227      1416      1240      1387       958       966
dram[3]:       1295      1303      1226      1240      1408      1417      1313      1321      1357      1343      1419      1487      1341      1322       954       995
dram[4]:       1123      1131      1211      1223      1375      1390      1349      1360      1274      1282      1325      1332      1386      1395      1269      1202
dram[5]:       1039      1074      1080      1088      1167      1175      1164      1174      1291      1298      1264      1272      1303      1360       814       822
dram[6]:        708       716       870       952      1035      1043      1078      1085      1163      1170      1206      1211      1131      1140       696       703
dram[7]:        915       923      1157      1166      1034      1024      1156      1108      1422      1429      1192      1201      1152      1160       768       776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5798 n_nop=3857 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.6637
n_activity=4251 dram_eff=0.9052
bk0: 68a 1888i bk1: 64a 2159i bk2: 64a 1925i bk3: 64a 1914i bk4: 64a 1934i bk5: 64a 1921i bk6: 64a 1913i bk7: 64a 1918i bk8: 64a 1937i bk9: 64a 1919i bk10: 64a 1929i bk11: 64a 2052i bk12: 64a 2041i bk13: 64a 2016i bk14: 32a 3864i bk15: 32a 3805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966736
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.771036
Bank_Level_Parallism_Col = 13.767608
Bank_Level_Parallism_Ready = 7.491437
write_to_read_ratio_blp_rw_average = 0.487819
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.663677 
total_CMD = 5798 
util_bw = 3848 
Wasted_Col = 373 
Wasted_Row = 0 
Idle = 1577 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 27 
WTRc_limit = 2187 
RTWc_limit = 2226 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2187 
RTWc_limit_alone = 2226 

Commands details: 
total_CMD = 5798 
n_nop = 3857 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.003105 
CoL_Bus_Util = 0.331839 
Either_Row_CoL_Bus_Util = 0.334771 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.000515 
queue_avg = 40.787857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.7879
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc0033980, atomic=0 1 entries : 0x7ff599775490 :  mf: uid= 11068, sid05:w25, part=1, addr=0xc0033980, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (3388), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5798 n_nop=3857 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.6637
n_activity=4278 dram_eff=0.8995
bk0: 64a 2035i bk1: 68a 2002i bk2: 64a 2042i bk3: 64a 2035i bk4: 64a 2054i bk5: 64a 2043i bk6: 64a 1906i bk7: 64a 1888i bk8: 64a 1997i bk9: 64a 1947i bk10: 64a 1890i bk11: 64a 1938i bk12: 64a 2094i bk13: 64a 2062i bk14: 32a 3705i bk15: 32a 4163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964657
Row_Buffer_Locality_read = 0.995851
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.526142
Bank_Level_Parallism_Col = 13.545433
Bank_Level_Parallism_Ready = 7.409564
write_to_read_ratio_blp_rw_average = 0.487586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.663677 
total_CMD = 5798 
util_bw = 3848 
Wasted_Col = 393 
Wasted_Row = 7 
Idle = 1550 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 38 
WTRc_limit = 2297 
RTWc_limit = 2269 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2297 
RTWc_limit_alone = 2269 

Commands details: 
total_CMD = 5798 
n_nop = 3857 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.003105 
CoL_Bus_Util = 0.331839 
Either_Row_CoL_Bus_Util = 0.334771 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.000515 
queue_avg = 41.195759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.1958
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5798 n_nop=3852 n_act=19 n_pre=3 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.6651
n_activity=4256 dram_eff=0.906
bk0: 68a 1922i bk1: 68a 2083i bk2: 64a 1959i bk3: 64a 1947i bk4: 64a 1965i bk5: 64a 1952i bk6: 64a 2034i bk7: 64a 1981i bk8: 64a 2028i bk9: 64a 1991i bk10: 64a 2058i bk11: 64a 2033i bk12: 64a 1920i bk13: 64a 1903i bk14: 32a 3700i bk15: 32a 3580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960581
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.929167
Bank_Level_Parallism = 13.773674
Bank_Level_Parallism_Col = 13.763856
Bank_Level_Parallism_Ready = 7.465249
write_to_read_ratio_blp_rw_average = 0.489389
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.665057 
total_CMD = 5798 
util_bw = 3856 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1572 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 24 
WTRc_limit = 2160 
RTWc_limit = 2258 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2258 

Commands details: 
total_CMD = 5798 
n_nop = 3852 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1928 
Row_Bus_Util =  0.003794 
CoL_Bus_Util = 0.332528 
Either_Row_CoL_Bus_Util = 0.335633 
Issued_on_Two_Bus_Simul_Util = 0.000690 
issued_two_Eff = 0.002055 
queue_avg = 41.018284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.0183
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5798 n_nop=3863 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.6623
n_activity=4209 dram_eff=0.9123
bk0: 64a 2096i bk1: 64a 2081i bk2: 64a 1950i bk3: 64a 1940i bk4: 64a 1966i bk5: 64a 1952i bk6: 64a 1929i bk7: 64a 1918i bk8: 64a 1987i bk9: 64a 1939i bk10: 64a 1909i bk11: 64a 1893i bk12: 64a 2039i bk13: 64a 2023i bk14: 32a 3956i bk15: 32a 4023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.728442
Bank_Level_Parallism_Col = 13.723612
Bank_Level_Parallism_Ready = 7.490890
write_to_read_ratio_blp_rw_average = 0.488143
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.662297 
total_CMD = 5798 
util_bw = 3840 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 1599 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 12 
WTRc_limit = 2160 
RTWc_limit = 2241 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2241 

Commands details: 
total_CMD = 5798 
n_nop = 3863 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.002760 
CoL_Bus_Util = 0.331149 
Either_Row_CoL_Bus_Util = 0.333736 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.000517 
queue_avg = 40.792515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.7925
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc002fc00, atomic=0 1 entries : 0x7ff5999f6bb0 :  mf: uid= 11072, sid03:w28, part=4, addr=0xc002fc00, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (3388), 
MSHR: tag=0xc0033c00, atomic=0 1 entries : 0x7ff5997741c0 :  mf: uid= 11019, sid05:w28, part=4, addr=0xc0033c00, load , size=128, unknown  status = IN_PARTITION_DRAM (3388), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc002fc80, atomic=0 1 entries : 0x7ff599cb6370 :  mf: uid= 11067, sid03:w28, part=4, addr=0xc002fc80, load , size=128, unknown  status = IN_PARTITION_DRAM (3385), 
MSHR: tag=0xc0033c80, atomic=0 1 entries : 0x7ff599acea50 :  mf: uid= 11014, sid05:w28, part=4, addr=0xc0033c80, load , size=128, unknown  status = IN_PARTITION_DRAM (3388), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5798 n_nop=3869 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=954 n_write=960 n_wr_bk=0 bw_util=0.6602
n_activity=4205 dram_eff=0.9103
bk0: 64a 2323i bk1: 64a 2301i bk2: 64a 2093i bk3: 64a 2082i bk4: 64a 2090i bk5: 64a 2076i bk6: 64a 1958i bk7: 64a 1947i bk8: 64a 2170i bk9: 64a 2109i bk10: 64a 2314i bk11: 64a 2267i bk12: 62a 2094i bk13: 60a 2078i bk14: 32a 4226i bk15: 32a 4318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.028299
Bank_Level_Parallism_Col = 13.020695
Bank_Level_Parallism_Ready = 7.164054
write_to_read_ratio_blp_rw_average = 0.487908
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.660228 
total_CMD = 5798 
util_bw = 3828 
Wasted_Col = 377 
Wasted_Row = 0 
Idle = 1593 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 25 
WTRc_limit = 2160 
RTWc_limit = 2182 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2182 

Commands details: 
total_CMD = 5798 
n_nop = 3869 
Read = 0 
Write = 960 
L2_Alloc = 954 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1914 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1914 
Row_Bus_Util =  0.002760 
CoL_Bus_Util = 0.330114 
Either_Row_CoL_Bus_Util = 0.332701 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.000518 
queue_avg = 40.844429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.8444
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xc0033d00, atomic=0 1 entries : 0x7ff599e4acd0 :  mf: uid= 11130, sid05:w29, part=5, addr=0xc0033d00, load , size=128, unknown  status = IN_PARTITION_DRAM (3388), 

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0033d80, atomic=0 1 entries : 0x7ff599af0620 :  mf: uid= 11128, sid05:w29, part=5, addr=0xc0033d80, load , size=128, unknown  status = IN_PARTITION_DRAM (3388), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5798 n_nop=3871 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=954 n_write=960 n_wr_bk=0 bw_util=0.6602
n_activity=4198 dram_eff=0.9119
bk0: 64a 2053i bk1: 64a 2031i bk2: 64a 2091i bk3: 64a 2069i bk4: 64a 1990i bk5: 64a 1977i bk6: 64a 1955i bk7: 64a 1942i bk8: 64a 1981i bk9: 64a 1944i bk10: 64a 1971i bk11: 64a 1957i bk12: 62a 2122i bk13: 60a 2089i bk14: 32a 3739i bk15: 32a 3697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.725584
Bank_Level_Parallism_Col = 13.723136
Bank_Level_Parallism_Ready = 7.465553
write_to_read_ratio_blp_rw_average = 0.491111
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.660228 
total_CMD = 5798 
util_bw = 3828 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1600 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 20 
WTRc_limit = 2196 
RTWc_limit = 2240 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2196 
RTWc_limit_alone = 2240 

Commands details: 
total_CMD = 5798 
n_nop = 3871 
Read = 0 
Write = 960 
L2_Alloc = 954 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1914 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1914 
Row_Bus_Util =  0.002760 
CoL_Bus_Util = 0.330114 
Either_Row_CoL_Bus_Util = 0.332356 
Issued_on_Two_Bus_Simul_Util = 0.000517 
issued_two_Eff = 0.001557 
queue_avg = 40.376854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.3769
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents
MSHR: tag=0xc0037e00, atomic=0 1 entries : 0x7ff59985f520 :  mf: uid= 11071, sid07:w30, part=6, addr=0xc0037e00, load , size=128, unknown  status = IN_PARTITION_DRAM (3385), 

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc002fe80, atomic=0 1 entries : 0x7ff599d11080 :  mf: uid= 11126, sid03:w30, part=6, addr=0xc002fe80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (3388), 
MSHR: tag=0xc0037e80, atomic=0 1 entries : 0x7ff5996f0670 :  mf: uid= 11066, sid07:w30, part=6, addr=0xc0037e80, load , size=128, unknown  status = IN_PARTITION_DRAM (3388), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5798 n_nop=3864 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=958 n_write=960 n_wr_bk=0 bw_util=0.6616
n_activity=4195 dram_eff=0.9144
bk0: 64a 2287i bk1: 64a 2240i bk2: 64a 2054i bk3: 64a 2041i bk4: 64a 2089i bk5: 64a 2110i bk6: 64a 1935i bk7: 64a 1919i bk8: 64a 1979i bk9: 64a 1963i bk10: 64a 1968i bk11: 64a 1957i bk12: 64a 1937i bk13: 62a 1926i bk14: 32a 4006i bk15: 32a 3941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.560429
Bank_Level_Parallism_Col = 13.552694
Bank_Level_Parallism_Ready = 7.405941
write_to_read_ratio_blp_rw_average = 0.487211
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.661607 
total_CMD = 5798 
util_bw = 3836 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 1603 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 2160 
RTWc_limit = 2225 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2225 

Commands details: 
total_CMD = 5798 
n_nop = 3864 
Read = 0 
Write = 960 
L2_Alloc = 958 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1918 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1918 
Row_Bus_Util =  0.002760 
CoL_Bus_Util = 0.330804 
Either_Row_CoL_Bus_Util = 0.333563 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 38.255604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2556
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0xc001bf00, atomic=0 1 entries : 0x7ff5994ccc90 :  mf: uid= 11110, sid03:w31, part=7, addr=0xc001bf00, load , size=128, unknown  status = IN_PARTITION_DRAM (3387), 
MSHR: tag=0xc0033f00, atomic=0 1 entries : 0x7ff599c3f240 :  mf: uid= 11094, sid05:w31, part=7, addr=0xc0033f00, load , size=128, unknown  status = IN_PARTITION_DRAM (3387), 

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc002ff80, atomic=0 1 entries : 0x7ff599de1a60 :  mf: uid= 11114, sid03:w31, part=7, addr=0xc002ff80, load , size=128, unknown  status = IN_PARTITION_DRAM (3382), 
MSHR: tag=0xc0033f80, atomic=0 1 entries : 0x7ff599daa220 :  mf: uid= 11091, sid05:w31, part=7, addr=0xc0033f80, load , size=128, unknown  status = IN_PARTITION_DRAM (3388), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5798 n_nop=3870 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=953 n_write=960 n_wr_bk=0 bw_util=0.6599
n_activity=4183 dram_eff=0.9147
bk0: 64a 2428i bk1: 64a 2382i bk2: 64a 1995i bk3: 64a 1982i bk4: 64a 1999i bk5: 64a 1986i bk6: 60a 1942i bk7: 64a 1980i bk8: 64a 1955i bk9: 64a 1941i bk10: 64a 1923i bk11: 64a 1907i bk12: 64a 1954i bk13: 61a 1946i bk14: 32a 4167i bk15: 32a 4046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.557256
Bank_Level_Parallism_Col = 13.554520
Bank_Level_Parallism_Ready = 7.386304
write_to_read_ratio_blp_rw_average = 0.491504
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.659883 
total_CMD = 5798 
util_bw = 3825 
Wasted_Col = 358 
Wasted_Row = 0 
Idle = 1615 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 17 
WTRc_limit = 2160 
RTWc_limit = 2246 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2246 

Commands details: 
total_CMD = 5798 
n_nop = 3870 
Read = 0 
Write = 960 
L2_Alloc = 953 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1913 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1913 
Row_Bus_Util =  0.002760 
CoL_Bus_Util = 0.329941 
Either_Row_CoL_Bus_Util = 0.332528 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.000519 
queue_avg = 39.433079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.4331

========= L2 cache stats =========
L2_cache_bank[0]: Access = 130, Miss = 121, Miss_rate = 0.931, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[1]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[2]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[3]: Access = 130, Miss = 121, Miss_rate = 0.931, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[4]: Access = 130, Miss = 121, Miss_rate = 0.931, Pending_hits = 9, Reservation_fails = 4
L2_cache_bank[5]: Access = 130, Miss = 121, Miss_rate = 0.931, Pending_hits = 9, Reservation_fails = 4
L2_cache_bank[6]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[7]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[8]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[9]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[10]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[11]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[12]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[13]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[14]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1960
L2_total_cache_misses = 1924
L2_total_cache_miss_rate = 0.9816
L2_total_cache_pending_hits = 36
L2_total_cache_reservation_fails = 35
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 35
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=2100
icnt_total_pkts_simt_to_mem=9640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.634184
	minimum = 6.000000
	maximum = 888.000000
Network latency average = 20.713520
	minimum = 6.000000
	maximum = 866.000000
Slowest packet = 1268
Flit latency average = 23.358773
	minimum = 6.000000
	maximum = 862.000000
Slowest flit = 5604
Fragmentation average = 1.714286
	minimum = 0.000000
	maximum = 837.000000
Injected packet rate average = 0.012554
	minimum = 0.000000 (at node 10)
	maximum = 0.031385 (at node 0)
Accepted packet rate average = 0.012554
	minimum = 0.000000 (at node 10)
	maximum = 0.031385 (at node 0)
Injected flit rate average = 0.037598
	minimum = 0.000000 (at node 10)
	maximum = 0.154363 (at node 0)
Accepted flit rate average= 0.037598
	minimum = 0.000000 (at node 10)
	maximum = 0.097678 (at node 20)
Injected packet length average = 2.994898
Accepted packet length average = 2.994898
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.634184 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 888.000000 (1 samples)
Network latency average = 20.713520 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 866.000000 (1 samples)
Flit latency average = 23.358773 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 862.000000 (1 samples)
Fragmentation average = 1.714286 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 837.000000 (1 samples)
Injected packet rate average = 0.012554 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.031385 (1 samples)
Accepted packet rate average = 0.012554 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.031385 (1 samples)
Injected flit rate average = 0.037598 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.154363 (1 samples)
Accepted flit rate average = 0.037598 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.097678 (1 samples)
Injected packet size average = 2.994898 (1 samples)
Accepted packet size average = 2.994898 (1 samples)
Hops average = 1.000000 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 215040 (inst/sec)
gpgpu_simulation_rate = 3389 (cycle/sec)
gpgpu_silicon_slowdown = 474181x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe46438..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe46430..

GPGPU-Sim PTX: cudaLaunch for 0x0x5646d66103e9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11copy_kernelIdEvPKT_PS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11copy_kernelIdEvPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11copy_kernelIdEvPKT_PS0_'.
GPGPU-Sim PTX: pushing kernel '_Z11copy_kernelIdEvPKT_PS0_' to stream 0, gridDim= (10,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
Destroy streams for kernel 2: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1477
gpu_sim_insn = 143360
gpu_ipc =      97.0616
gpu_tot_sim_cycle = 4866
gpu_tot_sim_insn = 358400
gpu_tot_ipc =      73.6539
gpu_tot_issued_cta = 20
gpu_occupancy = 45.8545% 
gpu_tot_occupancy = 46.6279% 
max_total_param_size = 0
gpu_stall_dramfull = 13959
gpu_stall_icnt2sh    = 7729
partiton_level_parallism =       0.8869
partiton_level_parallism_total  =       0.6720
partiton_level_parallism_util =       4.7636
partiton_level_parallism_util_total  =       3.8112
L2_BW  =      84.0671 GB/Sec
L2_BW_total  =      63.6958 GB/Sec
gpu_total_sim_rate=179200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5760
	L1I_total_cache_misses = 1578
	L1I_total_cache_miss_rate = 0.2740
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2560
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.5000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1850
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1850
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4182
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1578
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1528
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5760

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1850
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 358400
gpgpu_n_tot_w_icount = 11200
gpgpu_n_stall_shd_mem = 18448
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 640
gpgpu_n_mem_write_global = 2560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 10240
gpgpu_n_store_insn = 40960
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 81920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1850
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1850
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30804	W0_Idle:44183	W0_Scoreboard:8425	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11200
single_issue_nums: WS0:4960	WS1:4960	
dual_issue_nums: WS0:320	WS1:320	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5120 {8:640,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 348160 {136:2560,}
traffic_breakdown_coretomem[INST_ACC_R] = 400 {8:50,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87040 {136:640,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 20480 {8:2560,}
traffic_breakdown_memtocore[INST_ACC_R] = 6800 {136:50,}
maxmflatency = 1693 
max_icnt2mem_latency = 483 
maxmrqlatency = 1948 
max_icnt2sh_latency = 66 
averagemflatency = 765 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 284 
avg_icnt2sh_latency = 12 
mrq_lat_table:256 	0 	9 	86 	74 	171 	347 	743 	1771 	388 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	880 	786 	926 	628 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	316 	2261 	396 	34 	38 	145 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2566 	187 	288 	177 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	2 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       909       905       924       923       940       937      1023      1020      1045      1039      1034      1027      1142      1132      1249      1239 
dram[1]:       916       684       931       930       947       944      1040      1034      1083      1073      1049      1045      1196      1181      1271      1252 
dram[2]:       532      1978       937       935       951       948      1032      1030      1045      1042      1158      1148      1086      1081      1351      1342 
dram[3]:       928       924       944       942       961       958      1035      1034      1065      1055      1042      1038      1160      1154      1330      1324 
dram[4]:       934       931       959       957       966       963      1075      1072      1058      1056      1077      1075      1208      1198      1421      1412 
dram[5]:       940       935       951       947      1013      1010      1087      1084      1097      1094      1077      1075      1195      1190      1294      1289 
dram[6]:       941       937       961       958       983       980      1082      1077      1117      1113      1120      1118      1111      1108      1214      1212 
dram[7]:       947       944       966       962       978       975      1117      1113      1103      1100      1094      1090      1124      1121      1169      1166 
average row accesses per activate:
dram[0]: 33.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 16.500000 11.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3846/134 = 28.701492
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7704
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        174       121       159       147       134       127       119       120       118       119       139       139       150       155       116       117
dram[1]:        138       135       143       144       124       127       124       124       132       136       159       159       155       156       128       125
dram[2]:        130       115       136       141       121       122        95        96       102       103       133       141       136       144       112       113
dram[3]:        130       131       137       137       130       131       111       110       115       115       141       145       144       144       110       115
dram[4]:        117       119       131       132       124       125       115       115       107       108       144       144       146       149       119       116
dram[5]:        113       118       118       119       118       120       102       103       110       111       130       131       136       138       101       102
dram[6]:         90        91       115       120        97        98        96        97       102       103       120       121       122       123        80        82
dram[7]:        102       101       129       130       110       110       104       104       120       121       132       133       115       116        87        88
maximum mf latency per bank:
dram[0]:       1335      1183      1492      1499      1404      1412      1438      1453      1392      1400      1408      1416      1481      1580      1016      1024
dram[1]:       1429      1446      1399      1410      1417      1360      1439      1446      1673      1684      1676      1693      1499      1450      1206      1214
dram[2]:       1295      1143      1213      1405      1231      1255      1059      1063      1248      1255      1227      1416      1240      1387       958       966
dram[3]:       1295      1303      1226      1240      1408      1417      1313      1321      1357      1343      1419      1487      1341      1322       954       995
dram[4]:       1123      1131      1211      1223      1375      1390      1349      1360      1274      1282      1325      1332      1386      1395      1269      1202
dram[5]:       1039      1074      1080      1088      1167      1175      1164      1174      1291      1298      1264      1272      1303      1360       814       822
dram[6]:        708       716       870       952      1035      1043      1078      1085      1163      1170      1206      1211      1131      1140       696       703
dram[7]:        915       923      1157      1166      1034      1024      1156      1108      1422      1429      1192      1201      1152      1160       768       776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8324 n_nop=6383 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4623
n_activity=4251 dram_eff=0.9052
bk0: 68a 4414i bk1: 64a 4685i bk2: 64a 4451i bk3: 64a 4440i bk4: 64a 4460i bk5: 64a 4447i bk6: 64a 4439i bk7: 64a 4444i bk8: 64a 4463i bk9: 64a 4445i bk10: 64a 4455i bk11: 64a 4578i bk12: 64a 4567i bk13: 64a 4542i bk14: 32a 6390i bk15: 32a 6331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966736
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.771036
Bank_Level_Parallism_Col = 13.767608
Bank_Level_Parallism_Ready = 7.491437
write_to_read_ratio_blp_rw_average = 0.487819
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.462278 
total_CMD = 8324 
util_bw = 3848 
Wasted_Col = 373 
Wasted_Row = 0 
Idle = 4103 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 27 
WTRc_limit = 2187 
RTWc_limit = 2226 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2187 
RTWc_limit_alone = 2226 

Commands details: 
total_CMD = 8324 
n_nop = 6383 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.002162 
CoL_Bus_Util = 0.231139 
Either_Row_CoL_Bus_Util = 0.233181 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.000515 
queue_avg = 28.410379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.4104
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8324 n_nop=6383 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4623
n_activity=4278 dram_eff=0.8995
bk0: 64a 4561i bk1: 68a 4528i bk2: 64a 4568i bk3: 64a 4561i bk4: 64a 4580i bk5: 64a 4569i bk6: 64a 4432i bk7: 64a 4414i bk8: 64a 4523i bk9: 64a 4473i bk10: 64a 4416i bk11: 64a 4464i bk12: 64a 4620i bk13: 64a 4588i bk14: 32a 6231i bk15: 32a 6689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964657
Row_Buffer_Locality_read = 0.995851
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.526142
Bank_Level_Parallism_Col = 13.545433
Bank_Level_Parallism_Ready = 7.409564
write_to_read_ratio_blp_rw_average = 0.487586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.462278 
total_CMD = 8324 
util_bw = 3848 
Wasted_Col = 393 
Wasted_Row = 7 
Idle = 4076 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 38 
WTRc_limit = 2297 
RTWc_limit = 2269 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2297 
RTWc_limit_alone = 2269 

Commands details: 
total_CMD = 8324 
n_nop = 6383 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.002162 
CoL_Bus_Util = 0.231139 
Either_Row_CoL_Bus_Util = 0.233181 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.000515 
queue_avg = 28.694498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6945
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8324 n_nop=6378 n_act=19 n_pre=3 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4632
n_activity=4256 dram_eff=0.906
bk0: 68a 4448i bk1: 68a 4609i bk2: 64a 4485i bk3: 64a 4473i bk4: 64a 4491i bk5: 64a 4478i bk6: 64a 4560i bk7: 64a 4507i bk8: 64a 4554i bk9: 64a 4517i bk10: 64a 4584i bk11: 64a 4559i bk12: 64a 4446i bk13: 64a 4429i bk14: 32a 6226i bk15: 32a 6106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960581
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.929167
Bank_Level_Parallism = 13.773674
Bank_Level_Parallism_Col = 13.763856
Bank_Level_Parallism_Ready = 7.465249
write_to_read_ratio_blp_rw_average = 0.489389
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.463239 
total_CMD = 8324 
util_bw = 3856 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 4098 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 24 
WTRc_limit = 2160 
RTWc_limit = 2258 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2258 

Commands details: 
total_CMD = 8324 
n_nop = 6378 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1928 
Row_Bus_Util =  0.002643 
CoL_Bus_Util = 0.231619 
Either_Row_CoL_Bus_Util = 0.233782 
Issued_on_Two_Bus_Simul_Util = 0.000481 
issued_two_Eff = 0.002055 
queue_avg = 28.570879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.5709
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8324 n_nop=6389 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4613
n_activity=4209 dram_eff=0.9123
bk0: 64a 4622i bk1: 64a 4607i bk2: 64a 4476i bk3: 64a 4466i bk4: 64a 4492i bk5: 64a 4478i bk6: 64a 4455i bk7: 64a 4444i bk8: 64a 4513i bk9: 64a 4465i bk10: 64a 4435i bk11: 64a 4419i bk12: 64a 4565i bk13: 64a 4549i bk14: 32a 6482i bk15: 32a 6549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.728442
Bank_Level_Parallism_Col = 13.723612
Bank_Level_Parallism_Ready = 7.490890
write_to_read_ratio_blp_rw_average = 0.488143
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.461317 
total_CMD = 8324 
util_bw = 3840 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 4125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 12 
WTRc_limit = 2160 
RTWc_limit = 2241 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2241 

Commands details: 
total_CMD = 8324 
n_nop = 6389 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001922 
CoL_Bus_Util = 0.230658 
Either_Row_CoL_Bus_Util = 0.232460 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.000517 
queue_avg = 28.413624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.4136
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8324 n_nop=6389 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4613
n_activity=4227 dram_eff=0.9084
bk0: 64a 4849i bk1: 64a 4827i bk2: 64a 4619i bk3: 64a 4608i bk4: 64a 4616i bk5: 64a 4602i bk6: 64a 4484i bk7: 64a 4473i bk8: 64a 4696i bk9: 64a 4635i bk10: 64a 4840i bk11: 64a 4793i bk12: 64a 4618i bk13: 64a 4594i bk14: 32a 6752i bk15: 32a 6844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.997628
Bank_Level_Parallism_Col = 12.990036
Bank_Level_Parallism_Ready = 7.145833
write_to_read_ratio_blp_rw_average = 0.486635
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.461317 
total_CMD = 8324 
util_bw = 3840 
Wasted_Col = 377 
Wasted_Row = 0 
Idle = 4107 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 25 
WTRc_limit = 2160 
RTWc_limit = 2182 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2182 

Commands details: 
total_CMD = 8324 
n_nop = 6389 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001922 
CoL_Bus_Util = 0.230658 
Either_Row_CoL_Bus_Util = 0.232460 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.000517 
queue_avg = 28.449783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.4498
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8324 n_nop=6379 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4632
n_activity=4324 dram_eff=0.8918
bk0: 68a 4549i bk1: 68a 4526i bk2: 64a 4616i bk3: 64a 4595i bk4: 64a 4516i bk5: 64a 4503i bk6: 64a 4481i bk7: 64a 4468i bk8: 64a 4507i bk9: 64a 4470i bk10: 64a 4497i bk11: 64a 4483i bk12: 64a 4646i bk13: 64a 4605i bk14: 32a 6265i bk15: 32a 6224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.508780
Bank_Level_Parallism_Col = 13.582941
Bank_Level_Parallism_Ready = 7.419689
write_to_read_ratio_blp_rw_average = 0.485672
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.463239 
total_CMD = 8324 
util_bw = 3856 
Wasted_Col = 394 
Wasted_Row = 24 
Idle = 4050 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 20 
WTRc_limit = 2196 
RTWc_limit = 2240 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2196 
RTWc_limit_alone = 2240 

Commands details: 
total_CMD = 8324 
n_nop = 6379 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.002403 
CoL_Bus_Util = 0.231619 
Either_Row_CoL_Bus_Util = 0.233662 
Issued_on_Two_Bus_Simul_Util = 0.000360 
issued_two_Eff = 0.001542 
queue_avg = 28.124100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.1241
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8324 n_nop=6388 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4613
n_activity=4209 dram_eff=0.9123
bk0: 64a 4813i bk1: 64a 4766i bk2: 64a 4580i bk3: 64a 4567i bk4: 64a 4615i bk5: 64a 4636i bk6: 64a 4461i bk7: 64a 4445i bk8: 64a 4505i bk9: 64a 4489i bk10: 64a 4494i bk11: 64a 4483i bk12: 64a 4463i bk13: 64a 4450i bk14: 32a 6532i bk15: 32a 6467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.551453
Bank_Level_Parallism_Col = 13.543722
Bank_Level_Parallism_Ready = 7.399271
write_to_read_ratio_blp_rw_average = 0.486862
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.461317 
total_CMD = 8324 
util_bw = 3840 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 4125 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 8 
WTRc_limit = 2160 
RTWc_limit = 2225 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2225 

Commands details: 
total_CMD = 8324 
n_nop = 6388 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001922 
CoL_Bus_Util = 0.230658 
Either_Row_CoL_Bus_Util = 0.232580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 26.646564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=26.6466
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8324 n_nop=6389 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.4613
n_activity=4208 dram_eff=0.9125
bk0: 64a 4954i bk1: 64a 4908i bk2: 64a 4521i bk3: 64a 4508i bk4: 64a 4525i bk5: 64a 4512i bk6: 64a 4455i bk7: 64a 4506i bk8: 64a 4481i bk9: 64a 4467i bk10: 64a 4449i bk11: 64a 4433i bk12: 64a 4480i bk13: 64a 4467i bk14: 32a 6693i bk15: 32a 6572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.516798
Bank_Level_Parallism_Col = 13.514061
Bank_Level_Parallism_Ready = 7.364583
write_to_read_ratio_blp_rw_average = 0.489864
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.461317 
total_CMD = 8324 
util_bw = 3840 
Wasted_Col = 358 
Wasted_Row = 0 
Idle = 4126 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 17 
WTRc_limit = 2160 
RTWc_limit = 2246 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2246 

Commands details: 
total_CMD = 8324 
n_nop = 6389 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001922 
CoL_Bus_Util = 0.230658 
Either_Row_CoL_Bus_Util = 0.232460 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.000517 
queue_avg = 27.466722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=27.4667

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220, Miss = 121, Miss_rate = 0.550, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[1]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[2]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[3]: Access = 210, Miss = 121, Miss_rate = 0.576, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[4]: Access = 210, Miss = 121, Miss_rate = 0.576, Pending_hits = 9, Reservation_fails = 4
L2_cache_bank[5]: Access = 210, Miss = 121, Miss_rate = 0.576, Pending_hits = 9, Reservation_fails = 4
L2_cache_bank[6]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[7]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[8]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[9]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[10]: Access = 210, Miss = 121, Miss_rate = 0.576, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[11]: Access = 210, Miss = 121, Miss_rate = 0.576, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[12]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[13]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[14]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 200, Miss = 120, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3270
L2_total_cache_misses = 1926
L2_total_cache_miss_rate = 0.5890
L2_total_cache_pending_hits = 54
L2_total_cache_reservation_fails = 35
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 45
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 640
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 50
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 35
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.099

icnt_total_pkts_mem_to_simt=6070
icnt_total_pkts_simt_to_mem=13510
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.862977
	minimum = 6.000000
	maximum = 377.000000
Network latency average = 21.994275
	minimum = 6.000000
	maximum = 372.000000
Slowest packet = 4860
Flit latency average = 23.237755
	minimum = 6.000000
	maximum = 368.000000
Slowest flit = 13741
Fragmentation average = 1.883969
	minimum = 0.000000
	maximum = 359.000000
Injected packet rate average = 0.019258
	minimum = 0.000000 (at node 0)
	maximum = 0.048144 (at node 10)
Accepted packet rate average = 0.019258
	minimum = 0.000000 (at node 0)
	maximum = 0.048144 (at node 10)
Injected flit rate average = 0.057626
	minimum = 0.000000 (at node 0)
	maximum = 0.142227 (at node 10)
Accepted flit rate average= 0.057626
	minimum = 0.000000 (at node 0)
	maximum = 0.145902 (at node 10)
Injected packet length average = 2.992366
Accepted packet length average = 2.992366
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.248580 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 632.500000 (2 samples)
Network latency average = 21.353898 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 619.000000 (2 samples)
Flit latency average = 23.298264 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 615.000000 (2 samples)
Fragmentation average = 1.799128 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 598.000000 (2 samples)
Injected packet rate average = 0.015906 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.039765 (2 samples)
Accepted packet rate average = 0.015906 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.039765 (2 samples)
Injected flit rate average = 0.047612 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.148295 (2 samples)
Accepted flit rate average = 0.047612 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.121790 (2 samples)
Injected packet size average = 2.993365 (2 samples)
Accepted packet size average = 2.993365 (2 samples)
Hops average = 1.000000 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 179200 (inst/sec)
gpgpu_simulation_rate = 2433 (cycle/sec)
gpgpu_silicon_slowdown = 660501x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe46438..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe46430..

GPGPU-Sim PTX: cudaLaunch for 0x0x5646d661043d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: reconvergence points for _Z10mul_kernelIdEvPT_PKS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10mul_kernelIdEvPT_PKS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10mul_kernelIdEvPT_PKS0_'.
GPGPU-Sim PTX: pushing kernel '_Z10mul_kernelIdEvPT_PKS0_' to stream 0, gridDim= (10,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
Destroy streams for kernel 3: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 1403
gpu_sim_insn = 153600
gpu_ipc =     109.4797
gpu_tot_sim_cycle = 6269
gpu_tot_sim_insn = 512000
gpu_tot_ipc =      81.6717
gpu_tot_issued_cta = 30
gpu_occupancy = 45.3102% 
gpu_tot_occupancy = 46.3300% 
max_total_param_size = 0
gpu_stall_dramfull = 16777
gpu_stall_icnt2sh    = 14608
partiton_level_parallism =       0.9266
partiton_level_parallism_total  =       0.7290
partiton_level_parallism_util =       4.8148
partiton_level_parallism_util_total  =       4.0514
L2_BW  =      87.8255 GB/Sec
L2_BW_total  =      69.0960 GB/Sec
gpu_total_sim_rate=170666

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8320
	L1I_total_cache_misses = 2218
	L1I_total_cache_miss_rate = 0.2666
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3200
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.4000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1850
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1850
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6102
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2218
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2148
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3200
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1850
ctas_completed 30, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 
gpgpu_n_tot_thrd_icount = 512000
gpgpu_n_tot_w_icount = 16000
gpgpu_n_stall_shd_mem = 22006
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1280
gpgpu_n_mem_write_global = 3200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 20480
gpgpu_n_store_insn = 51200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 102400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1850
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1850
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2240
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32942	W0_Idle:58828	W0_Scoreboard:14302	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16000
single_issue_nums: WS0:7360	WS1:7360	
dual_issue_nums: WS0:320	WS1:320	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10240 {8:1280,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 435200 {136:3200,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174080 {136:1280,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25600 {8:3200,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmflatency = 1693 
max_icnt2mem_latency = 483 
maxmrqlatency = 1948 
max_icnt2sh_latency = 66 
averagemflatency = 550 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 284 
avg_icnt2sh_latency = 12 
mrq_lat_table:258 	0 	9 	86 	74 	171 	347 	743 	1771 	388 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1770 	1176 	926 	628 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	553 	3014 	578 	62 	86 	197 	80 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3213 	453 	501 	331 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	2 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       909       905       924       923       940       937      1023      1020      1045      1039      1034      1027      1142      1132      1249      1239 
dram[1]:       916       684       931       930       947       944      1040      1034      1083      1073      1049      1045      1196      1181      1271      1252 
dram[2]:       532      1978       937       935       951       948      1032      1030      1045      1042      1158      1148      1086      1081      1351      1342 
dram[3]:       928       924       944       942       961       958      1035      1034      1065      1055      1042      1038      1160      1154      1330      1324 
dram[4]:       934       931       959       957       966       963      1075      1072      1058      1056      1077      1075      1208      1198      1421      1412 
dram[5]:       940       935       951       947      1013      1010      1087      1084      1097      1094      1077      1075      1195      1190      1294      1289 
dram[6]:       941       937       961       958       983       980      1082      1077      1117      1113      1120      1118      1111      1108      1214      1212 
dram[7]:       947       944       966       962       978       975      1117      1113      1103      1100      1094      1090      1124      1121      1169      1166 
average row accesses per activate:
dram[0]: 33.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 16.500000 11.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3848/136 = 28.294117
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7712
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        174       121       159       147       147       137       141       140       137       137       175       164       190       182       160       148
dram[1]:        138       135       143       144       137       140       147       148       154       157       182       184       184       186       159       157
dram[2]:        130       115       136       141       133       135       116       119       120       122       161       170       166       174       146       147
dram[3]:        130       131       137       137       140       142       132       131       133       136       166       171       174       175       142       148
dram[4]:        117       119       131       132       135       136       135       136       125       125       173       174       179       182       155       153
dram[5]:        113       118       118       119       129       131       121       122       128       129       156       158       170       172       136       138
dram[6]:         87        88       115       120       108       110       117       118       120       121       151       153       156       158       119       121
dram[7]:        102       101       129       130       121       121       124       124       138       139       161       163       152       154       128       129
maximum mf latency per bank:
dram[0]:       1335      1183      1492      1499      1404      1412      1438      1453      1392      1400      1408      1416      1481      1580      1016      1024
dram[1]:       1429      1446      1399      1410      1417      1360      1439      1446      1673      1684      1676      1693      1499      1450      1206      1214
dram[2]:       1295      1143      1213      1405      1231      1255      1059      1063      1248      1255      1227      1416      1240      1387       958       966
dram[3]:       1295      1303      1226      1240      1408      1417      1313      1321      1357      1343      1419      1487      1341      1322       954       995
dram[4]:       1123      1131      1211      1223      1375      1390      1349      1360      1274      1282      1325      1332      1386      1395      1269      1202
dram[5]:       1039      1074      1080      1088      1167      1175      1164      1174      1291      1298      1264      1272      1303      1360       814       822
dram[6]:        708       716       870       952      1035      1043      1078      1085      1163      1170      1206      1211      1131      1140       696       703
dram[7]:        915       923      1157      1166      1034      1024      1156      1108      1422      1429      1192      1201      1152      1160       768       776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10724 n_nop=8783 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3588
n_activity=4251 dram_eff=0.9052
bk0: 68a 6814i bk1: 64a 7085i bk2: 64a 6851i bk3: 64a 6840i bk4: 64a 6860i bk5: 64a 6847i bk6: 64a 6839i bk7: 64a 6844i bk8: 64a 6863i bk9: 64a 6845i bk10: 64a 6855i bk11: 64a 6978i bk12: 64a 6967i bk13: 64a 6942i bk14: 32a 8790i bk15: 32a 8731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966736
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.771036
Bank_Level_Parallism_Col = 13.767608
Bank_Level_Parallism_Ready = 7.491437
write_to_read_ratio_blp_rw_average = 0.487819
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.358821 
total_CMD = 10724 
util_bw = 3848 
Wasted_Col = 373 
Wasted_Row = 0 
Idle = 6503 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 27 
WTRc_limit = 2187 
RTWc_limit = 2226 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2187 
RTWc_limit_alone = 2226 

Commands details: 
total_CMD = 10724 
n_nop = 8783 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.001678 
CoL_Bus_Util = 0.179411 
Either_Row_CoL_Bus_Util = 0.180996 
Issued_on_Two_Bus_Simul_Util = 0.000093 
issued_two_Eff = 0.000515 
queue_avg = 22.052219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.0522
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10724 n_nop=8783 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3588
n_activity=4278 dram_eff=0.8995
bk0: 64a 6961i bk1: 68a 6928i bk2: 64a 6968i bk3: 64a 6961i bk4: 64a 6980i bk5: 64a 6969i bk6: 64a 6832i bk7: 64a 6814i bk8: 64a 6923i bk9: 64a 6873i bk10: 64a 6816i bk11: 64a 6864i bk12: 64a 7020i bk13: 64a 6988i bk14: 32a 8631i bk15: 32a 9089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964657
Row_Buffer_Locality_read = 0.995851
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.526142
Bank_Level_Parallism_Col = 13.545433
Bank_Level_Parallism_Ready = 7.409564
write_to_read_ratio_blp_rw_average = 0.487586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.358821 
total_CMD = 10724 
util_bw = 3848 
Wasted_Col = 393 
Wasted_Row = 7 
Idle = 6476 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 38 
WTRc_limit = 2297 
RTWc_limit = 2269 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2297 
RTWc_limit_alone = 2269 

Commands details: 
total_CMD = 10724 
n_nop = 8783 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.001678 
CoL_Bus_Util = 0.179411 
Either_Row_CoL_Bus_Util = 0.180996 
Issued_on_Two_Bus_Simul_Util = 0.000093 
issued_two_Eff = 0.000515 
queue_avg = 22.272753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.2728
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10724 n_nop=8778 n_act=19 n_pre=3 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3596
n_activity=4256 dram_eff=0.906
bk0: 68a 6848i bk1: 68a 7009i bk2: 64a 6885i bk3: 64a 6873i bk4: 64a 6891i bk5: 64a 6878i bk6: 64a 6960i bk7: 64a 6907i bk8: 64a 6954i bk9: 64a 6917i bk10: 64a 6984i bk11: 64a 6959i bk12: 64a 6846i bk13: 64a 6829i bk14: 32a 8626i bk15: 32a 8506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960581
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.929167
Bank_Level_Parallism = 13.773674
Bank_Level_Parallism_Col = 13.763856
Bank_Level_Parallism_Ready = 7.465249
write_to_read_ratio_blp_rw_average = 0.489389
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.359567 
total_CMD = 10724 
util_bw = 3856 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 6498 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 24 
WTRc_limit = 2160 
RTWc_limit = 2258 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2258 

Commands details: 
total_CMD = 10724 
n_nop = 8778 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1928 
Row_Bus_Util =  0.002051 
CoL_Bus_Util = 0.179784 
Either_Row_CoL_Bus_Util = 0.181462 
Issued_on_Two_Bus_Simul_Util = 0.000373 
issued_two_Eff = 0.002055 
queue_avg = 22.176800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.1768
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10724 n_nop=8789 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3581
n_activity=4209 dram_eff=0.9123
bk0: 64a 7022i bk1: 64a 7007i bk2: 64a 6876i bk3: 64a 6866i bk4: 64a 6892i bk5: 64a 6878i bk6: 64a 6855i bk7: 64a 6844i bk8: 64a 6913i bk9: 64a 6865i bk10: 64a 6835i bk11: 64a 6819i bk12: 64a 6965i bk13: 64a 6949i bk14: 32a 8882i bk15: 32a 8949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.728442
Bank_Level_Parallism_Col = 13.723612
Bank_Level_Parallism_Ready = 7.490890
write_to_read_ratio_blp_rw_average = 0.488143
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.358075 
total_CMD = 10724 
util_bw = 3840 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 6525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 12 
WTRc_limit = 2160 
RTWc_limit = 2241 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2241 

Commands details: 
total_CMD = 10724 
n_nop = 8789 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001492 
CoL_Bus_Util = 0.179038 
Either_Row_CoL_Bus_Util = 0.180436 
Issued_on_Two_Bus_Simul_Util = 0.000093 
issued_two_Eff = 0.000517 
queue_avg = 22.054737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.0547
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10724 n_nop=8789 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3581
n_activity=4227 dram_eff=0.9084
bk0: 64a 7249i bk1: 64a 7227i bk2: 64a 7019i bk3: 64a 7008i bk4: 64a 7016i bk5: 64a 7002i bk6: 64a 6884i bk7: 64a 6873i bk8: 64a 7096i bk9: 64a 7035i bk10: 64a 7240i bk11: 64a 7193i bk12: 64a 7018i bk13: 64a 6994i bk14: 32a 9152i bk15: 32a 9244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.997628
Bank_Level_Parallism_Col = 12.990036
Bank_Level_Parallism_Ready = 7.145833
write_to_read_ratio_blp_rw_average = 0.486635
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.358075 
total_CMD = 10724 
util_bw = 3840 
Wasted_Col = 377 
Wasted_Row = 0 
Idle = 6507 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 25 
WTRc_limit = 2160 
RTWc_limit = 2182 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2182 

Commands details: 
total_CMD = 10724 
n_nop = 8789 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001492 
CoL_Bus_Util = 0.179038 
Either_Row_CoL_Bus_Util = 0.180436 
Issued_on_Two_Bus_Simul_Util = 0.000093 
issued_two_Eff = 0.000517 
queue_avg = 22.082806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=22.0828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10724 n_nop=8779 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3596
n_activity=4324 dram_eff=0.8918
bk0: 68a 6949i bk1: 68a 6926i bk2: 64a 7016i bk3: 64a 6995i bk4: 64a 6916i bk5: 64a 6903i bk6: 64a 6881i bk7: 64a 6868i bk8: 64a 6907i bk9: 64a 6870i bk10: 64a 6897i bk11: 64a 6883i bk12: 64a 7046i bk13: 64a 7005i bk14: 32a 8665i bk15: 32a 8624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.508780
Bank_Level_Parallism_Col = 13.582941
Bank_Level_Parallism_Ready = 7.419689
write_to_read_ratio_blp_rw_average = 0.485672
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.359567 
total_CMD = 10724 
util_bw = 3856 
Wasted_Col = 394 
Wasted_Row = 24 
Idle = 6450 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 20 
WTRc_limit = 2196 
RTWc_limit = 2240 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2196 
RTWc_limit_alone = 2240 

Commands details: 
total_CMD = 10724 
n_nop = 8779 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.001865 
CoL_Bus_Util = 0.179784 
Either_Row_CoL_Bus_Util = 0.181369 
Issued_on_Two_Bus_Simul_Util = 0.000280 
issued_two_Eff = 0.001542 
queue_avg = 21.830008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.83
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10724 n_nop=8776 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3596
n_activity=4313 dram_eff=0.894
bk0: 68a 7183i bk1: 68a 7135i bk2: 64a 6979i bk3: 64a 6967i bk4: 64a 7015i bk5: 64a 7036i bk6: 64a 6861i bk7: 64a 6845i bk8: 64a 6905i bk9: 64a 6889i bk10: 64a 6894i bk11: 64a 6883i bk12: 64a 6863i bk13: 64a 6850i bk14: 32a 8932i bk15: 32a 8868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.368779
Bank_Level_Parallism_Col = 13.437042
Bank_Level_Parallism_Ready = 7.372732
write_to_read_ratio_blp_rw_average = 0.482722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.359567 
total_CMD = 10724 
util_bw = 3856 
Wasted_Col = 383 
Wasted_Row = 24 
Idle = 6461 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 2160 
RTWc_limit = 2225 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2225 

Commands details: 
total_CMD = 10724 
n_nop = 8776 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.001865 
CoL_Bus_Util = 0.179784 
Either_Row_CoL_Bus_Util = 0.181649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 20.683140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=20.6831
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10724 n_nop=8789 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.3581
n_activity=4208 dram_eff=0.9125
bk0: 64a 7354i bk1: 64a 7308i bk2: 64a 6921i bk3: 64a 6908i bk4: 64a 6925i bk5: 64a 6912i bk6: 64a 6855i bk7: 64a 6906i bk8: 64a 6881i bk9: 64a 6867i bk10: 64a 6849i bk11: 64a 6833i bk12: 64a 6880i bk13: 64a 6867i bk14: 32a 9093i bk15: 32a 8972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.516798
Bank_Level_Parallism_Col = 13.514061
Bank_Level_Parallism_Ready = 7.364583
write_to_read_ratio_blp_rw_average = 0.489864
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.358075 
total_CMD = 10724 
util_bw = 3840 
Wasted_Col = 358 
Wasted_Row = 0 
Idle = 6526 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 17 
WTRc_limit = 2160 
RTWc_limit = 2246 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2246 

Commands details: 
total_CMD = 10724 
n_nop = 8789 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001492 
CoL_Bus_Util = 0.179038 
Either_Row_CoL_Bus_Util = 0.180436 
Issued_on_Two_Bus_Simul_Util = 0.000093 
issued_two_Eff = 0.000517 
queue_avg = 21.319750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.3197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 300, Miss = 121, Miss_rate = 0.403, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[1]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[2]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[3]: Access = 290, Miss = 121, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[4]: Access = 290, Miss = 121, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 4
L2_cache_bank[5]: Access = 290, Miss = 121, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 4
L2_cache_bank[6]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[7]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[8]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[9]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[10]: Access = 290, Miss = 121, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[11]: Access = 290, Miss = 121, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[12]: Access = 290, Miss = 121, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 5
L2_cache_bank[13]: Access = 290, Miss = 121, Miss_rate = 0.417, Pending_hits = 9, Reservation_fails = 5
L2_cache_bank[14]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 280, Miss = 120, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4570
L2_total_cache_misses = 1928
L2_total_cache_miss_rate = 0.4219
L2_total_cache_pending_hits = 72
L2_total_cache_reservation_fails = 35
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 63
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1280
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 70
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 35
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.077

icnt_total_pkts_mem_to_simt=10010
icnt_total_pkts_simt_to_mem=17370
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.087692
	minimum = 6.000000
	maximum = 346.000000
Network latency average = 20.541538
	minimum = 6.000000
	maximum = 343.000000
Slowest packet = 7490
Flit latency average = 21.091923
	minimum = 6.000000
	maximum = 339.000000
Slowest flit = 21691
Fragmentation average = 1.486923
	minimum = 0.000000
	maximum = 328.000000
Injected packet rate average = 0.020116
	minimum = 0.000000 (at node 10)
	maximum = 0.050290 (at node 0)
Accepted packet rate average = 0.020116
	minimum = 0.000000 (at node 10)
	maximum = 0.050290 (at node 0)
Injected flit rate average = 0.060348
	minimum = 0.000000 (at node 10)
	maximum = 0.149323 (at node 0)
Accepted flit rate average= 0.060348
	minimum = 0.000000 (at node 10)
	maximum = 0.152418 (at node 0)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.861618 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 537.000000 (3 samples)
Network latency average = 21.083111 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 527.000000 (3 samples)
Flit latency average = 22.562817 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 523.000000 (3 samples)
Fragmentation average = 1.695059 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 508.000000 (3 samples)
Injected packet rate average = 0.017309 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.043273 (3 samples)
Accepted packet rate average = 0.017309 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.043273 (3 samples)
Injected flit rate average = 0.051857 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.148638 (3 samples)
Accepted flit rate average = 0.051857 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.131999 (3 samples)
Injected packet size average = 2.995936 (3 samples)
Accepted packet size average = 2.995936 (3 samples)
Hops average = 1.000000 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 170666 (inst/sec)
gpgpu_simulation_rate = 2089 (cycle/sec)
gpgpu_silicon_slowdown = 769267x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe46418..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe46410..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe46408..

GPGPU-Sim PTX: cudaLaunch for 0x0x5646d661040f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z10add_kernelIdEvPKT_S2_PS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10add_kernelIdEvPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10add_kernelIdEvPKT_S2_PS0_'.
GPGPU-Sim PTX: pushing kernel '_Z10add_kernelIdEvPKT_S2_PS0_' to stream 0, gridDim= (10,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
Destroy streams for kernel 4: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 1349
gpu_sim_insn = 194560
gpu_ipc =     144.2254
gpu_tot_sim_cycle = 7618
gpu_tot_sim_insn = 706560
gpu_tot_ipc =      92.7488
gpu_tot_issued_cta = 40
gpu_occupancy = 43.8149% 
gpu_tot_occupancy = 45.8918% 
max_total_param_size = 0
gpu_stall_dramfull = 24257
gpu_stall_icnt2sh    = 28492
partiton_level_parallism =       1.4307
partiton_level_parallism_total  =       0.8532
partiton_level_parallism_util =       4.2511
partiton_level_parallism_util_total  =       4.1087
L2_BW  =     135.6065 GB/Sec
L2_BW_total  =      80.8737 GB/Sec
gpu_total_sim_rate=235520

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11520
	L1I_total_cache_misses = 2538
	L1I_total_cache_miss_rate = 0.2203
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4160
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.3077
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1850
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1850
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8982
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2538
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2458
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4160
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11520

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1850
ctas_completed 40, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 36, 
gpgpu_n_tot_thrd_icount = 706560
gpgpu_n_tot_w_icount = 22080
gpgpu_n_stall_shd_mem = 26814
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2560
gpgpu_n_mem_write_global = 3840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 40960
gpgpu_n_store_insn = 61440
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 133120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1850
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1850
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3200
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:35488	W0_Idle:65535	W0_Scoreboard:24921	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22080
single_issue_nums: WS0:10080	WS1:10080	
dual_issue_nums: WS0:480	WS1:480	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20480 {8:2560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 522240 {136:3840,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 348160 {136:2560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 30720 {8:3840,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmflatency = 1693 
max_icnt2mem_latency = 556 
maxmrqlatency = 1948 
max_icnt2sh_latency = 93 
averagemflatency = 456 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 284 
avg_icnt2sh_latency = 13 
mrq_lat_table:258 	0 	9 	86 	74 	171 	347 	743 	1771 	388 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2626 	1973 	1193 	628 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	861 	3867 	1046 	121 	145 	244 	206 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3732 	999 	1057 	629 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	3 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       909       905       924       923       940       937      1023      1020      1045      1039      1034      1027      1142      1132      1249      1239 
dram[1]:       916       684       931       930       947       944      1040      1034      1083      1073      1049      1045      1196      1181      1271      1252 
dram[2]:       532      1978       937       935       951       948      1032      1030      1045      1042      1158      1148      1086      1081      1351      1342 
dram[3]:       928       924       944       942       961       958      1035      1034      1065      1055      1042      1038      1160      1154      1330      1324 
dram[4]:       934       931       959       957       966       963      1075      1072      1058      1056      1077      1075      1208      1198      1421      1412 
dram[5]:       940       935       951       947      1013      1010      1087      1084      1097      1094      1077      1075      1195      1190      1294      1289 
dram[6]:       941       937       961       958       983       980      1082      1077      1117      1113      1120      1118      1111      1108      1214      1212 
dram[7]:       947       944       966       962       978       975      1117      1113      1103      1100      1094      1090      1124      1121      1169      1166 
average row accesses per activate:
dram[0]: 33.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 16.500000 11.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3848/136 = 28.294117
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7712
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        219       154       204       179       214       192       206       184       213       202       197       183       211       201       182       167
dram[1]:        173       170       171       173       178       181       201       203       200       204       203       205       211       213       182       180
dram[2]:        166       151       171       176       184       188       156       159       175       177       187       199       192       204       169       171
dram[3]:        167       169       168       170       184       186       187       187       180       184       186       193       197       200       163       172
dram[4]:        156       159       172       173       191       193       180       181       185       186       195       197       201       204       178       175
dram[5]:        152       157       151       153       175       177       177       179       176       178       174       177       192       195       154       157
dram[6]:        127       129       157       162       166       168       164       166       181       183       174       176       178       181       141       144
dram[7]:        146       146       165       167       173       174       186       187       195       197       180       182       172       174       147       150
maximum mf latency per bank:
dram[0]:       1335      1183      1492      1499      1404      1412      1438      1453      1392      1400      1408      1416      1481      1580      1016      1024
dram[1]:       1429      1446      1399      1410      1417      1360      1439      1446      1673      1684      1676      1693      1499      1450      1206      1214
dram[2]:       1295      1143      1213      1405      1231      1255      1059      1063      1248      1255      1227      1416      1240      1387       958       966
dram[3]:       1295      1303      1226      1240      1408      1417      1313      1321      1357      1343      1419      1487      1341      1322       954       995
dram[4]:       1123      1131      1211      1223      1375      1390      1349      1360      1274      1282      1325      1332      1386      1395      1269      1202
dram[5]:       1039      1074      1080      1088      1167      1175      1164      1174      1291      1298      1264      1272      1303      1360       814       822
dram[6]:        708       716       870       952      1035      1043      1078      1085      1163      1170      1206      1211      1131      1140       696       703
dram[7]:        915       923      1157      1166      1034      1024      1156      1108      1422      1429      1192      1201      1152      1160       768       776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13031 n_nop=11090 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2953
n_activity=4251 dram_eff=0.9052
bk0: 68a 9121i bk1: 64a 9392i bk2: 64a 9158i bk3: 64a 9147i bk4: 64a 9167i bk5: 64a 9154i bk6: 64a 9146i bk7: 64a 9151i bk8: 64a 9170i bk9: 64a 9152i bk10: 64a 9162i bk11: 64a 9285i bk12: 64a 9274i bk13: 64a 9249i bk14: 32a 11097i bk15: 32a 11038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966736
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.771036
Bank_Level_Parallism_Col = 13.767608
Bank_Level_Parallism_Ready = 7.491437
write_to_read_ratio_blp_rw_average = 0.487819
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.295296 
total_CMD = 13031 
util_bw = 3848 
Wasted_Col = 373 
Wasted_Row = 0 
Idle = 8810 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 27 
WTRc_limit = 2187 
RTWc_limit = 2226 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2187 
RTWc_limit_alone = 2226 

Commands details: 
total_CMD = 13031 
n_nop = 11090 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.001381 
CoL_Bus_Util = 0.147648 
Either_Row_CoL_Bus_Util = 0.148952 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.000515 
queue_avg = 18.148108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1481
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13031 n_nop=11090 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2953
n_activity=4278 dram_eff=0.8995
bk0: 64a 9268i bk1: 68a 9235i bk2: 64a 9275i bk3: 64a 9268i bk4: 64a 9287i bk5: 64a 9276i bk6: 64a 9139i bk7: 64a 9121i bk8: 64a 9230i bk9: 64a 9180i bk10: 64a 9123i bk11: 64a 9171i bk12: 64a 9327i bk13: 64a 9295i bk14: 32a 10938i bk15: 32a 11396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964657
Row_Buffer_Locality_read = 0.995851
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.526142
Bank_Level_Parallism_Col = 13.545433
Bank_Level_Parallism_Ready = 7.409564
write_to_read_ratio_blp_rw_average = 0.487586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.295296 
total_CMD = 13031 
util_bw = 3848 
Wasted_Col = 393 
Wasted_Row = 7 
Idle = 8783 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 38 
WTRc_limit = 2297 
RTWc_limit = 2269 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2297 
RTWc_limit_alone = 2269 

Commands details: 
total_CMD = 13031 
n_nop = 11090 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.001381 
CoL_Bus_Util = 0.147648 
Either_Row_CoL_Bus_Util = 0.148952 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.000515 
queue_avg = 18.329599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.3296
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13031 n_nop=11085 n_act=19 n_pre=3 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2959
n_activity=4256 dram_eff=0.906
bk0: 68a 9155i bk1: 68a 9316i bk2: 64a 9192i bk3: 64a 9180i bk4: 64a 9198i bk5: 64a 9185i bk6: 64a 9267i bk7: 64a 9214i bk8: 64a 9261i bk9: 64a 9224i bk10: 64a 9291i bk11: 64a 9266i bk12: 64a 9153i bk13: 64a 9136i bk14: 32a 10933i bk15: 32a 10813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960581
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.929167
Bank_Level_Parallism = 13.773674
Bank_Level_Parallism_Col = 13.763856
Bank_Level_Parallism_Ready = 7.465249
write_to_read_ratio_blp_rw_average = 0.489389
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.295910 
total_CMD = 13031 
util_bw = 3856 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 8805 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 24 
WTRc_limit = 2160 
RTWc_limit = 2258 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2258 

Commands details: 
total_CMD = 13031 
n_nop = 11085 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1928 
Row_Bus_Util =  0.001688 
CoL_Bus_Util = 0.147955 
Either_Row_CoL_Bus_Util = 0.149336 
Issued_on_Two_Bus_Simul_Util = 0.000307 
issued_two_Eff = 0.002055 
queue_avg = 18.250633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.2506
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13031 n_nop=11096 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2947
n_activity=4209 dram_eff=0.9123
bk0: 64a 9329i bk1: 64a 9314i bk2: 64a 9183i bk3: 64a 9173i bk4: 64a 9199i bk5: 64a 9185i bk6: 64a 9162i bk7: 64a 9151i bk8: 64a 9220i bk9: 64a 9172i bk10: 64a 9142i bk11: 64a 9126i bk12: 64a 9272i bk13: 64a 9256i bk14: 32a 11189i bk15: 32a 11256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.728442
Bank_Level_Parallism_Col = 13.723612
Bank_Level_Parallism_Ready = 7.490890
write_to_read_ratio_blp_rw_average = 0.488143
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.294682 
total_CMD = 13031 
util_bw = 3840 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 8832 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 12 
WTRc_limit = 2160 
RTWc_limit = 2241 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2241 

Commands details: 
total_CMD = 13031 
n_nop = 11096 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001228 
CoL_Bus_Util = 0.147341 
Either_Row_CoL_Bus_Util = 0.148492 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.000517 
queue_avg = 18.150181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1502
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13031 n_nop=11096 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2947
n_activity=4227 dram_eff=0.9084
bk0: 64a 9556i bk1: 64a 9534i bk2: 64a 9326i bk3: 64a 9315i bk4: 64a 9323i bk5: 64a 9309i bk6: 64a 9191i bk7: 64a 9180i bk8: 64a 9403i bk9: 64a 9342i bk10: 64a 9547i bk11: 64a 9500i bk12: 64a 9325i bk13: 64a 9301i bk14: 32a 11459i bk15: 32a 11551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.997628
Bank_Level_Parallism_Col = 12.990036
Bank_Level_Parallism_Ready = 7.145833
write_to_read_ratio_blp_rw_average = 0.486635
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.294682 
total_CMD = 13031 
util_bw = 3840 
Wasted_Col = 377 
Wasted_Row = 0 
Idle = 8814 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 25 
WTRc_limit = 2160 
RTWc_limit = 2182 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2182 

Commands details: 
total_CMD = 13031 
n_nop = 11096 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001228 
CoL_Bus_Util = 0.147341 
Either_Row_CoL_Bus_Util = 0.148492 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.000517 
queue_avg = 18.173279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.1733
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13031 n_nop=11086 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2959
n_activity=4324 dram_eff=0.8918
bk0: 68a 9256i bk1: 68a 9233i bk2: 64a 9323i bk3: 64a 9302i bk4: 64a 9223i bk5: 64a 9210i bk6: 64a 9188i bk7: 64a 9175i bk8: 64a 9214i bk9: 64a 9177i bk10: 64a 9204i bk11: 64a 9190i bk12: 64a 9353i bk13: 64a 9312i bk14: 32a 10972i bk15: 32a 10931i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.508780
Bank_Level_Parallism_Col = 13.582941
Bank_Level_Parallism_Ready = 7.419689
write_to_read_ratio_blp_rw_average = 0.485672
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.295910 
total_CMD = 13031 
util_bw = 3856 
Wasted_Col = 394 
Wasted_Row = 24 
Idle = 8757 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 20 
WTRc_limit = 2196 
RTWc_limit = 2240 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2196 
RTWc_limit_alone = 2240 

Commands details: 
total_CMD = 13031 
n_nop = 11086 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.001535 
CoL_Bus_Util = 0.147955 
Either_Row_CoL_Bus_Util = 0.149259 
Issued_on_Two_Bus_Simul_Util = 0.000230 
issued_two_Eff = 0.001542 
queue_avg = 17.965237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.9652
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13031 n_nop=11083 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2959
n_activity=4313 dram_eff=0.894
bk0: 68a 9490i bk1: 68a 9442i bk2: 64a 9286i bk3: 64a 9274i bk4: 64a 9322i bk5: 64a 9343i bk6: 64a 9168i bk7: 64a 9152i bk8: 64a 9212i bk9: 64a 9196i bk10: 64a 9201i bk11: 64a 9190i bk12: 64a 9170i bk13: 64a 9157i bk14: 32a 11239i bk15: 32a 11175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.368779
Bank_Level_Parallism_Col = 13.437042
Bank_Level_Parallism_Ready = 7.372732
write_to_read_ratio_blp_rw_average = 0.482722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.295910 
total_CMD = 13031 
util_bw = 3856 
Wasted_Col = 383 
Wasted_Row = 24 
Idle = 8768 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 2160 
RTWc_limit = 2225 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2225 

Commands details: 
total_CMD = 13031 
n_nop = 11083 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.001535 
CoL_Bus_Util = 0.147955 
Either_Row_CoL_Bus_Util = 0.149490 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 17.021410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0214
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13031 n_nop=11096 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2947
n_activity=4208 dram_eff=0.9125
bk0: 64a 9661i bk1: 64a 9615i bk2: 64a 9228i bk3: 64a 9215i bk4: 64a 9232i bk5: 64a 9219i bk6: 64a 9162i bk7: 64a 9213i bk8: 64a 9188i bk9: 64a 9174i bk10: 64a 9156i bk11: 64a 9140i bk12: 64a 9187i bk13: 64a 9174i bk14: 32a 11400i bk15: 32a 11279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.516798
Bank_Level_Parallism_Col = 13.514061
Bank_Level_Parallism_Ready = 7.364583
write_to_read_ratio_blp_rw_average = 0.489864
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.294682 
total_CMD = 13031 
util_bw = 3840 
Wasted_Col = 358 
Wasted_Row = 0 
Idle = 8833 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 17 
WTRc_limit = 2160 
RTWc_limit = 2246 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2246 

Commands details: 
total_CMD = 13031 
n_nop = 11096 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001228 
CoL_Bus_Util = 0.147341 
Either_Row_CoL_Bus_Util = 0.148492 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.000517 
queue_avg = 17.545315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.5453

========= L2 cache stats =========
L2_cache_bank[0]: Access = 420, Miss = 121, Miss_rate = 0.288, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[1]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[2]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[3]: Access = 410, Miss = 121, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[4]: Access = 410, Miss = 121, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 4
L2_cache_bank[5]: Access = 410, Miss = 121, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 4
L2_cache_bank[6]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[7]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[8]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[9]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[10]: Access = 410, Miss = 121, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[11]: Access = 410, Miss = 121, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[12]: Access = 420, Miss = 121, Miss_rate = 0.288, Pending_hits = 9, Reservation_fails = 5
L2_cache_bank[13]: Access = 410, Miss = 121, Miss_rate = 0.295, Pending_hits = 9, Reservation_fails = 5
L2_cache_bank[14]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 400, Miss = 120, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6500
L2_total_cache_misses = 1928
L2_total_cache_miss_rate = 0.2966
L2_total_cache_pending_hits = 72
L2_total_cache_reservation_fails = 35
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 63
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 63
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2560
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 80
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 35
L2_cache_data_port_util = 0.148
L2_cache_fill_port_util = 0.063

icnt_total_pkts_mem_to_simt=17100
icnt_total_pkts_simt_to_mem=21860
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 34.414249
	minimum = 6.000000
	maximum = 693.000000
Network latency average = 26.310363
	minimum = 6.000000
	maximum = 674.000000
Slowest packet = 10508
Flit latency average = 23.225475
	minimum = 6.000000
	maximum = 674.000000
Slowest flit = 29088
Fragmentation average = 0.527461
	minimum = 0.000000
	maximum = 253.000000
Injected packet rate average = 0.031066
	minimum = 0.000000 (at node 0)
	maximum = 0.077666 (at node 10)
Accepted packet rate average = 0.031066
	minimum = 0.000000 (at node 0)
	maximum = 0.077666 (at node 10)
Injected flit rate average = 0.093199
	minimum = 0.000000 (at node 0)
	maximum = 0.197183 (at node 32)
Accepted flit rate average= 0.093199
	minimum = 0.000000 (at node 0)
	maximum = 0.285312 (at node 10)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.749775 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 576.000000 (4 samples)
Network latency average = 22.389924 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 563.750000 (4 samples)
Flit latency average = 22.728482 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 560.750000 (4 samples)
Fragmentation average = 1.403160 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 444.250000 (4 samples)
Injected packet rate average = 0.020749 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.051871 (4 samples)
Accepted packet rate average = 0.020749 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.051871 (4 samples)
Injected flit rate average = 0.062193 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.160774 (4 samples)
Accepted flit rate average = 0.062193 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.170328 (4 samples)
Injected packet size average = 2.997457 (4 samples)
Accepted packet size average = 2.997457 (4 samples)
Hops average = 1.000000 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 235520 (inst/sec)
gpgpu_simulation_rate = 2539 (cycle/sec)
gpgpu_silicon_slowdown = 632926x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe46418..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe46410..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe46408..

GPGPU-Sim PTX: cudaLaunch for 0x0x5646d6610463 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z12triad_kernelIdEvPT_PKS0_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12triad_kernelIdEvPT_PKS0_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12triad_kernelIdEvPT_PKS0_S3_'.
GPGPU-Sim PTX: pushing kernel '_Z12triad_kernelIdEvPT_PKS0_S3_' to stream 0, gridDim= (10,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
Destroy streams for kernel 5: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 1411
gpu_sim_insn = 194560
gpu_ipc =     137.8880
gpu_tot_sim_cycle = 9029
gpu_tot_sim_insn = 901120
gpu_tot_ipc =      99.8029
gpu_tot_issued_cta = 50
gpu_occupancy = 45.2168% 
gpu_tot_occupancy = 45.7855% 
max_total_param_size = 0
gpu_stall_dramfull = 31254
gpu_stall_icnt2sh    = 41293
partiton_level_parallism =       1.3678
partiton_level_parallism_total  =       0.9337
partiton_level_parallism_util =       4.8250
partiton_level_parallism_util_total  =       4.2533
L2_BW  =     129.6479 GB/Sec
L2_BW_total  =      88.4959 GB/Sec
gpu_total_sim_rate=225280

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14720
	L1I_total_cache_misses = 2858
	L1I_total_cache_miss_rate = 0.1942
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5120
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.2500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1850
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3840
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1850
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11862
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2858
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 2768
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14720

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1850
ctas_completed 50, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 
gpgpu_n_tot_thrd_icount = 901120
gpgpu_n_tot_w_icount = 28160
gpgpu_n_stall_shd_mem = 31002
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3840
gpgpu_n_mem_write_global = 4480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 61440
gpgpu_n_store_insn = 71680
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 163840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1850
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1850
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4160
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:39119	W0_Idle:75297	W0_Scoreboard:33576	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28160
single_issue_nums: WS0:12480	WS1:12480	
dual_issue_nums: WS0:800	WS1:800	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30720 {8:3840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 609280 {136:4480,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 522240 {136:3840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 35840 {8:4480,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmflatency = 1693 
max_icnt2mem_latency = 556 
maxmrqlatency = 1948 
max_icnt2sh_latency = 93 
averagemflatency = 416 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 284 
avg_icnt2sh_latency = 14 
mrq_lat_table:259 	0 	9 	86 	74 	171 	347 	743 	1771 	388 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3504 	2881 	1327 	628 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1136 	4836 	1535 	192 	174 	269 	278 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4288 	1598 	1601 	850 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	4 	1 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       909       905       924       923       940       937      1023      1020      1045      1039      1034      1027      1142      1132      1249      1239 
dram[1]:       916       684       931       930       947       944      1040      1034      1083      1073      1049      1045      1196      1181      1271      1252 
dram[2]:       532      1978       937       935       951       948      1032      1030      1045      1042      1158      1148      1086      1081      1351      1342 
dram[3]:       928       924       944       942       961       958      1035      1034      1065      1055      1042      1038      1160      1154      1330      1324 
dram[4]:       934       931       959       957       966       963      1075      1072      1058      1056      1077      1075      1208      1198      1421      1412 
dram[5]:       940       935       951       947      1013      1010      1087      1084      1097      1094      1077      1075      1195      1190      1294      1289 
dram[6]:       941       937       961       958       983       980      1082      1077      1117      1113      1120      1118      1111      1108      1214      1212 
dram[7]:       947       944       966       962       978       975      1117      1113      1103      1100      1094      1090      1124      1121      1169      1166 
average row accesses per activate:
dram[0]: 33.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[1]: 32.000000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[2]: 16.500000 11.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[5]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[6]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
dram[7]: 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 16.000000 16.000000 
average row locality = 3849/137 = 28.094891
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        68        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        68        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram reads = 7716
bank skew: 68/32 = 2.12
chip skew: 968/960 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        32        32 
total dram writes = 7680
bank skew: 64/32 = 2.00
chip skew: 960/960 = 1.00
average mf latency per bank:
dram[0]:        237       172       223       198       239       212       244       212       259       235       249       224       275       250       248       218
dram[1]:        193       190       197       200       208       212       236       238       233       238       257       259       260       262       235       234
dram[2]:        189       178       190       198       207       212       187       191       214       217       229       242       241       254       220       223
dram[3]:        185       187       190       193       212       216       225       226       220       224       243       250       251       254       219       230
dram[4]:        180       185       192       195       215       218       213       215       226       228       239       242       254       258       233       230
dram[5]:        168       175       172       174       203       206       217       219       219       222       232       235       246       250       211       214
dram[6]:        147       152       176       180       191       193       199       202       224       227       220       223       234       237       198       202
dram[7]:        160       166       186       189       202       204       227       228       239       242       236       239       227       230       204       207
maximum mf latency per bank:
dram[0]:       1335      1183      1492      1499      1404      1412      1438      1453      1392      1400      1408      1416      1481      1580      1016      1024
dram[1]:       1429      1446      1399      1410      1417      1360      1439      1446      1673      1684      1676      1693      1499      1450      1206      1214
dram[2]:       1295      1143      1213      1405      1231      1255      1059      1063      1248      1255      1227      1416      1240      1387       958       966
dram[3]:       1295      1303      1226      1240      1408      1417      1313      1321      1357      1343      1419      1487      1341      1322       954       995
dram[4]:       1123      1131      1211      1223      1375      1390      1349      1360      1274      1282      1325      1332      1386      1395      1269      1202
dram[5]:       1039      1074      1080      1088      1167      1175      1164      1174      1291      1298      1264      1272      1303      1360       814       822
dram[6]:        708       716       870       952      1035      1043      1078      1085      1163      1170      1206      1211      1131      1140       696       703
dram[7]:        915       923      1157      1166      1034      1024      1156      1108      1422      1429      1192      1201      1152      1160       768       776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15444 n_nop=13503 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2492
n_activity=4251 dram_eff=0.9052
bk0: 68a 11534i bk1: 64a 11805i bk2: 64a 11571i bk3: 64a 11560i bk4: 64a 11580i bk5: 64a 11567i bk6: 64a 11559i bk7: 64a 11564i bk8: 64a 11583i bk9: 64a 11565i bk10: 64a 11575i bk11: 64a 11698i bk12: 64a 11687i bk13: 64a 11662i bk14: 32a 13510i bk15: 32a 13451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966736
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.771036
Bank_Level_Parallism_Col = 13.767608
Bank_Level_Parallism_Ready = 7.491437
write_to_read_ratio_blp_rw_average = 0.487819
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.249158 
total_CMD = 15444 
util_bw = 3848 
Wasted_Col = 373 
Wasted_Row = 0 
Idle = 11223 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 27 
WTRc_limit = 2187 
RTWc_limit = 2226 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2187 
RTWc_limit_alone = 2226 

Commands details: 
total_CMD = 15444 
n_nop = 13503 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.001166 
CoL_Bus_Util = 0.124579 
Either_Row_CoL_Bus_Util = 0.125680 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.000515 
queue_avg = 15.312613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.3126
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15444 n_nop=13503 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2492
n_activity=4278 dram_eff=0.8995
bk0: 64a 11681i bk1: 68a 11648i bk2: 64a 11688i bk3: 64a 11681i bk4: 64a 11700i bk5: 64a 11689i bk6: 64a 11552i bk7: 64a 11534i bk8: 64a 11643i bk9: 64a 11593i bk10: 64a 11536i bk11: 64a 11584i bk12: 64a 11740i bk13: 64a 11708i bk14: 32a 13351i bk15: 32a 13809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964657
Row_Buffer_Locality_read = 0.995851
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.526142
Bank_Level_Parallism_Col = 13.545433
Bank_Level_Parallism_Ready = 7.409564
write_to_read_ratio_blp_rw_average = 0.487586
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.249158 
total_CMD = 15444 
util_bw = 3848 
Wasted_Col = 393 
Wasted_Row = 7 
Idle = 11196 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 38 
WTRc_limit = 2297 
RTWc_limit = 2269 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2297 
RTWc_limit_alone = 2269 

Commands details: 
total_CMD = 15444 
n_nop = 13503 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.001166 
CoL_Bus_Util = 0.124579 
Either_Row_CoL_Bus_Util = 0.125680 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.000515 
queue_avg = 15.465747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4657
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15444 n_nop=13498 n_act=19 n_pre=3 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2497
n_activity=4256 dram_eff=0.906
bk0: 68a 11568i bk1: 68a 11729i bk2: 64a 11605i bk3: 64a 11593i bk4: 64a 11611i bk5: 64a 11598i bk6: 64a 11680i bk7: 64a 11627i bk8: 64a 11674i bk9: 64a 11637i bk10: 64a 11704i bk11: 64a 11679i bk12: 64a 11566i bk13: 64a 11549i bk14: 32a 13346i bk15: 32a 13226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960581
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.929167
Bank_Level_Parallism = 13.773674
Bank_Level_Parallism_Col = 13.763856
Bank_Level_Parallism_Ready = 7.465249
write_to_read_ratio_blp_rw_average = 0.489389
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.249676 
total_CMD = 15444 
util_bw = 3856 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 11218 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 24 
WTRc_limit = 2160 
RTWc_limit = 2258 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2258 

Commands details: 
total_CMD = 15444 
n_nop = 13498 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1928 
Row_Bus_Util =  0.001425 
CoL_Bus_Util = 0.124838 
Either_Row_CoL_Bus_Util = 0.126004 
Issued_on_Two_Bus_Simul_Util = 0.000259 
issued_two_Eff = 0.002055 
queue_avg = 15.399119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.3991
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15444 n_nop=13509 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2486
n_activity=4209 dram_eff=0.9123
bk0: 64a 11742i bk1: 64a 11727i bk2: 64a 11596i bk3: 64a 11586i bk4: 64a 11612i bk5: 64a 11598i bk6: 64a 11575i bk7: 64a 11564i bk8: 64a 11633i bk9: 64a 11585i bk10: 64a 11555i bk11: 64a 11539i bk12: 64a 11685i bk13: 64a 11669i bk14: 32a 13602i bk15: 32a 13669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.728442
Bank_Level_Parallism_Col = 13.723612
Bank_Level_Parallism_Ready = 7.490890
write_to_read_ratio_blp_rw_average = 0.488143
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.248640 
total_CMD = 15444 
util_bw = 3840 
Wasted_Col = 359 
Wasted_Row = 0 
Idle = 11245 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 12 
WTRc_limit = 2160 
RTWc_limit = 2241 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2241 

Commands details: 
total_CMD = 15444 
n_nop = 13509 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001036 
CoL_Bus_Util = 0.124320 
Either_Row_CoL_Bus_Util = 0.125291 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.000517 
queue_avg = 15.314362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.3144
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15444 n_nop=13509 n_act=16 n_pre=0 n_ref_event=0 n_req=480 n_rd=0 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2486
n_activity=4227 dram_eff=0.9084
bk0: 64a 11969i bk1: 64a 11947i bk2: 64a 11739i bk3: 64a 11728i bk4: 64a 11736i bk5: 64a 11722i bk6: 64a 11604i bk7: 64a 11593i bk8: 64a 11816i bk9: 64a 11755i bk10: 64a 11960i bk11: 64a 11913i bk12: 64a 11738i bk13: 64a 11714i bk14: 32a 13872i bk15: 32a 13964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 12.997628
Bank_Level_Parallism_Col = 12.990036
Bank_Level_Parallism_Ready = 7.145833
write_to_read_ratio_blp_rw_average = 0.486635
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.248640 
total_CMD = 15444 
util_bw = 3840 
Wasted_Col = 377 
Wasted_Row = 0 
Idle = 11227 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 25 
WTRc_limit = 2160 
RTWc_limit = 2182 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2182 

Commands details: 
total_CMD = 15444 
n_nop = 13509 
Read = 0 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 480 
total_req = 1920 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1920 
Row_Bus_Util =  0.001036 
CoL_Bus_Util = 0.124320 
Either_Row_CoL_Bus_Util = 0.125291 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.000517 
queue_avg = 15.333851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.3339
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15444 n_nop=13499 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2497
n_activity=4324 dram_eff=0.8918
bk0: 68a 11669i bk1: 68a 11646i bk2: 64a 11736i bk3: 64a 11715i bk4: 64a 11636i bk5: 64a 11623i bk6: 64a 11601i bk7: 64a 11588i bk8: 64a 11627i bk9: 64a 11590i bk10: 64a 11617i bk11: 64a 11603i bk12: 64a 11766i bk13: 64a 11725i bk14: 32a 13385i bk15: 32a 13344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.508780
Bank_Level_Parallism_Col = 13.582941
Bank_Level_Parallism_Ready = 7.419689
write_to_read_ratio_blp_rw_average = 0.485672
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.249676 
total_CMD = 15444 
util_bw = 3856 
Wasted_Col = 394 
Wasted_Row = 24 
Idle = 11170 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 20 
WTRc_limit = 2196 
RTWc_limit = 2240 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2196 
RTWc_limit_alone = 2240 

Commands details: 
total_CMD = 15444 
n_nop = 13499 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.001295 
CoL_Bus_Util = 0.124838 
Either_Row_CoL_Bus_Util = 0.125939 
Issued_on_Two_Bus_Simul_Util = 0.000194 
issued_two_Eff = 0.001542 
queue_avg = 15.158314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.1583
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15444 n_nop=13496 n_act=18 n_pre=2 n_ref_event=0 n_req=482 n_rd=8 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2497
n_activity=4313 dram_eff=0.894
bk0: 68a 11903i bk1: 68a 11855i bk2: 64a 11699i bk3: 64a 11687i bk4: 64a 11735i bk5: 64a 11756i bk6: 64a 11581i bk7: 64a 11565i bk8: 64a 11625i bk9: 64a 11609i bk10: 64a 11614i bk11: 64a 11603i bk12: 64a 11583i bk13: 64a 11570i bk14: 32a 13652i bk15: 32a 13588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962656
Row_Buffer_Locality_read = 0.991736
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.368779
Bank_Level_Parallism_Col = 13.437042
Bank_Level_Parallism_Ready = 7.372732
write_to_read_ratio_blp_rw_average = 0.482722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.249676 
total_CMD = 15444 
util_bw = 3856 
Wasted_Col = 383 
Wasted_Row = 24 
Idle = 11181 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 2160 
RTWc_limit = 2225 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2225 

Commands details: 
total_CMD = 15444 
n_nop = 13496 
Read = 8 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 482 
total_req = 1928 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1928 
Row_Bus_Util =  0.001295 
CoL_Bus_Util = 0.124838 
Either_Row_CoL_Bus_Util = 0.126133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 14.361953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.362
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15444 n_nop=13503 n_act=17 n_pre=1 n_ref_event=0 n_req=481 n_rd=4 n_rd_L2_A=960 n_write=960 n_wr_bk=0 bw_util=0.2492
n_activity=4260 dram_eff=0.9033
bk0: 68a 12044i bk1: 64a 12027i bk2: 64a 11640i bk3: 64a 11627i bk4: 64a 11644i bk5: 64a 11631i bk6: 64a 11574i bk7: 64a 11625i bk8: 64a 11601i bk9: 64a 11587i bk10: 64a 11570i bk11: 64a 11554i bk12: 64a 11601i bk13: 64a 11588i bk14: 32a 13814i bk15: 32a 13693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964657
Row_Buffer_Locality_read = 0.995851
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 13.425024
Bank_Level_Parallism_Col = 13.460608
Bank_Level_Parallism_Ready = 7.351351
write_to_read_ratio_blp_rw_average = 0.487771
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.249158 
total_CMD = 15444 
util_bw = 3848 
Wasted_Col = 370 
Wasted_Row = 12 
Idle = 11214 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 17 
WTRc_limit = 2160 
RTWc_limit = 2246 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2160 
RTWc_limit_alone = 2246 

Commands details: 
total_CMD = 15444 
n_nop = 13503 
Read = 4 
Write = 960 
L2_Alloc = 960 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 481 
total_req = 1924 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1924 
Row_Bus_Util =  0.001166 
CoL_Bus_Util = 0.124579 
Either_Row_CoL_Bus_Util = 0.125680 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.000515 
queue_avg = 14.804002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.804

========= L2 cache stats =========
L2_cache_bank[0]: Access = 540, Miss = 121, Miss_rate = 0.224, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[1]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[2]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[3]: Access = 530, Miss = 121, Miss_rate = 0.228, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[4]: Access = 530, Miss = 121, Miss_rate = 0.228, Pending_hits = 9, Reservation_fails = 4
L2_cache_bank[5]: Access = 530, Miss = 121, Miss_rate = 0.228, Pending_hits = 9, Reservation_fails = 4
L2_cache_bank[6]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[7]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 2
L2_cache_bank[8]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[9]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[10]: Access = 530, Miss = 121, Miss_rate = 0.228, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[11]: Access = 530, Miss = 121, Miss_rate = 0.228, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[12]: Access = 540, Miss = 121, Miss_rate = 0.224, Pending_hits = 9, Reservation_fails = 5
L2_cache_bank[13]: Access = 530, Miss = 121, Miss_rate = 0.228, Pending_hits = 9, Reservation_fails = 5
L2_cache_bank[14]: Access = 530, Miss = 121, Miss_rate = 0.228, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[15]: Access = 520, Miss = 120, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8430
L2_total_cache_misses = 1929
L2_total_cache_miss_rate = 0.2288
L2_total_cache_pending_hits = 81
L2_total_cache_reservation_fails = 35
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3840
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 72
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 35
L2_cache_data_port_util = 0.178
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=24190
icnt_total_pkts_simt_to_mem=26350
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.208290
	minimum = 6.000000
	maximum = 351.000000
Network latency average = 21.067358
	minimum = 6.000000
	maximum = 346.000000
Slowest packet = 14954
Flit latency average = 19.953282
	minimum = 6.000000
	maximum = 342.000000
Slowest flit = 43571
Fragmentation average = 0.216062
	minimum = 0.000000
	maximum = 209.000000
Injected packet rate average = 0.029704
	minimum = 0.000000 (at node 10)
	maximum = 0.074259 (at node 0)
Accepted packet rate average = 0.029704
	minimum = 0.000000 (at node 10)
	maximum = 0.074259 (at node 0)
Injected flit rate average = 0.089111
	minimum = 0.000000 (at node 10)
	maximum = 0.188534 (at node 34)
Accepted flit rate average= 0.089111
	minimum = 0.000000 (at node 10)
	maximum = 0.272797 (at node 0)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.641478 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 531.000000 (5 samples)
Network latency average = 22.125411 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 520.200000 (5 samples)
Flit latency average = 22.173442 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 517.000000 (5 samples)
Fragmentation average = 1.165740 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 397.200000 (5 samples)
Injected packet rate average = 0.022540 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.056349 (5 samples)
Accepted packet rate average = 0.022540 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.056349 (5 samples)
Injected flit rate average = 0.067577 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.166326 (5 samples)
Accepted flit rate average = 0.067577 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.190821 (5 samples)
Injected packet size average = 2.998127 (5 samples)
Accepted packet size average = 2.998127 (5 samples)
Hops average = 1.000000 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 225280 (inst/sec)
gpgpu_simulation_rate = 2257 (cycle/sec)
gpgpu_silicon_slowdown = 712007x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe463f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe463f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffedbe463e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffedbe463e4..

GPGPU-Sim PTX: cudaLaunch for 0x0x5646d66104bf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z10dot_kernelIdEvPKT_S2_PS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x880 (CUDAStream.1.sm_30.ptx:489) @%p1 bra BB12_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x900 (CUDAStream.1.sm_30.ptx:511) shr.u32 %r24, %r2, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f0 (CUDAStream.1.sm_30.ptx:506) @%p2 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (CUDAStream.1.sm_30.ptx:508) st.shared.f64 [%r5], %fd10;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x910 (CUDAStream.1.sm_30.ptx:513) @%p3 bra BB12_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (CUDAStream.1.sm_30.ptx:539) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x938 (CUDAStream.1.sm_30.ptx:520) @%p4 bra BB12_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x980 (CUDAStream.1.sm_30.ptx:532) shr.u32 %r21, %r10, 31;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9a0 (CUDAStream.1.sm_30.ptx:536) @%p5 bra BB12_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (CUDAStream.1.sm_30.ptx:539) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9b0 (CUDAStream.1.sm_30.ptx:540) @%p6 bra BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (CUDAStream.1.sm_30.ptx:549) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10dot_kernelIdEvPKT_S2_PS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10dot_kernelIdEvPKT_S2_PS0_i'.
GPGPU-Sim PTX: pushing kernel '_Z10dot_kernelIdEvPKT_S2_PS0_i' to stream 0, gridDim= (256,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads shmem
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 33336
gpu_sim_insn = 33424640
gpu_ipc =    1002.6590
gpu_tot_sim_cycle = 42365
gpu_tot_sim_insn = 34325760
gpu_tot_ipc =     810.2386
gpu_tot_issued_cta = 306
gpu_occupancy = 92.1095% 
gpu_tot_occupancy = 86.6514% 
max_total_param_size = 0
gpu_stall_dramfull = 37781
gpu_stall_icnt2sh    = 55269
partiton_level_parallism =       0.0482
partiton_level_parallism_total  =       0.2369
partiton_level_parallism_util =       2.7882
partiton_level_parallism_util_total  =       3.9234
L2_BW  =       4.5663 GB/Sec
L2_BW_total  =      22.4537 GB/Sec
gpu_total_sim_rate=612960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647840
	L1I_total_cache_misses = 5740
	L1I_total_cache_miss_rate = 0.0089
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5897
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 37888
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0338
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1850
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36608
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1850
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642100
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5740
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5897
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5580
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 37888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647840

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1850
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5897
ctas_completed 306, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1644, 1173, 1103, 1103, 1035, 1034, 1035, 1035, 967, 967, 967, 967, 967, 967, 967, 967, 911, 911, 911, 911, 911, 911, 911, 911, 911, 911, 911, 911, 911, 911, 911, 911, 1362, 960, 900, 900, 840, 839, 839, 840, 780, 780, 780, 780, 780, 780, 780, 780, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 732, 
gpgpu_n_tot_thrd_icount = 35436544
gpgpu_n_tot_w_icount = 1107392
gpgpu_n_stall_shd_mem = 64086
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5120
gpgpu_n_mem_write_global = 4736
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 81920
gpgpu_n_store_insn = 71936
gpgpu_n_shmem_insn = 1058304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1212416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1850
gpgpu_stall_shd_mem[c_mem][resource_stall] = 1850
gpgpu_stall_shd_mem[s_mem][bk_conf] = 32320
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4800
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:61213	W0_Idle:225077	W0_Scoreboard:99650	W1:3328	W2:2048	W3:0	W4:2048	W5:0	W6:0	W7:0	W8:2048	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2048	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095872
single_issue_nums: WS0:544280	WS1:537936	
dual_issue_nums: WS0:8100	WS1:4488	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 40960 {8:5120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 619520 {40:256,136:4480,}
traffic_breakdown_coretomem[INST_ACC_R] = 1280 {8:160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 696320 {136:5120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37888 {8:4736,}
traffic_breakdown_memtocore[INST_ACC_R] = 21760 {136:160,}
maxmflatency = 1693 
max_icnt2mem_latency = 556 
maxmrqlatency = 1948 
max_icnt2sh_latency = 93 
averagemflatency = 389 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 279 
avg_icnt2sh_latency = 14 
mrq_lat_table:326 	2 	11 	89 	74 	171 	347 	743 	1771 	388 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4074 	3627 	1547 	628 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1564 	5225 	2143 	195 	174 	279 	446 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4574 	1930 	2310 	1057 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	6 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       909       905       924       923       940       937      1023      1020      1045      1039      1034      1027      1142      1132      1249      1239 
dram[1]:       916       684       931       930       947       944      1040      1034      1083      1073      1049      1045      1196      1181      1271      1252 
dram[2]:       532      1978       937       935       951       948      1032      1030      1045      1042      1158      1148      1086      1081      1351      1342 
dram[3]:       928       924       944       942       961       958      1035      1034      1065      1055      1042      1038      1160      1154      1330      1324 
dram[4]:       934       931       959       957       966       963      1075      1072      1058      1056      1077      1075      1208      1198      1421      1412 
dram[5]:       940       935       951       947      1013      1010      1087      1084      1097      1094      1077      1075      1195      1190      1294      1289 
dram[6]:       941       937       961       958       983       980      1082      1077      1117      1113      1120      1118      1111      1108      1214      1212 
dram[7]:       947       944       966       962       978       975      1117      1113      1103      1100      1094      1090      1124      1121      1169      1166 
average row accesses per activate:
dram[0]: 17.000000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 23.000000 21.000000 
dram[1]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 23.000000 19.000000 
dram[2]: 16.500000 11.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 19.000000 19.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 20.000000 21.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 19.000000 21.000000 
dram[5]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 18.000000 20.000000 
dram[6]: 16.500000 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 19.000000 20.000000 
dram[7]: 16.500000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 18.000000 27.000000 
average row locality = 3923/140 = 28.021429
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        72        68        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[1]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[2]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[5]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[6]:        68        68        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
dram[7]:        68        64        64        64        64        64        64        64        64        64        64        64        64        64        36        36 
total dram reads = 7792
bank skew: 72/36 = 2.00
chip skew: 980/968 = 1.01
number of total write accesses:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        38        36 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        38        34 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        34        34 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        35        36 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        34        36 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        33        35 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        34        35 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        33        42 
total dram writes = 7735
bank skew: 64/33 = 1.94
chip skew: 971/964 = 1.01
average mf latency per bank:
dram[0]:        278       217       273       248       286       258       291       260       307       284       249       224       275       250       252       229
dram[1]:        234       228       250       243       258       253       281       275       284       280       257       259       260       262       240       247
dram[2]:        234       223       236       243       249       254       231       235       257       261       229       242       241       254       234       236
dram[3]:        226       228       234       238       255       259       264       265       263       268       243       250       251       254       231       239
dram[4]:        230       235       240       243       260       264       261       263       273       276       239       242       254       258       246       240
dram[5]:        211       217       221       224       250       253       258       261       268       270       232       235       246       250       228       227
dram[6]:        197       202       225       230       239       241       248       251       274       277       220       223       234       237       214       216
dram[7]:        200       208       234       237       246       248       264       266       284       287       236       239       227       230       221       211
maximum mf latency per bank:
dram[0]:       1335      1183      1492      1499      1404      1412      1438      1453      1392      1400      1408      1416      1481      1580      1016      1024
dram[1]:       1429      1446      1399      1410      1417      1360      1439      1446      1673      1684      1676      1693      1499      1450      1206      1214
dram[2]:       1295      1143      1213      1405      1231      1255      1059      1063      1248      1255      1227      1416      1240      1387       958       966
dram[3]:       1295      1303      1226      1240      1408      1417      1313      1321      1357      1343      1419      1487      1341      1322       954       995
dram[4]:       1123      1131      1211      1223      1375      1390      1349      1360      1274      1282      1325      1332      1386      1395      1269      1202
dram[5]:       1039      1074      1080      1088      1167      1175      1164      1174      1291      1298      1264      1272      1303      1360       814       822
dram[6]:        708       716       870       952      1035      1043      1078      1085      1163      1170      1206      1211      1131      1140       696       703
dram[7]:        915       923      1157      1166      1034      1024      1156      1108      1422      1429      1192      1201      1152      1160       768       776
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72489 n_nop=70518 n_act=19 n_pre=3 n_ref_event=0 n_req=495 n_rd=12 n_rd_L2_A=968 n_write=970 n_wr_bk=0 bw_util=0.0538
n_activity=4489 dram_eff=0.8688
bk0: 72a 68549i bk1: 68a 68819i bk2: 64a 68616i bk3: 64a 68605i bk4: 64a 68625i bk5: 64a 68612i bk6: 64a 68604i bk7: 64a 68609i bk8: 64a 68628i bk9: 64a 68610i bk10: 64a 68620i bk11: 64a 68743i bk12: 64a 68732i bk13: 64a 68707i bk14: 36a 70537i bk15: 36a 70481i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.991837
Row_Buffer_Locality_write = 0.936000
Bank_Level_Parallism = 13.458266
Bank_Level_Parallism_Col = 13.530137
Bank_Level_Parallism_Ready = 7.405018
write_to_read_ratio_blp_rw_average = 0.480948
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053801 
total_CMD = 72489 
util_bw = 3900 
Wasted_Col = 416 
Wasted_Row = 24 
Idle = 68149 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 27 
WTRc_limit = 2206 
RTWc_limit = 2226 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2206 
RTWc_limit_alone = 2226 

Commands details: 
total_CMD = 72489 
n_nop = 70518 
Read = 12 
Write = 970 
L2_Alloc = 968 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 495 
total_req = 1950 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1950 
Row_Bus_Util =  0.000303 
CoL_Bus_Util = 0.026901 
Either_Row_CoL_Bus_Util = 0.027190 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000507 
queue_avg = 3.262398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.2624
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72489 n_nop=70526 n_act=18 n_pre=2 n_ref_event=0 n_req=492 n_rd=8 n_rd_L2_A=968 n_write=968 n_wr_bk=0 bw_util=0.05364
n_activity=4454 dram_eff=0.8729
bk0: 68a 68696i bk1: 68a 68692i bk2: 64a 68733i bk3: 64a 68726i bk4: 64a 68745i bk5: 64a 68734i bk6: 64a 68597i bk7: 64a 68579i bk8: 64a 68688i bk9: 64a 68638i bk10: 64a 68581i bk11: 64a 68629i bk12: 64a 68785i bk13: 64a 68753i bk14: 36a 70380i bk15: 36a 70833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963415
Row_Buffer_Locality_read = 0.991803
Row_Buffer_Locality_write = 0.935484
Bank_Level_Parallism = 13.300185
Bank_Level_Parallism_Col = 13.355881
Bank_Level_Parallism_Ready = 7.343621
write_to_read_ratio_blp_rw_average = 0.483473
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053636 
total_CMD = 72489 
util_bw = 3888 
Wasted_Col = 429 
Wasted_Row = 19 
Idle = 68153 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 38 
WTRc_limit = 2315 
RTWc_limit = 2275 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2315 
RTWc_limit_alone = 2275 

Commands details: 
total_CMD = 72489 
n_nop = 70526 
Read = 8 
Write = 968 
L2_Alloc = 968 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 492 
total_req = 1944 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1944 
Row_Bus_Util =  0.000276 
CoL_Bus_Util = 0.026818 
Either_Row_CoL_Bus_Util = 0.027080 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000509 
queue_avg = 3.295024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.29502
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72489 n_nop=70531 n_act=19 n_pre=3 n_ref_event=0 n_req=488 n_rd=8 n_rd_L2_A=968 n_write=964 n_wr_bk=0 bw_util=0.05353
n_activity=4336 dram_eff=0.8948
bk0: 68a 68613i bk1: 68a 68774i bk2: 64a 68650i bk3: 64a 68638i bk4: 64a 68656i bk5: 64a 68643i bk6: 64a 68725i bk7: 64a 68672i bk8: 64a 68719i bk9: 64a 68682i bk10: 64a 68749i bk11: 64a 68724i bk12: 64a 68611i bk13: 64a 68594i bk14: 36a 70364i bk15: 36a 70255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961066
Row_Buffer_Locality_read = 0.991803
Row_Buffer_Locality_write = 0.930328
Bank_Level_Parallism = 13.627194
Bank_Level_Parallism_Col = 13.617420
Bank_Level_Parallism_Ready = 7.425258
write_to_read_ratio_blp_rw_average = 0.487287
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053525 
total_CMD = 72489 
util_bw = 3880 
Wasted_Col = 398 
Wasted_Row = 0 
Idle = 68211 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 24 
WTRc_limit = 2178 
RTWc_limit = 2268 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2178 
RTWc_limit_alone = 2268 

Commands details: 
total_CMD = 72489 
n_nop = 70531 
Read = 8 
Write = 964 
L2_Alloc = 968 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 488 
total_req = 1940 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1940 
Row_Bus_Util =  0.000303 
CoL_Bus_Util = 0.026763 
Either_Row_CoL_Bus_Util = 0.027011 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.002043 
queue_avg = 3.281036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.28104
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72489 n_nop=70539 n_act=16 n_pre=0 n_ref_event=0 n_req=489 n_rd=0 n_rd_L2_A=968 n_write=967 n_wr_bk=0 bw_util=0.05339
n_activity=4322 dram_eff=0.8954
bk0: 64a 68787i bk1: 64a 68772i bk2: 64a 68641i bk3: 64a 68631i bk4: 64a 68657i bk5: 64a 68643i bk6: 64a 68620i bk7: 64a 68609i bk8: 64a 68678i bk9: 64a 68630i bk10: 64a 68600i bk11: 64a 68584i bk12: 64a 68730i bk13: 64a 68714i bk14: 36a 70632i bk15: 36a 70687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967280
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.935223
Bank_Level_Parallism = 13.575665
Bank_Level_Parallism_Col = 13.570857
Bank_Level_Parallism_Ready = 7.440599
write_to_read_ratio_blp_rw_average = 0.486520
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053387 
total_CMD = 72489 
util_bw = 3870 
Wasted_Col = 387 
Wasted_Row = 0 
Idle = 68232 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 12 
WTRc_limit = 2178 
RTWc_limit = 2251 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2178 
RTWc_limit_alone = 2251 

Commands details: 
total_CMD = 72489 
n_nop = 70539 
Read = 0 
Write = 967 
L2_Alloc = 968 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 489 
total_req = 1935 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1935 
Row_Bus_Util =  0.000221 
CoL_Bus_Util = 0.026694 
Either_Row_CoL_Bus_Util = 0.026901 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000513 
queue_avg = 3.262978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.26298
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72489 n_nop=70540 n_act=16 n_pre=0 n_ref_event=0 n_req=488 n_rd=0 n_rd_L2_A=968 n_write=966 n_wr_bk=0 bw_util=0.05336
n_activity=4324 dram_eff=0.8945
bk0: 64a 69014i bk1: 64a 68992i bk2: 64a 68784i bk3: 64a 68773i bk4: 64a 68781i bk5: 64a 68767i bk6: 64a 68649i bk7: 64a 68638i bk8: 64a 68861i bk9: 64a 68800i bk10: 64a 69005i bk11: 64a 68958i bk12: 64a 68783i bk13: 64a 68759i bk14: 36a 70902i bk15: 36a 70994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967213
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.934959
Bank_Level_Parallism = 12.890456
Bank_Level_Parallism_Col = 12.882906
Bank_Level_Parallism_Ready = 7.101345
write_to_read_ratio_blp_rw_average = 0.483698
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053360 
total_CMD = 72489 
util_bw = 3868 
Wasted_Col = 395 
Wasted_Row = 0 
Idle = 68226 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 25 
WTRc_limit = 2178 
RTWc_limit = 2182 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2178 
RTWc_limit_alone = 2182 

Commands details: 
total_CMD = 72489 
n_nop = 70540 
Read = 0 
Write = 966 
L2_Alloc = 968 
L2_WB = 0 
n_act = 16 
n_pre = 0 
n_ref = 0 
n_req = 488 
total_req = 1934 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 1934 
Row_Bus_Util =  0.000221 
CoL_Bus_Util = 0.026680 
Either_Row_CoL_Bus_Util = 0.026887 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000513 
queue_avg = 3.266923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.26692
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72489 n_nop=70532 n_act=18 n_pre=2 n_ref_event=0 n_req=488 n_rd=8 n_rd_L2_A=968 n_write=964 n_wr_bk=0 bw_util=0.05353
n_activity=4404 dram_eff=0.881
bk0: 68a 68714i bk1: 68a 68691i bk2: 64a 68781i bk3: 64a 68760i bk4: 64a 68681i bk5: 64a 68668i bk6: 64a 68646i bk7: 64a 68633i bk8: 64a 68672i bk9: 64a 68635i bk10: 64a 68662i bk11: 64a 68648i bk12: 64a 68811i bk13: 64a 68770i bk14: 36a 70414i bk15: 36a 70363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963115
Row_Buffer_Locality_read = 0.991803
Row_Buffer_Locality_write = 0.934426
Bank_Level_Parallism = 13.369761
Bank_Level_Parallism_Col = 13.442218
Bank_Level_Parallism_Ready = 7.380021
write_to_read_ratio_blp_rw_average = 0.483736
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053525 
total_CMD = 72489 
util_bw = 3880 
Wasted_Col = 422 
Wasted_Row = 24 
Idle = 68163 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 20 
WTRc_limit = 2214 
RTWc_limit = 2250 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2214 
RTWc_limit_alone = 2250 

Commands details: 
total_CMD = 72489 
n_nop = 70532 
Read = 8 
Write = 964 
L2_Alloc = 968 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 488 
total_req = 1940 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1940 
Row_Bus_Util =  0.000276 
CoL_Bus_Util = 0.026763 
Either_Row_CoL_Bus_Util = 0.026997 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.001533 
queue_avg = 3.229690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22969
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72489 n_nop=70528 n_act=18 n_pre=2 n_ref_event=0 n_req=489 n_rd=8 n_rd_L2_A=968 n_write=965 n_wr_bk=0 bw_util=0.05355
n_activity=4404 dram_eff=0.8815
bk0: 68a 68948i bk1: 68a 68900i bk2: 64a 68744i bk3: 64a 68732i bk4: 64a 68780i bk5: 64a 68801i bk6: 64a 68626i bk7: 64a 68610i bk8: 64a 68670i bk9: 64a 68654i bk10: 64a 68659i bk11: 64a 68648i bk12: 64a 68628i bk13: 64a 68615i bk14: 36a 70682i bk15: 36a 70613i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963190
Row_Buffer_Locality_read = 0.991803
Row_Buffer_Locality_write = 0.934694
Bank_Level_Parallism = 13.248024
Bank_Level_Parallism_Col = 13.314854
Bank_Level_Parallism_Ready = 7.330072
write_to_read_ratio_blp_rw_average = 0.480085
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053553 
total_CMD = 72489 
util_bw = 3882 
Wasted_Col = 405 
Wasted_Row = 24 
Idle = 68178 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 8 
WTRc_limit = 2178 
RTWc_limit = 2229 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2178 
RTWc_limit_alone = 2229 

Commands details: 
total_CMD = 72489 
n_nop = 70528 
Read = 8 
Write = 965 
L2_Alloc = 968 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 489 
total_req = 1941 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1941 
Row_Bus_Util =  0.000276 
CoL_Bus_Util = 0.026776 
Either_Row_CoL_Bus_Util = 0.027052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 3.059857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05986
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72489 n_nop=70529 n_act=17 n_pre=1 n_ref_event=0 n_req=494 n_rd=4 n_rd_L2_A=968 n_write=971 n_wr_bk=0 bw_util=0.05361
n_activity=4381 dram_eff=0.887
bk0: 68a 69089i bk1: 64a 69072i bk2: 64a 68685i bk3: 64a 68672i bk4: 64a 68689i bk5: 64a 68676i bk6: 64a 68619i bk7: 64a 68670i bk8: 64a 68646i bk9: 64a 68632i bk10: 64a 68615i bk11: 64a 68599i bk12: 64a 68646i bk13: 64a 68633i bk14: 36a 70844i bk15: 36a 70711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965587
Row_Buffer_Locality_read = 0.995885
Row_Buffer_Locality_write = 0.936255
Bank_Level_Parallism = 13.265469
Bank_Level_Parallism_Col = 13.300070
Bank_Level_Parallism_Ready = 7.289243
write_to_read_ratio_blp_rw_average = 0.486875
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.053608 
total_CMD = 72489 
util_bw = 3886 
Wasted_Col = 396 
Wasted_Row = 12 
Idle = 68195 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 17 
WTRc_limit = 2178 
RTWc_limit = 2254 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 2178 
RTWc_limit_alone = 2254 

Commands details: 
total_CMD = 72489 
n_nop = 70529 
Read = 4 
Write = 971 
L2_Alloc = 968 
L2_WB = 0 
n_act = 17 
n_pre = 1 
n_ref = 0 
n_req = 494 
total_req = 1943 

Dual Bus Interface Util: 
issued_total_row = 18 
issued_total_col = 1943 
Row_Bus_Util =  0.000248 
CoL_Bus_Util = 0.026804 
Either_Row_CoL_Bus_Util = 0.027039 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000510 
queue_avg = 3.154368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.15437

========= L2 cache stats =========
L2_cache_bank[0]: Access = 656, Miss = 123, Miss_rate = 0.188, Pending_hits = 33, Reservation_fails = 2
L2_cache_bank[1]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 22, Reservation_fails = 2
L2_cache_bank[2]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 24, Reservation_fails = 2
L2_cache_bank[3]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 10, Reservation_fails = 2
L2_cache_bank[4]: Access = 626, Miss = 122, Miss_rate = 0.195, Pending_hits = 10, Reservation_fails = 4
L2_cache_bank[5]: Access = 626, Miss = 122, Miss_rate = 0.195, Pending_hits = 10, Reservation_fails = 4
L2_cache_bank[6]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 2, Reservation_fails = 1
L2_cache_bank[7]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 2
L2_cache_bank[8]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 1, Reservation_fails = 1
L2_cache_bank[9]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 1
L2_cache_bank[10]: Access = 626, Miss = 122, Miss_rate = 0.195, Pending_hits = 9, Reservation_fails = 2
L2_cache_bank[11]: Access = 626, Miss = 122, Miss_rate = 0.195, Pending_hits = 11, Reservation_fails = 2
L2_cache_bank[12]: Access = 636, Miss = 122, Miss_rate = 0.192, Pending_hits = 10, Reservation_fails = 5
L2_cache_bank[13]: Access = 626, Miss = 122, Miss_rate = 0.195, Pending_hits = 11, Reservation_fails = 5
L2_cache_bank[14]: Access = 626, Miss = 122, Miss_rate = 0.195, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[15]: Access = 616, Miss = 121, Miss_rate = 0.196, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 10036
L2_total_cache_misses = 1948
L2_total_cache_miss_rate = 0.1941
L2_total_cache_pending_hits = 177
L2_total_cache_reservation_fails = 35
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 9
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2761
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 129
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5120
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4736
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 160
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 35
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=31196
icnt_total_pkts_simt_to_mem=28212
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.174346
	minimum = 6.000000
	maximum = 679.000000
Network latency average = 21.373288
	minimum = 6.000000
	maximum = 653.000000
Slowest packet = 18167
Flit latency average = 19.666103
	minimum = 6.000000
	maximum = 653.000000
Slowest flit = 52156
Fragmentation average = 0.000000
	minimum = 0.000000
	maximum = 0.000000
Injected packet rate average = 0.001046
	minimum = 0.000000 (at node 36)
	maximum = 0.002360 (at node 11)
Accepted packet rate average = 0.001046
	minimum = 0.000000 (at node 36)
	maximum = 0.002360 (at node 11)
Injected flit rate average = 0.002887
	minimum = 0.000000 (at node 36)
	maximum = 0.008398 (at node 20)
Accepted flit rate average= 0.002887
	minimum = 0.000000 (at node 36)
	maximum = 0.010953 (at node 11)
Injected packet length average = 2.760897
Accepted packet length average = 2.760897
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.896956 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 555.666667 (6 samples)
Network latency average = 22.000057 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 542.333333 (6 samples)
Flit latency average = 21.755552 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 539.666667 (6 samples)
Fragmentation average = 0.971450 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 331.000000 (6 samples)
Injected packet rate average = 0.018957 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.047351 (6 samples)
Accepted packet rate average = 0.018957 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.047351 (6 samples)
Injected flit rate average = 0.056795 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.140005 (6 samples)
Accepted flit rate average = 0.056795 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.160843 (6 samples)
Injected packet size average = 2.995947 (6 samples)
Accepted packet size average = 2.995947 (6 samples)
Hops average = 1.000000 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 56 sec (56 sec)
gpgpu_simulation_rate = 612960 (inst/sec)
gpgpu_simulation_rate = 756 (cycle/sec)
gpgpu_silicon_slowdown = 2125661x
Function    MBytes/sec  Min (sec)   Max         Average     
Copy        0.233       0.70443     0.70443     0.70443     
Mul         0.271       0.60368     0.60368     0.60368     
Add         0.349       0.70393     0.70393     0.70393     
Triad       0.349       0.70386     0.70386     0.70386     
Dot         0.003       51.44954    51.44954    51.44954    
GPGPU-Sim: *** exit detected ***
