

================================================================
== Vitis HLS Report for 'write_mem_float_128u_Pipeline_write_out_mem'
================================================================
* Date:           Thu Oct 20 03:40:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        softmax_10_bp
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_out_mem  |      129|      129|         3|          1|          1|   128|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     518|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     528|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     528|     581|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln40_fu_117_p2                |         +|   0|  0|   15|           8|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|    2|           1|           1|
    |icmp_ln40_fu_111_p2               |      icmp|   0|  0|   11|           8|           9|
    |icmp_ln44_fu_127_p2               |      icmp|   0|  0|    9|           4|           2|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |select_ln44_fu_174_p3             |    select|   0|  0|  473|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  518|          26|          19|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                |   9|          2|    8|         16|
    |gmem_blk_n_W                        |   9|          2|    1|          2|
    |i_fu_70                             |   9|          2|    8|         16|
    |phi_ln44_fu_66                      |   9|          2|  480|        960|
    |softmax_input_error_stream16_blk_n  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  63|         14|  500|       1000|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_fu_70                           |    8|   0|    8|          0|
    |icmp_ln40_reg_206                 |    1|   0|    1|          0|
    |icmp_ln44_reg_210                 |    1|   0|    1|          0|
    |icmp_ln44_reg_210_pp0_iter1_reg   |    1|   0|    1|          0|
    |phi_ln44_fu_66                    |  480|   0|  480|          0|
    |tmp_3_reg_220                     |   32|   0|   32|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  528|   0|  528|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                                       |   in|    1|  ap_ctrl_hs|  write_mem<float, 128u>_Pipeline_write_out_mem|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|  write_mem<float, 128u>_Pipeline_write_out_mem|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|  write_mem<float, 128u>_Pipeline_write_out_mem|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|  write_mem<float, 128u>_Pipeline_write_out_mem|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|  write_mem<float, 128u>_Pipeline_write_out_mem|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|  write_mem<float, 128u>_Pipeline_write_out_mem|  return value|
|softmax_input_error_stream16_dout            |   in|   32|     ap_fifo|                   softmax_input_error_stream16|       pointer|
|softmax_input_error_stream16_num_data_valid  |   in|    2|     ap_fifo|                   softmax_input_error_stream16|       pointer|
|softmax_input_error_stream16_fifo_cap        |   in|    2|     ap_fifo|                   softmax_input_error_stream16|       pointer|
|softmax_input_error_stream16_empty_n         |   in|    1|     ap_fifo|                   softmax_input_error_stream16|       pointer|
|softmax_input_error_stream16_read            |  out|    1|     ap_fifo|                   softmax_input_error_stream16|       pointer|
|m_axi_gmem_AWVALID                           |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWREADY                           |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWADDR                            |  out|   64|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWID                              |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWLEN                             |  out|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWSIZE                            |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWBURST                           |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWLOCK                            |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWCACHE                           |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWPROT                            |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWQOS                             |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWREGION                          |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_AWUSER                            |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WVALID                            |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WREADY                            |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WDATA                             |  out|  512|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WSTRB                             |  out|   64|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WLAST                             |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WID                               |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_WUSER                             |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARVALID                           |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARREADY                           |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARADDR                            |  out|   64|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARID                              |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARLEN                             |  out|   32|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARSIZE                            |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARBURST                           |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARLOCK                            |  out|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARCACHE                           |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARPROT                            |  out|    3|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARQOS                             |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARREGION                          |  out|    4|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_ARUSER                            |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RVALID                            |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RREADY                            |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RDATA                             |   in|  512|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RLAST                             |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RID                               |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RFIFONUM                          |   in|    9|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RUSER                             |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_RRESP                             |   in|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BVALID                            |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BREADY                            |  out|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BRESP                             |   in|    2|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BID                               |   in|    1|       m_axi|                                           gmem|       pointer|
|m_axi_gmem_BUSER                             |   in|    1|       m_axi|                                           gmem|       pointer|
|sext_ln40                                    |   in|   58|     ap_none|                                      sext_ln40|        scalar|
+---------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln44 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln40_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln40"   --->   Operation 8 'read' 'sext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln40_cast = sext i58 %sext_ln40_read"   --->   Operation 9 'sext' 'sext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_14, i32 0, i32 0, void @empty_17, i32 64, i32 0, void @empty_0, void @empty, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_input_error_stream16, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i480 0, i480 %phi_ln44"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%icmp_ln40 = icmp_eq  i8 %i_1, i8 128" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 16 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.76ns)   --->   "%add_ln40 = add i8 %i_1, i8 1" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 17 'add' 'add_ln40' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc.split, void %for.end.exitStub" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 18 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i8 %i_1" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 19 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%icmp_ln44 = icmp_eq  i4 %trunc_ln40, i4 15" [softmax_10_bp/src/softmax_10_bp.hpp:44]   --->   Operation 20 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc.split._crit_edge, void" [softmax_10_bp/src/softmax_10_bp.hpp:44]   --->   Operation 21 'br' 'br_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln40 = store i8 %add_ln40, i8 %i" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 22 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln40_cast" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 23 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.83ns)   --->   "%tmp_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %softmax_input_error_stream16" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'read' 'tmp_3' <Predicate = (!icmp_ln40)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%phi_ln44_load_1 = load i480 %phi_ln44" [softmax_10_bp/src/softmax_10_bp.hpp:44]   --->   Operation 26 'load' 'phi_ln44_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [softmax_10_bp/src/softmax_10_bp.hpp:42]   --->   Operation 27 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i480, i32 %tmp_3, i480 %phi_ln44_load_1" [softmax_10_bp/src/softmax_10_bp.hpp:44]   --->   Operation 29 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (7.30ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %gmem_addr, i512 %or_ln, i64 18446744073709551615" [softmax_10_bp/src/softmax_10_bp.hpp:44]   --->   Operation 30 'write' 'write_ln44' <Predicate = (icmp_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc.split._crit_edge" [softmax_10_bp/src/softmax_10_bp.hpp:44]   --->   Operation 31 'br' 'br_ln44' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%phi_ln44_load = load i480 %phi_ln44" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 32 'load' 'phi_ln44_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i448 @_ssdm_op_PartSelect.i448.i480.i32.i32, i480 %phi_ln44_load, i32 32, i32 479" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 33 'partselect' 'tmp' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i448, i32 %tmp_3, i448 %tmp" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 34 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.58ns)   --->   "%select_ln44 = select i1 %icmp_ln44, i480 0, i480 %tmp_1" [softmax_10_bp/src/softmax_10_bp.hpp:44]   --->   Operation 35 'select' 'select_ln44' <Predicate = true> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln40 = store i480 %select_ln44, i480 %phi_ln44" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 36 'store' 'store_ln40' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 37 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ softmax_input_error_stream16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln44          (alloca           ) [ 0111]
i                 (alloca           ) [ 0100]
sext_ln40_read    (read             ) [ 0000]
sext_ln40_cast    (sext             ) [ 0110]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
i_1               (load             ) [ 0000]
icmp_ln40         (icmp             ) [ 0110]
add_ln40          (add              ) [ 0000]
br_ln40           (br               ) [ 0000]
trunc_ln40        (trunc            ) [ 0000]
icmp_ln44         (icmp             ) [ 0111]
br_ln44           (br               ) [ 0000]
store_ln40        (store            ) [ 0000]
gmem_addr         (getelementptr    ) [ 0101]
empty             (speclooptripcount) [ 0000]
tmp_3             (read             ) [ 0101]
phi_ln44_load_1   (load             ) [ 0000]
specpipeline_ln42 (specpipeline     ) [ 0000]
specloopname_ln0  (specloopname     ) [ 0000]
or_ln             (bitconcatenate   ) [ 0000]
write_ln44        (write            ) [ 0000]
br_ln44           (br               ) [ 0000]
phi_ln44_load     (load             ) [ 0000]
tmp               (partselect       ) [ 0000]
tmp_1             (bitconcatenate   ) [ 0000]
select_ln44       (select           ) [ 0000]
store_ln40        (store            ) [ 0000]
br_ln40           (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln40">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="softmax_input_error_stream16">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_input_error_stream16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i480"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i448.i480.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i480.i32.i448"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="phi_ln44_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln44/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln40_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="58" slack="0"/>
<pin id="76" dir="0" index="1" bw="58" slack="0"/>
<pin id="77" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln40_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_3_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln44_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="512" slack="1"/>
<pin id="89" dir="0" index="2" bw="512" slack="0"/>
<pin id="90" dir="0" index="3" bw="1" slack="0"/>
<pin id="91" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln44/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln40_cast_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="58" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_cast/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="480" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_1_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln40_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln40_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="trunc_ln40_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln44_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln40_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="gmem_addr_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="1"/>
<pin id="141" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="phi_ln44_load_1_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="480" slack="2"/>
<pin id="145" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln44_load_1/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="or_ln_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="512" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="0" index="2" bw="480" slack="0"/>
<pin id="150" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="phi_ln44_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="480" slack="2"/>
<pin id="156" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln44_load/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="448" slack="0"/>
<pin id="159" dir="0" index="1" bw="480" slack="0"/>
<pin id="160" dir="0" index="2" bw="7" slack="0"/>
<pin id="161" dir="0" index="3" bw="10" slack="0"/>
<pin id="162" dir="1" index="4" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="480" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="0" index="2" bw="448" slack="0"/>
<pin id="171" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln44_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="2"/>
<pin id="176" dir="0" index="1" bw="480" slack="0"/>
<pin id="177" dir="0" index="2" bw="480" slack="0"/>
<pin id="178" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln40_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="480" slack="0"/>
<pin id="183" dir="0" index="1" bw="480" slack="2"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="186" class="1005" name="phi_ln44_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="480" slack="0"/>
<pin id="188" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln44 "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="201" class="1005" name="sext_ln40_cast_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln40_cast "/>
</bind>
</comp>

<comp id="206" class="1005" name="icmp_ln40_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="210" class="1005" name="icmp_ln44_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="2"/>
<pin id="212" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="215" class="1005" name="gmem_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="512" slack="1"/>
<pin id="217" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="220" class="1005" name="tmp_3_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="54" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="56" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="97"><net_src comp="74" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="108" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="108" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="108" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="117" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="151"><net_src comp="52" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="143" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="163"><net_src comp="58" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="60" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="166"><net_src comp="62" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="172"><net_src comp="64" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="157" pin="4"/><net_sink comp="167" pin=2"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="167" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="66" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="192"><net_src comp="186" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="197"><net_src comp="70" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="204"><net_src comp="94" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="209"><net_src comp="111" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="127" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="218"><net_src comp="138" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="223"><net_src comp="80" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="167" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 }
	Port: softmax_input_error_stream16 | {}
 - Input state : 
	Port: write_mem<float, 128u>_Pipeline_write_out_mem : gmem | {}
	Port: write_mem<float, 128u>_Pipeline_write_out_mem : sext_ln40 | {1 }
	Port: write_mem<float, 128u>_Pipeline_write_out_mem : softmax_input_error_stream16 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln40 : 2
		add_ln40 : 2
		br_ln40 : 3
		trunc_ln40 : 2
		icmp_ln44 : 3
		br_ln44 : 4
		store_ln40 : 3
	State 2
	State 3
		or_ln : 1
		write_ln44 : 2
		tmp : 1
		tmp_1 : 2
		select_ln44 : 3
		store_ln40 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln44_fu_174    |    0    |   473   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln40_fu_111     |    0    |    11   |
|          |      icmp_ln44_fu_127     |    0    |    9    |
|----------|---------------------------|---------|---------|
|    add   |      add_ln40_fu_117      |    0    |    15   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln40_read_read_fu_74 |    0    |    0    |
|          |      tmp_3_read_fu_80     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln44_write_fu_86  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln40_cast_fu_94   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln40_fu_123     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        or_ln_fu_146       |    0    |    0    |
|          |        tmp_1_fu_167       |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|         tmp_fu_157        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   508   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   gmem_addr_reg_215  |   512  |
|       i_reg_194      |    8   |
|   icmp_ln40_reg_206  |    1   |
|   icmp_ln44_reg_210  |    1   |
|   phi_ln44_reg_186   |   480  |
|sext_ln40_cast_reg_201|   64   |
|     tmp_3_reg_220    |   32   |
+----------------------+--------+
|         Total        |  1098  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   508  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1098  |    -   |
+-----------+--------+--------+
|   Total   |  1098  |   508  |
+-----------+--------+--------+
