// Generated by CIRCT unknown git version
module emesh_rdalign(	// file.cleaned.mlir:2:3
  input  [2:0]  addr,	// file.cleaned.mlir:2:31
  input  [1:0]  datamode,	// file.cleaned.mlir:2:46
  input  [63:0] data_in,	// file.cleaned.mlir:2:65
  output [63:0] data_out	// file.cleaned.mlir:2:85
);

  wire [31:0] _data_in_63to32;	// file.cleaned.mlir:80:11
  wire [7:0]  _GEN;	// file.cleaned.mlir:79:11
  wire [7:0]  _GEN_0;	// file.cleaned.mlir:77:11
  wire [7:0]  _GEN_1;	// file.cleaned.mlir:75:11
  wire [7:0]  _GEN_2;	// file.cleaned.mlir:70:11
  wire        _GEN_3;	// file.cleaned.mlir:46:11
  wire        _GEN_4;	// file.cleaned.mlir:45:11
  wire        _GEN_5;	// file.cleaned.mlir:44:11
  wire        _GEN_6;	// file.cleaned.mlir:43:11
  wire [31:0] _GEN_7;	// file.cleaned.mlir:37:11
  wire [3:0]  _GEN_8 =
    {_GEN_6, 3'h0}
    | ({1'h0, _GEN_5, 2'h0} | ({2'h0, _GEN_4, 1'h0} | {3'h0, _GEN_3}) & 4'hB) & 4'h7;	// file.cleaned.mlir:6:14, :7:14, :10:14, :11:15, :12:14, :20:10, :21:10, :22:10, :23:10, :24:10, :25:10, :26:10, :27:11, :28:11, :43:11, :44:11, :45:11, :46:11
  assign _GEN_7 =
    {_GEN, 24'h0}
    | ({8'h0, _GEN_0, 16'h0} | ({16'h0, _GEN_1, 8'h0} | {24'h0, _GEN_2}) & 32'hFF00FFFF)
    & 32'hFFFFFF;	// file.cleaned.mlir:3:15, :4:14, :5:15, :8:22, :9:23, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :70:11, :75:11, :77:11, :79:11
  wire [31:0] _GEN_9 = addr[2] ? data_in[63:32] : data_in[31:0];	// file.cleaned.mlir:38:11, :39:11, :40:11, :41:11
  assign _GEN_6 = &(addr[1:0]);	// file.cleaned.mlir:42:11, :43:11
  assign _GEN_5 = addr[1:0] == 2'h2;	// file.cleaned.mlir:14:15, :42:11, :44:11
  assign _GEN_4 = addr[1:0] == 2'h1;	// file.cleaned.mlir:13:14, :42:11, :45:11
  assign _GEN_3 = addr[1:0] == 2'h0;	// file.cleaned.mlir:12:14, :42:11, :46:11
  wire        _GEN_10 = datamode == 2'h1;	// file.cleaned.mlir:13:14, :47:11
  wire        _GEN_11 = datamode == 2'h2;	// file.cleaned.mlir:14:15, :50:11
  assign _GEN_2 =
    {8{_GEN_8[3]}} & _GEN_9[31:24] | {8{_GEN_8[2]}} & _GEN_9[23:16] | {8{_GEN_8[1]}}
    & _GEN_9[15:8] | {8{_GEN_8[0]}} & _GEN_9[7:0];	// file.cleaned.mlir:28:11, :41:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11, :61:11, :62:11, :63:11, :64:11, :65:11, :66:11, :67:11, :68:11, :69:11, :70:11
  assign _GEN_1 =
    {8{_GEN_10 & _GEN_5}} & _GEN_9[31:24] | {8{_GEN_10 & _GEN_3 | _GEN_11 | (&datamode)}}
    & _GEN_9[15:8];	// file.cleaned.mlir:41:11, :44:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :56:11, :64:11, :71:11, :72:11, :73:11, :74:11, :75:11
  wire [7:0]  _GEN_12 = {8{_GEN_11 | (&datamode)}};	// file.cleaned.mlir:50:11, :51:11, :53:11, :76:11
  assign _GEN_0 = _GEN_12 & _GEN_9[23:16];	// file.cleaned.mlir:41:11, :60:11, :76:11, :77:11
  assign _GEN = _GEN_12 & _GEN_9[31:24];	// file.cleaned.mlir:41:11, :56:11, :76:11, :79:11
  assign _data_in_63to32 = data_in[63:32];	// file.cleaned.mlir:80:11
  assign data_out = {_data_in_63to32, 32'h0} | {32'h0, _GEN_7};	// file.cleaned.mlir:16:15, :17:10, :18:10, :19:10, :37:11, :80:11, :81:5
endmodule

