{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651331489132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651331489133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 11:11:28 2022 " "Processing started: Sat Apr 30 11:11:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651331489133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651331489133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pdp11d -c top " "Command: quartus_sta pdp11d -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651331489134 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651331489295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651331491401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651331491401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651331491444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651331491444 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651331493009 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651331493010 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkin clkin " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkin clkin" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651331493052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 42 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 42 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651331493052 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651331493052 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651331493052 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651331493053 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vt:vt0\|vga:vga0\|vgaclk vt:vt0\|vga:vga0\|vgaclk " "create_clock -period 1.000 -name vt:vt0\|vga:vga0\|vgaclk vt:vt0\|vga:vga0\|vgaclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651331493069 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpuclk cpuclk " "create_clock -period 1.000 -name cpuclk cpuclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651331493069 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " "create_clock -period 1.000 -name unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651331493069 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " "create_clock -period 1.000 -name unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651331493069 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " "create_clock -period 1.000 -name unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651331493069 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651331493069 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651331493176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651331493176 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651331493176 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651331493176 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651331493269 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651331494196 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651331494202 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1651331494261 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651331498241 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651331498241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.510 " "Worst-case setup slack is -28.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.510          -83287.276 cpuclk  " "  -28.510          -83287.276 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.270           -1537.301 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -23.270           -1537.301 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.807           -1579.005 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "  -12.807           -1579.005 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.478            -994.122 vt:vt0\|vga:vga0\|vgaclk  " "  -11.478            -994.122 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.549           -1444.102 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "  -10.549           -1444.102 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.828           -1506.978 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -9.828           -1506.978 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.102            -676.465 clkin  " "   -5.102            -676.465 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651331498244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.173               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 cpuclk  " "    0.189               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 clkin  " "    0.244               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.321               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.347               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.349               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.366               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651331498623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651331498628 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651331498634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -6956.262 cpuclk  " "   -3.166           -6956.262 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -571.910 vt:vt0\|vga:vga0\|vgaclk  " "   -2.636            -571.910 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -303.323 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.636            -303.323 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -298.425 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.636            -298.425 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -297.028 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.636            -297.028 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.869               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.869               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.719               0.000 clkin  " "    8.719               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331498643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651331498643 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651331499014 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651331499014 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1651331499023 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651331499103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651331511107 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651331512240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651331512240 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651331512240 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651331512240 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651331513069 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651331514045 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651331514045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.174 " "Worst-case setup slack is -28.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.174          -80882.103 cpuclk  " "  -28.174          -80882.103 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.678           -1498.227 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -22.678           -1498.227 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.115           -1563.525 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "  -13.115           -1563.525 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.981            -965.086 vt:vt0\|vga:vga0\|vgaclk  " "  -10.981            -965.086 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.737           -1435.935 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "  -10.737           -1435.935 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.961           -1479.370 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -9.961           -1479.370 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.049            -616.952 clkin  " "   -5.049            -616.952 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651331514049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.091 " "Worst-case hold slack is 0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 clkin  " "    0.091               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.271               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 cpuclk  " "    0.296               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.325               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.368               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.371               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.385               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651331514422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651331514427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651331514432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -6958.751 cpuclk  " "   -3.166           -6958.751 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -568.438 vt:vt0\|vga:vga0\|vgaclk  " "   -2.636            -568.438 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -299.569 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.636            -299.569 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -294.143 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.636            -294.143 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -292.051 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.636            -292.051 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.765               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    2.765               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.651               0.000 clkin  " "    8.651               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331514441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651331514441 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651331514819 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651331514819 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1651331514827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651331515205 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651331525420 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651331526496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651331526496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651331526496 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651331526496 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651331527328 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651331527711 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651331527711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.662 " "Worst-case setup slack is -15.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331527716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331527716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.662          -44592.244 cpuclk  " "  -15.662          -44592.244 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331527716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.741            -839.991 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -12.741            -839.991 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331527716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.733            -469.630 vt:vt0\|vga:vga0\|vgaclk  " "   -6.733            -469.630 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331527716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.359            -787.525 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -6.359            -787.525 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331527716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.120            -676.763 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -5.120            -676.763 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331527716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.870            -724.702 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -4.870            -724.702 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331527716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.940            -261.211 clkin  " "   -2.940            -261.211 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331527716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651331527716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.092 " "Worst-case hold slack is 0.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.092               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.107               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.112               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.116               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 cpuclk  " "    0.136               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clkin  " "    0.147               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.183               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651331528065 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651331528072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651331528077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2426.253 cpuclk  " "   -2.636           -2426.253 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -377.709 vt:vt0\|vga:vga0\|vgaclk  " "   -2.174            -377.709 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -118.916 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.174            -118.916 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -116.605 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.174            -116.605 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -115.834 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.174            -115.834 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.115               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.115               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.693               0.000 clkin  " "    8.693               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331528086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651331528086 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651331528449 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651331528449 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1651331528457 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651331529305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651331529305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651331529305 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1651331529305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651331530292 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651331530678 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651331530678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.989 " "Worst-case setup slack is -12.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331530682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331530682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.989          -36756.671 cpuclk  " "  -12.989          -36756.671 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331530682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.948            -723.935 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -10.948            -723.935 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331530682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.697            -687.691 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -5.697            -687.691 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331530682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.590            -399.308 vt:vt0\|vga:vga0\|vgaclk  " "   -5.590            -399.308 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331530682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.637            -604.440 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -4.637            -604.440 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331530682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.381            -638.663 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -4.381            -638.663 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331530682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.356            -212.997 clkin  " "   -2.356            -212.997 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331530682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651331530682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.069 " "Worst-case hold slack is 0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "    0.069               0.000 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 clkin  " "    0.081               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.085               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "    0.088               0.000 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "    0.091               0.000 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 cpuclk  " "    0.140               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.168               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651331531033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651331531040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651331531045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2421.206 cpuclk  " "   -2.636           -2421.206 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -375.643 vt:vt0\|vga:vga0\|vgaclk  " "   -2.174            -375.643 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -114.844 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk  " "   -2.174            -114.844 unibus:pdp11\|rk11:rk0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -114.762 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk  " "   -2.174            -114.762 unibus:pdp11\|rl11:rl0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -114.474 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "   -2.174            -114.474 unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.190               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.110               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.110               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.600               0.000 clkin  " "    8.600               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651331531054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651331531054 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1651331531400 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651331531400 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651331533561 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651331533562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5472 " "Peak virtual memory: 5472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651331533863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 11:12:13 2022 " "Processing ended: Sat Apr 30 11:12:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651331533863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651331533863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651331533863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651331533863 ""}
