# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:47 on Nov 12,2021
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module seg7
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 23:36:48 on Nov 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 23:36:48 on Nov 12,2021
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.seg7
# ** Warning: (vsim-3015) ./DE1_SoC.sv(15): [PCDPC] - Port size (4) does not match connection size (3) for port 'UPC'. The port definition is at: ./DE1_SoC.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/fred File: ./DE1_SoC.sv
# ** Error: Cannot open macro file: DE1_SoC_wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: DE1_SoC_wave.do
#     while executing
# "do DE1_SoC_wave.do"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:11 on Nov 12,2021
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module seg7
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 23:37:11 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:37:12 on Nov 12,2021, Elapsed time: 0:00:24
# Errors: 3, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 23:37:12 on Nov 12,2021
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.seg7
# ** Warning: (vsim-3015) ./DE1_SoC.sv(15): [PCDPC] - Port size (4) does not match connection size (3) for port 'UPC'. The port definition is at: ./DE1_SoC.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/fred File: ./DE1_SoC.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/DE1_SoC_testbench/SW[9]
add wave -position end  sim:/DE1_SoC_testbench/SW[8]
add wave -position end  sim:/DE1_SoC_testbench/SW[7]
add wave -position end  sim:/DE1_SoC_testbench/HEX0
add wave -position end  sim:/DE1_SoC_testbench/HEX1
add wave -position end  sim:/DE1_SoC_testbench/HEX2
add wave -position end  sim:/DE1_SoC_testbench/HEX3
add wave -position end  sim:/DE1_SoC_testbench/HEX4
add wave -position end  sim:/DE1_SoC_testbench/HEX5
add wave -position end  sim:/DE1_SoC_testbench/LEDR[1]
add wave -position end  sim:/DE1_SoC_testbench/LEDR[0]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/EE271/ee271labs/lab4_fred/DE1_SoC_wave.do
run -all
run -all
restart -f
# ** Warning: (vsim-3015) ./DE1_SoC.sv(15): [PCDPC] - Port size (4) does not match connection size (3) for port 'UPC'. The port definition is at: ./DE1_SoC.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_testbench/dut/fred File: ./DE1_SoC.sv
run -all
# End time: 10:47:56 on Nov 13,2021, Elapsed time: 11:10:44
# Errors: 0, Warnings: 2
