#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000009bce10 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000bfd8f0_0 .var "Reset", 0 0;
v0000000000bfe1b0_0 .var "clk", 0 0;
S_00000000009bcfa0 .scope module, "PPU" "main" 2 9, 3 7 0, S_00000000009bce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Reset";
v0000000000bfa060_0 .net "A_O", 31 0, L_0000000000bfef70;  1 drivers
v0000000000bfa7e0_0 .var "Address", 31 0;
v0000000000bfb280_0 .net "C", 0 0, v0000000000bfa920_0;  1 drivers
v0000000000bfb3c0_0 .net "C_U_out", 6 0, L_0000000000bfdf30;  1 drivers
v0000000000bfa420_0 .net "DO", 31 0, v0000000000be9a50_0;  1 drivers
v0000000000bf9700_0 .net "DO_CU", 31 0, v0000000000be4240_0;  1 drivers
v0000000000bf9020_0 .net "Data_RAM_Out", 31 0, v0000000000be7cc0_0;  1 drivers
v0000000000bfa600_0 .net "EX_ALU_OP", 3 0, v0000000000b440e0_0;  1 drivers
v0000000000bfb500_0 .net "EX_Bit11_0", 31 0, v0000000000b45260_0;  1 drivers
v0000000000bface0_0 .net "EX_Bit15_12", 3 0, v0000000000b44860_0;  1 drivers
v0000000000bf90c0_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000b821f0;  1 drivers
v0000000000bfa100_0 .net "EX_RF_Enable", 0 0, v0000000000b44220_0;  1 drivers
v0000000000bf9ca0_0 .net "EX_Shift_imm", 0 0, v0000000000b44540_0;  1 drivers
v0000000000bfa1a0_0 .net "EX_addresing_modes", 7 0, v0000000000b45120_0;  1 drivers
v0000000000bfaf60_0 .net "EX_load_instr", 0 0, v0000000000b453a0_0;  1 drivers
v0000000000bfa240_0 .net "EX_mem_read_write", 0 0, v0000000000b44e00_0;  1 drivers
v0000000000bf9a20_0 .net "EX_mem_size", 0 0, v0000000000b45800_0;  1 drivers
v0000000000bfa2e0_0 .net "ID_B_instr", 0 0, L_0000000000b81bd0;  1 drivers
v0000000000bf9de0_0 .net "ID_Bit11_0", 11 0, v0000000000be4420_0;  1 drivers
v0000000000bfad80_0 .net "ID_Bit15_12", 3 0, v0000000000be3d40_0;  1 drivers
v0000000000bf9e80_0 .net "ID_Bit19_16", 3 0, v0000000000be38e0_0;  1 drivers
v0000000000bfa4c0_0 .net "ID_Bit23_0", 23 0, v0000000000be4100_0;  1 drivers
v0000000000bf9660_0 .net "ID_Bit31_28", 3 0, v0000000000be4c40_0;  1 drivers
v0000000000bfa380_0 .net "ID_Bit3_0", 3 0, v0000000000be3c00_0;  1 drivers
v0000000000bf97a0_0 .net "ID_CU", 6 0, L_0000000000b81700;  1 drivers
o0000000000b93948 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000bfaa60_0 .net "ID_addresing_modes", 7 0, o0000000000b93948;  0 drivers
v0000000000bf9c00_0 .net "ID_mem_read_write", 0 0, L_0000000000b80dd0;  1 drivers
v0000000000bf9d40_0 .net "ID_mem_size", 0 0, L_0000000000b811c0;  1 drivers
o0000000000b93f18 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bfae20_0 .net "IF_ID_Load", 0 0, o0000000000b93f18;  0 drivers
v0000000000bf9f20_0 .net "IF_ID_load", 0 0, v0000000000be8300_0;  1 drivers
v0000000000bfb460_0 .net "MEM_A_O", 31 0, v0000000000b4ba10_0;  1 drivers
v0000000000bfa6a0_0 .net "MEM_Bit15_12", 3 0, v0000000000b4aa70_0;  1 drivers
v0000000000bfa880_0 .net "MEM_MUX3", 31 0, v0000000000b4b290_0;  1 drivers
v0000000000bfab00_0 .net "MEM_RF_Enable", 0 0, v0000000000b4a890_0;  1 drivers
o0000000000b96108 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bfb000_0 .net "MEM_load", 0 0, o0000000000b96108;  0 drivers
v0000000000bfb0a0_0 .net "MEM_load_instr", 0 0, v0000000000b4b3d0_0;  1 drivers
v0000000000bf9160_0 .net "MEM_mem_read_write", 0 0, v0000000000b4b470_0;  1 drivers
v0000000000bfb140_0 .net "MEM_mem_size", 0 0, v0000000000b4bc90_0;  1 drivers
v0000000000bfb5a0_0 .net "MUX1_signal", 1 0, v0000000000be7e00_0;  1 drivers
v0000000000bf9340_0 .net "MUX2_signal", 1 0, v0000000000be7ea0_0;  1 drivers
v0000000000bf9520_0 .net "MUX3_signal", 1 0, v0000000000be7fe0_0;  1 drivers
v0000000000bfb640_0 .net "MUXControlUnit_signal", 0 0, v0000000000be75e0_0;  1 drivers
v0000000000bfccc0_0 .net "M_O", 31 0, L_0000000000b81c40;  1 drivers
v0000000000bfca40_0 .net "Next_PC", 31 0, v0000000000be47e0_0;  1 drivers
v0000000000bfc2c0_0 .net "PA", 31 0, v0000000000bf1570_0;  1 drivers
v0000000000bfc360_0 .net "PB", 31 0, v0000000000bef3b0_0;  1 drivers
v0000000000bfbdc0_0 .net "PC4", 31 0, L_0000000000bff330;  1 drivers
v0000000000bfb820_0 .net "PCI", 31 0, L_0000000000b80cf0;  1 drivers
v0000000000bfc7c0_0 .net "PCIN", 31 0, L_0000000000b81000;  1 drivers
v0000000000bfc540_0 .net "PCO", 31 0, L_0000000000b81fc0;  1 drivers
v0000000000bfc040_0 .net "PC_RF_ld", 0 0, v0000000000be7040_0;  1 drivers
v0000000000bfc9a0_0 .net "PCin", 31 0, L_0000000000b81e00;  1 drivers
v0000000000bfc680_0 .net "PD", 31 0, v0000000000bef630_0;  1 drivers
v0000000000bfbd20_0 .net "PW", 31 0, L_0000000000b82490;  1 drivers
o0000000000b97bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bfcb80_0 .net "RFLd", 0 0, o0000000000b97bd8;  0 drivers
v0000000000bfc400_0 .net "Reset", 0 0, v0000000000bfd8f0_0;  1 drivers
L_0000000000c08ff8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000bfbe60_0 .net "S", 0 0, L_0000000000c08ff8;  1 drivers
o0000000000b98358 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000bfc5e0_0 .net "SD", 3 0, o0000000000b98358;  0 drivers
v0000000000bfcea0_0 .net "SEx4_out", 31 0, L_0000000000b82180;  1 drivers
v0000000000bfc900_0 .net "SSE_out", 31 0, v0000000000bfb6e0_0;  1 drivers
v0000000000bfc4a0_0 .net "TA", 31 0, L_0000000000bfee30;  1 drivers
v0000000000bfc720_0 .net "WB_A_O", 31 0, v0000000000be4060_0;  1 drivers
v0000000000bfc860_0 .net "WB_Bit15_12", 3 0, v0000000000be3020_0;  1 drivers
o0000000000b97b78 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000bfbb40_0 .net "WB_Bit15_12_out", 3 0, o0000000000b97b78;  0 drivers
v0000000000bfcae0_0 .net "WB_Data_RAM_Out", 31 0, v0000000000be3840_0;  1 drivers
v0000000000bfce00_0 .net "WB_RF_Enable", 0 0, v0000000000be44c0_0;  1 drivers
v0000000000bfc0e0_0 .net "WB_load_instr", 0 0, v0000000000be49c0_0;  1 drivers
v0000000000bfcc20_0 .var/2u *"_ivl_14", 31 0; Local signal
v0000000000bfcd60_0 .net "asserted", 0 0, L_0000000000b82420;  1 drivers
v0000000000bfbf00_0 .net "cc_alu_1", 3 0, L_0000000000bfe070;  1 drivers
v0000000000bfbc80_0 .net "cc_alu_2", 3 0, L_0000000000bfddf0;  1 drivers
v0000000000bfc180_0 .net "cc_main_alu_out", 3 0, L_0000000000bff650;  1 drivers
v0000000000bfc220_0 .net "cc_out", 3 0, v0000000000be3e80_0;  1 drivers
v0000000000bfb8c0_0 .net "choose_ta_r_nop", 0 0, v0000000000b4b970_0;  1 drivers
v0000000000bfb960_0 .net "clk", 0 0, v0000000000bfe1b0_0;  1 drivers
v0000000000bfba00_0 .var/i "code", 31 0;
v0000000000bfbaa0_0 .var "data", 31 0;
v0000000000bfbfa0_0 .var/i "file", 31 0;
v0000000000bfbbe0_0 .net "mux_out_1", 31 0, L_0000000000b81620;  1 drivers
v0000000000bfdd50_0 .net "mux_out_1_A", 31 0, v0000000000be3ca0_0;  1 drivers
v0000000000bfe750_0 .net "mux_out_2", 31 0, L_0000000000b81a80;  1 drivers
v0000000000bfdfd0_0 .net "mux_out_2_B", 31 0, v0000000000be3b60_0;  1 drivers
v0000000000bfd350_0 .net "mux_out_3", 31 0, L_0000000000b80eb0;  1 drivers
v0000000000bfe7f0_0 .net "mux_out_3_C", 31 0, v0000000000be3660_0;  1 drivers
S_00000000009bd130 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 3 451, 3 838 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "asserted";
L_0000000000b82420 .functor BUFZ 1, v0000000000b4b8d0_0, C4<0>, C4<0>, C4<0>;
v0000000000b4abb0_0 .net "asserted", 0 0, L_0000000000b82420;  alias, 1 drivers
v0000000000b4b8d0_0 .var "assrt", 0 0;
v0000000000b4b0b0_0 .var/i "c", 31 0;
v0000000000b4bbf0_0 .net "cc_in", 3 0, v0000000000be3e80_0;  alias, 1 drivers
v0000000000b4acf0_0 .net "clk", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000b4a250_0 .net "instr_condition", 3 0, v0000000000be4c40_0;  alias, 1 drivers
v0000000000b4a110_0 .var/i "n", 31 0;
v0000000000b4b150_0 .var/i "v", 31 0;
v0000000000b4b330_0 .var/i "z", 31 0;
E_0000000000b687c0 .event posedge, v0000000000b4acf0_0;
S_00000000009b72c0 .scope module, "Condition_Handler" "Condition_Handler" 3 463, 3 995 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000b4b1f0_0 .net "asserted", 0 0, L_0000000000b82420;  alias, 1 drivers
v0000000000b4bab0_0 .net "b_instr", 0 0, L_0000000000b81bd0;  alias, 1 drivers
v0000000000b4b970_0 .var "choose_ta_r_nop", 0 0;
E_0000000000b69600 .event edge, v0000000000b4abb0_0, v0000000000b4bab0_0;
S_00000000009b7450 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 3 477, 3 1112 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000b4bfb0_0 .net "A_O", 31 0, L_0000000000bfef70;  alias, 1 drivers
v0000000000b4a2f0_0 .net "EX_Bit15_12", 3 0, v0000000000b44860_0;  alias, 1 drivers
v0000000000b4a9d0_0 .net "EX_RF_instr", 0 0, v0000000000b44220_0;  alias, 1 drivers
v0000000000b4a6b0_0 .net "EX_load_instr", 0 0, v0000000000b453a0_0;  alias, 1 drivers
v0000000000b4a390_0 .net "EX_mem_read_write", 0 0, v0000000000b44e00_0;  alias, 1 drivers
v0000000000b4a750_0 .net "EX_mem_size", 0 0, v0000000000b45800_0;  alias, 1 drivers
v0000000000b4ba10_0 .var "MEM_A_O", 31 0;
v0000000000b4aa70_0 .var "MEM_Bit15_12", 3 0;
v0000000000b4b290_0 .var "MEM_MUX3", 31 0;
v0000000000b4a890_0 .var "MEM_RF_Enable", 0 0;
v0000000000b4b3d0_0 .var "MEM_load_instr", 0 0;
v0000000000b4b470_0 .var "MEM_mem_read_write", 0 0;
v0000000000b4bc90_0 .var "MEM_mem_size", 0 0;
v0000000000b4b510_0 .net "cc_main_alu_out", 3 0, L_0000000000bff650;  alias, 1 drivers
v0000000000b4bd30_0 .net "clk", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000b43fa0_0 .net "mux_out_3_C", 31 0, v0000000000be3660_0;  alias, 1 drivers
E_0000000000b68cc0 .event edge, v0000000000b4acf0_0;
S_00000000009b75e0 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 3 359, 3 1070 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 12 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000b440e0_0 .var "EX_ALU_OP", 3 0;
v0000000000b45260_0 .var "EX_Bit11_0", 31 0;
v0000000000b44860_0 .var "EX_Bit15_12", 3 0;
v0000000000b44220_0 .var "EX_RF_instr", 0 0;
v0000000000b44540_0 .var "EX_Shift_imm", 0 0;
v0000000000b45120_0 .var "EX_addresing_modes", 7 0;
v0000000000b453a0_0 .var "EX_load_instr", 0 0;
v0000000000b44e00_0 .var "EX_mem_read_write", 0 0;
v0000000000b45800_0 .var "EX_mem_size", 0 0;
v0000000000b44360_0 .net "ID_Bit11_0", 11 0, v0000000000be4420_0;  alias, 1 drivers
v0000000000b458a0_0 .net "ID_Bit15_12", 3 0, v0000000000be3d40_0;  alias, 1 drivers
v0000000000b44400_0 .net "ID_CU", 6 0, L_0000000000bfdf30;  alias, 1 drivers
v0000000000b44900_0 .net "ID_addresing_modes", 7 0, o0000000000b93948;  alias, 0 drivers
v0000000000b44ae0_0 .net "ID_mem_read_write", 0 0, L_0000000000b80dd0;  alias, 1 drivers
v0000000000a149b0_0 .net "ID_mem_size", 0 0, L_0000000000b811c0;  alias, 1 drivers
v0000000000a14a50_0 .net "clk", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000b2c7e0_0 .net "mux_out_1", 31 0, L_0000000000b81620;  alias, 1 drivers
v0000000000be3ca0_0 .var "mux_out_1_A", 31 0;
v0000000000be4380_0 .net "mux_out_2", 31 0, L_0000000000b81a80;  alias, 1 drivers
v0000000000be3b60_0 .var "mux_out_2_B", 31 0;
v0000000000be4740_0 .net "mux_out_3", 31 0, L_0000000000b80eb0;  alias, 1 drivers
v0000000000be3660_0 .var "mux_out_3_C", 31 0;
S_00000000009f62e0 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 3 166, 3 1008 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 12 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 1 "asserted";
    .port_info 13 /INPUT 32 "PC4";
    .port_info 14 /INPUT 32 "DataOut";
v0000000000be3de0_0 .net "DataOut", 31 0, v0000000000be9a50_0;  alias, 1 drivers
v0000000000be4ba0_0 .net "Hazard_Unit_Ld", 0 0, o0000000000b93f18;  alias, 0 drivers
v0000000000be4420_0 .var "ID_Bit11_0", 11 0;
v0000000000be3d40_0 .var "ID_Bit15_12", 3 0;
v0000000000be38e0_0 .var "ID_Bit19_16", 3 0;
v0000000000be4100_0 .var "ID_Bit23_0", 23 0;
v0000000000be4240_0 .var "ID_Bit31_0", 31 0;
v0000000000be4c40_0 .var "ID_Bit31_28", 3 0;
v0000000000be3c00_0 .var "ID_Bit3_0", 3 0;
v0000000000be47e0_0 .var "ID_Next_PC", 31 0;
v0000000000be3200_0 .net "PC4", 31 0, L_0000000000bff330;  alias, 1 drivers
v0000000000be2f80_0 .net "Reset", 0 0, v0000000000bfd8f0_0;  alias, 1 drivers
v0000000000be4b00_0 .net "asserted", 0 0, L_0000000000b82420;  alias, 1 drivers
v0000000000be4920_0 .net "clk", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000be4e20_0 .net "nop", 0 0, v0000000000b4b970_0;  alias, 1 drivers
S_00000000009f6470 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 3 532, 3 1136 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000be33e0_0 .net "MEM_RF_Enable", 0 0, v0000000000b4a890_0;  alias, 1 drivers
v0000000000be37a0_0 .net "MEM_load_instr", 0 0, v0000000000b4b3d0_0;  alias, 1 drivers
v0000000000be44c0_0 .var "WB_RF_Enable", 0 0;
v0000000000be49c0_0 .var "WB_load_instr", 0 0;
v0000000000be3700_0 .net "alu_out", 31 0, v0000000000b4ba10_0;  alias, 1 drivers
v0000000000be4880_0 .net "bit15_12", 3 0, v0000000000b4aa70_0;  alias, 1 drivers
v0000000000be3520_0 .net "clk", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000be3980_0 .net "data_r_out", 31 0, v0000000000be7cc0_0;  alias, 1 drivers
v0000000000be4060_0 .var "wb_alu_out", 31 0;
v0000000000be3020_0 .var "wb_bit15_12", 3 0;
v0000000000be3840_0 .var "wb_data_r_out", 31 0;
S_00000000009f6600 .scope module, "Status_register" "Status_register" 3 191, 3 796 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000be4ce0_0 .net "S", 0 0, L_0000000000c08ff8;  alias, 1 drivers
v0000000000be4a60_0 .net "cc_in", 3 0, L_0000000000bff650;  alias, 1 drivers
v0000000000be3e80_0 .var "cc_out", 3 0;
v0000000000be3ac0_0 .net "clk", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
S_0000000000a11440 .scope module, "alu_1" "alu" 3 130, 4 4 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000be3f20_0 .net "A", 31 0, L_0000000000b81fc0;  alias, 1 drivers
v0000000000be3fc0_0 .net "Alu_Out", 3 0, L_0000000000bfe070;  alias, 1 drivers
L_0000000000c09040 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000be35c0_0 .net "B", 31 0, L_0000000000c09040;  1 drivers
L_0000000000c090d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000be41a0_0 .net "Cin", 0 0, L_0000000000c090d0;  1 drivers
L_0000000000c09088 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000be3160_0 .net "OPS", 3 0, L_0000000000c09088;  1 drivers
v0000000000be42e0_0 .var "OPS_result", 32 0;
v0000000000be4560_0 .net "S", 31 0, L_0000000000bff330;  alias, 1 drivers
v0000000000be30c0_0 .net *"_ivl_11", 0 0, L_0000000000bfd990;  1 drivers
v0000000000be4600_0 .net *"_ivl_16", 0 0, L_0000000000bfdb70;  1 drivers
v0000000000be4d80_0 .net *"_ivl_3", 0 0, L_0000000000bff1f0;  1 drivers
v0000000000be32a0_0 .net *"_ivl_7", 0 0, L_0000000000bfd2b0;  1 drivers
v0000000000be3a20_0 .var/i "ol", 31 0;
v0000000000be46a0_0 .var/i "tc", 31 0;
v0000000000be3340_0 .var/i "tn", 31 0;
v0000000000be3480_0 .var/i "tv", 31 0;
v0000000000be6e30_0 .var/i "tz", 31 0;
E_0000000000b69480/0 .event edge, v0000000000be3160_0, v0000000000be3f20_0, v0000000000be35c0_0, v0000000000be41a0_0;
E_0000000000b69480/1 .event edge, v0000000000be42e0_0, v0000000000be3a20_0;
E_0000000000b69480 .event/or E_0000000000b69480/0, E_0000000000b69480/1;
L_0000000000bff1f0 .part v0000000000be3340_0, 0, 1;
L_0000000000bfd2b0 .part v0000000000be6e30_0, 0, 1;
L_0000000000bfd990 .part v0000000000be46a0_0, 0, 1;
L_0000000000bfe070 .concat8 [ 1 1 1 1], L_0000000000bfdb70, L_0000000000bfd990, L_0000000000bfd2b0, L_0000000000bff1f0;
L_0000000000bfdb70 .part v0000000000be3480_0, 0, 1;
L_0000000000bff330 .part v0000000000be42e0_0, 0, 32;
S_0000000000a115d0 .scope module, "alu_2" "alu" 3 216, 4 4 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000be6110_0 .net "A", 31 0, L_0000000000b82180;  alias, 1 drivers
v0000000000be62f0_0 .net "Alu_Out", 3 0, L_0000000000bfddf0;  alias, 1 drivers
v0000000000be6250_0 .net "B", 31 0, v0000000000be47e0_0;  alias, 1 drivers
L_0000000000c091a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000be5df0_0 .net "Cin", 0 0, L_0000000000c091a8;  1 drivers
L_0000000000c09160 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000be53f0_0 .net "OPS", 3 0, L_0000000000c09160;  1 drivers
v0000000000be5d50_0 .var "OPS_result", 32 0;
v0000000000be6750_0 .net "S", 31 0, L_0000000000bfee30;  alias, 1 drivers
v0000000000be6390_0 .net *"_ivl_11", 0 0, L_0000000000bff290;  1 drivers
v0000000000be6570_0 .net *"_ivl_16", 0 0, L_0000000000bff6f0;  1 drivers
v0000000000be6a70_0 .net *"_ivl_3", 0 0, L_0000000000bff0b0;  1 drivers
v0000000000be69d0_0 .net *"_ivl_7", 0 0, L_0000000000bfe890;  1 drivers
v0000000000be5990_0 .var/i "ol", 31 0;
v0000000000be5030_0 .var/i "tc", 31 0;
v0000000000be4f90_0 .var/i "tn", 31 0;
v0000000000be5e90_0 .var/i "tv", 31 0;
v0000000000be61b0_0 .var/i "tz", 31 0;
E_0000000000b69100/0 .event edge, v0000000000be53f0_0, v0000000000be6110_0, v0000000000be47e0_0, v0000000000be5df0_0;
E_0000000000b69100/1 .event edge, v0000000000be5d50_0, v0000000000be5990_0;
E_0000000000b69100 .event/or E_0000000000b69100/0, E_0000000000b69100/1;
L_0000000000bff0b0 .part v0000000000be4f90_0, 0, 1;
L_0000000000bfe890 .part v0000000000be61b0_0, 0, 1;
L_0000000000bff290 .part v0000000000be5030_0, 0, 1;
L_0000000000bfddf0 .concat8 [ 1 1 1 1], L_0000000000bff6f0, L_0000000000bff290, L_0000000000bfe890, L_0000000000bff0b0;
L_0000000000bff6f0 .part v0000000000be5e90_0, 0, 1;
L_0000000000bfee30 .part v0000000000be5d50_0, 0, 32;
S_0000000000a11760 .scope module, "alu_main" "alu" 3 406, 4 4 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000be5f30_0 .net "A", 31 0, v0000000000be3ca0_0;  alias, 1 drivers
v0000000000be5b70_0 .net "Alu_Out", 3 0, L_0000000000bff650;  alias, 1 drivers
v0000000000be5c10_0 .net "B", 31 0, L_0000000000b821f0;  alias, 1 drivers
v0000000000be5530_0 .net "Cin", 0 0, v0000000000bfa920_0;  alias, 1 drivers
v0000000000be67f0_0 .net "OPS", 3 0, v0000000000b440e0_0;  alias, 1 drivers
v0000000000be6930_0 .var "OPS_result", 32 0;
v0000000000be5850_0 .net "S", 31 0, L_0000000000bfef70;  alias, 1 drivers
v0000000000be6d90_0 .net *"_ivl_11", 0 0, L_0000000000bff5b0;  1 drivers
v0000000000be5fd0_0 .net *"_ivl_16", 0 0, L_0000000000bfd670;  1 drivers
v0000000000be5210_0 .net *"_ivl_3", 0 0, L_0000000000bfdad0;  1 drivers
v0000000000be6890_0 .net *"_ivl_7", 0 0, L_0000000000bff150;  1 drivers
v0000000000be5cb0_0 .var/i "ol", 31 0;
v0000000000be6070_0 .var/i "tc", 31 0;
v0000000000be58f0_0 .var/i "tn", 31 0;
v0000000000be55d0_0 .var/i "tv", 31 0;
v0000000000be6430_0 .var/i "tz", 31 0;
E_0000000000b69640/0 .event edge, v0000000000b440e0_0, v0000000000be3ca0_0, v0000000000be5c10_0, v0000000000be5530_0;
E_0000000000b69640/1 .event edge, v0000000000be6930_0, v0000000000be5cb0_0;
E_0000000000b69640 .event/or E_0000000000b69640/0, E_0000000000b69640/1;
L_0000000000bfdad0 .part v0000000000be58f0_0, 0, 1;
L_0000000000bff150 .part v0000000000be6430_0, 0, 1;
L_0000000000bff5b0 .part v0000000000be6070_0, 0, 1;
L_0000000000bff650 .concat8 [ 1 1 1 1], L_0000000000bfd670, L_0000000000bff5b0, L_0000000000bff150, L_0000000000bfdad0;
L_0000000000bfd670 .part v0000000000be55d0_0, 0, 1;
L_0000000000bfef70 .part v0000000000be6930_0, 0, 32;
S_00000000009afda0 .scope module, "control_unit1" "control_unit" 3 318, 3 630 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 1 "MemSize";
    .port_info 3 /OUTPUT 7 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
L_0000000000b81bd0 .functor BUFZ 1, v0000000000be52b0_0, C4<0>, C4<0>, C4<0>;
L_0000000000b80dd0 .functor BUFZ 1, v0000000000be8a80_0, C4<0>, C4<0>, C4<0>;
L_0000000000b811c0 .functor BUFZ 1, v0000000000be7f40_0, C4<0>, C4<0>, C4<0>;
v0000000000be64d0_0 .net "A", 31 0, v0000000000be4240_0;  alias, 1 drivers
v0000000000be6b10_0 .net "C_U_out", 6 0, L_0000000000bfdf30;  alias, 1 drivers
v0000000000be5a30_0 .net "ID_B_instr", 0 0, L_0000000000b81bd0;  alias, 1 drivers
v0000000000be5ad0_0 .net "MemReadWrite", 0 0, L_0000000000b80dd0;  alias, 1 drivers
v0000000000be50d0_0 .net "MemSize", 0 0, L_0000000000b811c0;  alias, 1 drivers
v0000000000be6610_0 .net "Reset", 0 0, v0000000000bfd8f0_0;  alias, 1 drivers
v0000000000be66b0_0 .net *"_ivl_11", 0 0, v0000000000be57b0_0;  1 drivers
v0000000000be6bb0_0 .net *"_ivl_18", 3 0, v0000000000be5490_0;  1 drivers
v0000000000be6c50_0 .net *"_ivl_3", 0 0, v0000000000be7860_0;  1 drivers
v0000000000be5170_0 .net *"_ivl_7", 0 0, v0000000000be74a0_0;  1 drivers
v0000000000be5490_0 .var "alu_op", 3 0;
v0000000000be6cf0_0 .net "asserted", 0 0, L_0000000000b82420;  alias, 1 drivers
v0000000000be5670_0 .var "b_bl", 0 0;
v0000000000be52b0_0 .var "b_instr", 0 0;
v0000000000be5350_0 .net "clk", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000be5710_0 .var "instr", 2 0;
v0000000000be57b0_0 .var "l_instr", 0 0;
v0000000000be8a80_0 .var "m_rw", 0 0;
v0000000000be7f40_0 .var "m_size", 0 0;
v0000000000be8120_0 .var "r_sr_off", 0 0;
v0000000000be74a0_0 .var "rf_instr", 0 0;
v0000000000be7860_0 .var "s_imm", 0 0;
v0000000000be6fa0_0 .var "u", 0 0;
E_0000000000b69800/0 .event edge, v0000000000be2f80_0, v0000000000be4240_0, v0000000000be5710_0, v0000000000be57b0_0;
E_0000000000b69800/1 .event edge, v0000000000be6fa0_0, v0000000000b4abb0_0, v0000000000be5670_0;
E_0000000000b69800 .event/or E_0000000000b69800/0, E_0000000000b69800/1;
L_0000000000bfdf30 .concat8 [ 1 1 4 1], v0000000000be74a0_0, v0000000000be57b0_0, v0000000000be5490_0, v0000000000be7860_0;
S_00000000009aff30 .scope module, "data_ram" "data_ram256x8" 3 504, 3 1188 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000be81c0_0 .net "Address", 31 0, v0000000000b4ba10_0;  alias, 1 drivers
v0000000000be83a0_0 .net "DataIn", 31 0, v0000000000b4b290_0;  alias, 1 drivers
v0000000000be7cc0_0 .var "DataOut", 31 0;
v0000000000be8760 .array "Mem", 255 0, 7 0;
v0000000000be8260_0 .net "ReadWrite", 0 0, v0000000000b4b470_0;  alias, 1 drivers
v0000000000be7540_0 .net "Size", 0 0, v0000000000b4bc90_0;  alias, 1 drivers
E_0000000000b69840/0 .event edge, v0000000000b4bc90_0, v0000000000b4b290_0, v0000000000b4ba10_0, v0000000000b4b470_0;
E_0000000000b69840/1 .event edge, v0000000000be3980_0;
E_0000000000b69840 .event/or E_0000000000b69840/0, E_0000000000b69840/1;
S_00000000009b00c0 .scope module, "h_u" "hazard_unit" 3 575, 3 1329 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 4 "EX_Bit15_12";
    .port_info 12 /INPUT 4 "MEM_Bit15_12";
    .port_info 13 /INPUT 4 "WB_Bit15_12";
    .port_info 14 /INPUT 4 "ID_Bit3_0";
    .port_info 15 /INPUT 4 "ID_Bit19_16";
v0000000000be8440_0 .net "EX_Bit15_12", 3 0, v0000000000b44860_0;  alias, 1 drivers
v0000000000be89e0_0 .net "EX_RF_Enable", 0 0, v0000000000b44220_0;  alias, 1 drivers
v0000000000be86c0_0 .net "EX_load_instr", 0 0, v0000000000b453a0_0;  alias, 1 drivers
v0000000000be7d60_0 .net "ID_Bit19_16", 3 0, v0000000000be38e0_0;  alias, 1 drivers
v0000000000be7ae0_0 .net "ID_Bit3_0", 3 0, v0000000000be3c00_0;  alias, 1 drivers
v0000000000be8300_0 .var "IF_ID_load", 0 0;
v0000000000be7b80_0 .net "MEM_Bit15_12", 3 0, v0000000000b4aa70_0;  alias, 1 drivers
v0000000000be84e0_0 .net "MEM_RF_Enable", 0 0, v0000000000b4a890_0;  alias, 1 drivers
v0000000000be7e00_0 .var "MUX1_signal", 1 0;
v0000000000be7ea0_0 .var "MUX2_signal", 1 0;
v0000000000be7fe0_0 .var "MUX3_signal", 1 0;
v0000000000be75e0_0 .var "MUXControlUnit_signal", 0 0;
v0000000000be7040_0 .var "PC_RF_load", 0 0;
v0000000000be77c0_0 .net "WB_Bit15_12", 3 0, v0000000000be3020_0;  alias, 1 drivers
v0000000000be8580_0 .net "WB_RF_Enable", 0 0, v0000000000be44c0_0;  alias, 1 drivers
v0000000000be7c20_0 .net "clk", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
E_0000000000b68bc0/0 .event edge, v0000000000b4a6b0_0, v0000000000be38e0_0, v0000000000b4a2f0_0, v0000000000be3c00_0;
E_0000000000b68bc0/1 .event edge, v0000000000b4a9d0_0, v0000000000b4a890_0, v0000000000b4aa70_0, v0000000000be44c0_0;
E_0000000000b68bc0/2 .event edge, v0000000000be3020_0;
E_0000000000b68bc0 .event/or E_0000000000b68bc0/0, E_0000000000b68bc0/1, E_0000000000b68bc0/2;
S_00000000009e4660 .scope module, "mux_2x1_ID" "mux_2x1_ID" 3 332, 3 1253 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 7 "MUX_Out";
L_0000000000b81700 .functor BUFZ 7, v0000000000be8620_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000be8800_0 .net "C_U", 6 0, L_0000000000bfdf30;  alias, 1 drivers
v0000000000be8080_0 .net "HF_U", 0 0, v0000000000be75e0_0;  alias, 1 drivers
v0000000000be7180_0 .net "MUX_Out", 6 0, L_0000000000b81700;  alias, 1 drivers
v0000000000be8620_0 .var "salida", 6 0;
E_0000000000b68a40 .event edge, v0000000000be75e0_0, v0000000000b44400_0;
S_00000000009e47f0 .scope module, "mux_2x1_PCin" "mux_2x1_Stages" 3 146, 3 1276 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b81000 .functor BUFZ 32, v0000000000be7900_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000be88a0_0 .net "A", 31 0, L_0000000000b80cf0;  alias, 1 drivers
L_0000000000c09118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000be8da0_0 .net "B", 31 0, L_0000000000c09118;  1 drivers
v0000000000be8940_0 .net "MUX_Out", 31 0, L_0000000000b81000;  alias, 1 drivers
v0000000000be7900_0 .var "salida", 31 0;
v0000000000be79a0_0 .net "sig", 0 0, v0000000000bfd8f0_0;  alias, 1 drivers
E_0000000000b69380 .event edge, v0000000000be2f80_0, v0000000000be88a0_0, v0000000000be8da0_0;
S_0000000000b8d1e0 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 3 144, 3 1276 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b80cf0 .functor BUFZ 32, v0000000000be8c60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000be8b20_0 .net "A", 31 0, L_0000000000bff330;  alias, 1 drivers
v0000000000be70e0_0 .net "B", 31 0, L_0000000000bfee30;  alias, 1 drivers
v0000000000be8bc0_0 .net "MUX_Out", 31 0, L_0000000000b80cf0;  alias, 1 drivers
v0000000000be8c60_0 .var "salida", 31 0;
v0000000000be8d00_0 .net "sig", 0 0, v0000000000b4b970_0;  alias, 1 drivers
E_0000000000b69900 .event edge, v0000000000b4b970_0, v0000000000be3200_0, v0000000000be6750_0;
S_0000000000b8d050 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 3 436, 3 1276 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b821f0 .functor BUFZ 32, v0000000000be7360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000be8e40_0 .net "A", 31 0, v0000000000be3b60_0;  alias, 1 drivers
v0000000000be7220_0 .net "B", 31 0, v0000000000bfb6e0_0;  alias, 1 drivers
v0000000000be72c0_0 .net "MUX_Out", 31 0, L_0000000000b821f0;  alias, 1 drivers
v0000000000be7360_0 .var "salida", 31 0;
v0000000000be7400_0 .net "sig", 0 0, v0000000000b44540_0;  alias, 1 drivers
E_0000000000b691c0 .event edge, v0000000000b44540_0, v0000000000be3b60_0, v0000000000be7220_0;
S_0000000000b8cd30 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 3 518, 3 1276 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b81c40 .functor BUFZ 32, v0000000000bea590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000be7680_0 .net "A", 31 0, v0000000000be7cc0_0;  alias, 1 drivers
v0000000000be7720_0 .net "B", 31 0, v0000000000b4ba10_0;  alias, 1 drivers
v0000000000be7a40_0 .net "MUX_Out", 31 0, L_0000000000b81c40;  alias, 1 drivers
v0000000000bea590_0 .var "salida", 31 0;
v0000000000be9b90_0 .net "sig", 0 0, o0000000000b96108;  alias, 0 drivers
E_0000000000b69000 .event edge, v0000000000be9b90_0, v0000000000be3980_0, v0000000000b4ba10_0;
S_0000000000b8c560 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 3 555, 3 1276 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b82490 .functor BUFZ 32, v0000000000bea270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000be9c30_0 .net "A", 31 0, v0000000000be3840_0;  alias, 1 drivers
v0000000000be9ff0_0 .net "B", 31 0, v0000000000be4060_0;  alias, 1 drivers
v0000000000be92d0_0 .net "MUX_Out", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000bea270_0 .var "salida", 31 0;
v0000000000be8fb0_0 .net "sig", 0 0, v0000000000be49c0_0;  alias, 1 drivers
E_0000000000b69540 .event edge, v0000000000be49c0_0, v0000000000be3840_0, v0000000000be4060_0;
S_0000000000b8c6f0 .scope module, "mux_2x1_stages_5" "mux_2x1_Stages" 3 229, 3 1276 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b81e00 .functor BUFZ 32, v0000000000be9910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000be9050_0 .net "A", 31 0, L_0000000000bff330;  alias, 1 drivers
v0000000000beab30_0 .net "B", 31 0, L_0000000000bfee30;  alias, 1 drivers
v0000000000bea810_0 .net "MUX_Out", 31 0, L_0000000000b81e00;  alias, 1 drivers
v0000000000be9910_0 .var "salida", 31 0;
v0000000000be90f0_0 .net "sig", 0 0, v0000000000b4b970_0;  alias, 1 drivers
S_0000000000b8c880 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 3 272, 3 1228 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b81620 .functor BUFZ 32, v0000000000be9190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bea090_0 .net "A_O", 31 0, L_0000000000bfef70;  alias, 1 drivers
v0000000000be9cd0_0 .net "HF_U", 1 0, v0000000000be7e00_0;  alias, 1 drivers
v0000000000be9550_0 .net "MUX_Out", 31 0, L_0000000000b81620;  alias, 1 drivers
v0000000000be9d70_0 .net "M_O", 31 0, L_0000000000b81c40;  alias, 1 drivers
v0000000000bea130_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000be9e10_0 .net "X", 31 0, v0000000000bf1570_0;  alias, 1 drivers
v0000000000be9190_0 .var "salida", 31 0;
E_0000000000b694c0/0 .event edge, v0000000000be7e00_0, v0000000000be9e10_0, v0000000000b4bfb0_0, v0000000000be7a40_0;
E_0000000000b694c0/1 .event edge, v0000000000be92d0_0;
E_0000000000b694c0 .event/or E_0000000000b694c0/0, E_0000000000b694c0/1;
S_0000000000b8c3d0 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 3 287, 3 1228 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b81a80 .functor BUFZ 32, v0000000000bea310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000beaa90_0 .net "A_O", 31 0, L_0000000000bfef70;  alias, 1 drivers
v0000000000bea3b0_0 .net "HF_U", 1 0, v0000000000be7ea0_0;  alias, 1 drivers
v0000000000be9eb0_0 .net "MUX_Out", 31 0, L_0000000000b81a80;  alias, 1 drivers
v0000000000be9230_0 .net "M_O", 31 0, L_0000000000b81c40;  alias, 1 drivers
v0000000000bea1d0_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000be9f50_0 .net "X", 31 0, v0000000000bef3b0_0;  alias, 1 drivers
v0000000000bea310_0 .var "salida", 31 0;
E_0000000000b69080/0 .event edge, v0000000000be7ea0_0, v0000000000be9f50_0, v0000000000b4bfb0_0, v0000000000be7a40_0;
E_0000000000b69080/1 .event edge, v0000000000be92d0_0;
E_0000000000b69080 .event/or E_0000000000b69080/0, E_0000000000b69080/1;
S_0000000000b8cec0 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 3 301, 3 1228 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b80eb0 .functor BUFZ 32, v0000000000bea8b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000be9870_0 .net "A_O", 31 0, L_0000000000bfef70;  alias, 1 drivers
v0000000000bea950_0 .net "HF_U", 1 0, v0000000000be7fe0_0;  alias, 1 drivers
v0000000000bea450_0 .net "MUX_Out", 31 0, L_0000000000b80eb0;  alias, 1 drivers
v0000000000be99b0_0 .net "M_O", 31 0, L_0000000000b81c40;  alias, 1 drivers
v0000000000be95f0_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000bea4f0_0 .net "X", 31 0, v0000000000bef630_0;  alias, 1 drivers
v0000000000bea8b0_0 .var "salida", 31 0;
E_0000000000b68d00/0 .event edge, v0000000000be7fe0_0, v0000000000bea4f0_0, v0000000000b4bfb0_0, v0000000000be7a40_0;
E_0000000000b68d00/1 .event edge, v0000000000be92d0_0;
E_0000000000b68d00 .event/or E_0000000000b68d00/0, E_0000000000b68d00/1;
S_0000000000b8ca10 .scope module, "ram1" "inst_ram256x8" 3 81, 3 1156 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000be9370_0 .net "Address", 31 0, L_0000000000b81fc0;  alias, 1 drivers
v0000000000be9a50_0 .var "DataOut", 31 0;
v0000000000bea630 .array "Mem", 255 0, 7 0;
v0000000000beae50_0 .net "Reset", 0 0, v0000000000bfd8f0_0;  alias, 1 drivers
E_0000000000b69780 .event edge, v0000000000be2f80_0, v0000000000be3f20_0, v0000000000be3de0_0;
S_0000000000b8cba0 .scope module, "register_file_1" "register_file" 3 249, 5 6 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "HZPCld";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000b81fc0 .functor BUFZ 32, v0000000000bee3d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bf2bf0_0 .net "C", 3 0, o0000000000b97b78;  alias, 0 drivers
v0000000000bf2150_0 .net "CLK", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000bf21f0_0 .net "E", 15 0, v0000000000bef9f0_0;  1 drivers
v0000000000bf1c50_0 .net "HZPCld", 0 0, v0000000000be7040_0;  alias, 1 drivers
v0000000000bf2010_0 .net "MO", 31 0, v0000000000bf0df0_0;  1 drivers
v0000000000bf2290_0 .net "PA", 31 0, v0000000000bf1570_0;  alias, 1 drivers
v0000000000bf2a10_0 .net "PB", 31 0, v0000000000bef3b0_0;  alias, 1 drivers
v0000000000bf2970_0 .net "PCin", 31 0, L_0000000000b81000;  alias, 1 drivers
v0000000000bf1cf0_0 .net "PCout", 31 0, L_0000000000b81fc0;  alias, 1 drivers
v0000000000bf1d90_0 .net "PD", 31 0, v0000000000bef630_0;  alias, 1 drivers
v0000000000bf2d30_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000bf2830_0 .net "Q0", 31 0, v0000000000beadb0_0;  1 drivers
v0000000000bf1930_0 .net "Q1", 31 0, v0000000000be9730_0;  1 drivers
v0000000000bf2330_0 .net "Q10", 31 0, v0000000000bead10_0;  1 drivers
v0000000000bf25b0_0 .net "Q11", 31 0, v0000000000bed4d0_0;  1 drivers
v0000000000bf2650_0 .net "Q12", 31 0, v0000000000bed9d0_0;  1 drivers
v0000000000bf17f0_0 .net "Q13", 31 0, v0000000000bed570_0;  1 drivers
v0000000000bf23d0_0 .net "Q14", 31 0, v0000000000bede30_0;  1 drivers
v0000000000bf2c90_0 .net "Q15", 31 0, v0000000000bee3d0_0;  1 drivers
v0000000000bf2ab0_0 .net "Q2", 31 0, v0000000000bedcf0_0;  1 drivers
v0000000000bf1e30_0 .net "Q3", 31 0, v0000000000bed390_0;  1 drivers
v0000000000bf26f0_0 .net "Q4", 31 0, v0000000000bee150_0;  1 drivers
v0000000000bf2b50_0 .net "Q5", 31 0, v0000000000bed430_0;  1 drivers
v0000000000bf2790_0 .net "Q6", 31 0, v0000000000beed30_0;  1 drivers
v0000000000bf28d0_0 .net "Q7", 31 0, v0000000000bedf70_0;  1 drivers
v0000000000bf2470_0 .net "Q8", 31 0, v0000000000bed890_0;  1 drivers
v0000000000bf2dd0_0 .net "Q9", 31 0, v0000000000beff90_0;  1 drivers
o0000000000b987d8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000bf2e70_0 .net "R15MO", 1 0, o0000000000b987d8;  0 drivers
v0000000000bf1890_0 .net "RFLd", 0 0, o0000000000b97bd8;  alias, 0 drivers
v0000000000bf19d0_0 .net "RST", 0 0, v0000000000bfd8f0_0;  alias, 1 drivers
v0000000000bf1a70_0 .net "SA", 3 0, v0000000000be38e0_0;  alias, 1 drivers
v0000000000bf1b10_0 .net "SB", 3 0, v0000000000be3c00_0;  alias, 1 drivers
v0000000000bf1bb0_0 .net "SD", 3 0, o0000000000b98358;  alias, 0 drivers
L_0000000000bfdcb0 .part v0000000000bef9f0_0, 15, 1;
L_0000000000bfe250 .part v0000000000bef9f0_0, 0, 1;
L_0000000000bfe930 .part v0000000000bef9f0_0, 1, 1;
L_0000000000bfe110 .part v0000000000bef9f0_0, 2, 1;
L_0000000000bfda30 .part v0000000000bef9f0_0, 3, 1;
L_0000000000bfe610 .part v0000000000bef9f0_0, 4, 1;
L_0000000000bfd5d0 .part v0000000000bef9f0_0, 5, 1;
L_0000000000bfe9d0 .part v0000000000bef9f0_0, 6, 1;
L_0000000000bff510 .part v0000000000bef9f0_0, 7, 1;
L_0000000000bfe570 .part v0000000000bef9f0_0, 8, 1;
L_0000000000bfdc10 .part v0000000000bef9f0_0, 9, 1;
L_0000000000bfec50 .part v0000000000bef9f0_0, 10, 1;
L_0000000000bfde90 .part v0000000000bef9f0_0, 11, 1;
L_0000000000bfea70 .part v0000000000bef9f0_0, 12, 1;
L_0000000000bfeed0 .part v0000000000bef9f0_0, 13, 1;
L_0000000000bfeb10 .part v0000000000bef9f0_0, 14, 1;
S_0000000000beb2e0 .scope module, "R0" "register" 5 37, 5 161 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000be94b0_0 .net "CLK", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000bea6d0_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000beadb0_0 .var "Q", 31 0;
v0000000000be9410_0 .net "RFLd", 0 0, L_0000000000bfe250;  1 drivers
S_0000000000beca50 .scope module, "R1" "register" 5 38, 5 161 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000be9af0_0 .net "CLK", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000beabd0_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000be9730_0 .var "Q", 31 0;
v0000000000bea770_0 .net "RFLd", 0 0, L_0000000000bfe930;  1 drivers
S_0000000000bec730 .scope module, "R10" "register" 5 47, 5 161 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bea9f0_0 .net "CLK", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000beac70_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000bead10_0 .var "Q", 31 0;
v0000000000be9690_0 .net "RFLd", 0 0, L_0000000000bfec50;  1 drivers
S_0000000000becd70 .scope module, "R11" "register" 5 48, 5 161 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000be97d0_0 .net "CLK", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000bed110_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000bed4d0_0 .var "Q", 31 0;
v0000000000bee790_0 .net "RFLd", 0 0, L_0000000000bfde90;  1 drivers
S_0000000000bec8c0 .scope module, "R12" "register" 5 49, 5 161 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bee0b0_0 .net "CLK", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000beda70_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000bed9d0_0 .var "Q", 31 0;
v0000000000beec90_0 .net "RFLd", 0 0, L_0000000000bfea70;  1 drivers
S_0000000000bec280 .scope module, "R13" "register" 5 50, 5 161 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bee970_0 .net "CLK", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000bedbb0_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000bed570_0 .var "Q", 31 0;
v0000000000bedb10_0 .net "RFLd", 0 0, L_0000000000bfeed0;  1 drivers
S_0000000000bec5a0 .scope module, "R14" "register" 5 51, 5 161 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bedc50_0 .net "CLK", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000bee8d0_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000bede30_0 .var "Q", 31 0;
v0000000000bed7f0_0 .net "RFLd", 0 0, L_0000000000bfeb10;  1 drivers
S_0000000000becbe0 .scope module, "R15" "PCregister" 5 52, 5 176 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bed1b0_0 .net "CLK", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000beea10_0 .net "HZPCld", 0 0, v0000000000be7040_0;  alias, 1 drivers
v0000000000beeab0_0 .net "MOin", 31 0, v0000000000bf0df0_0;  alias, 1 drivers
v0000000000bee3d0_0 .var "Q", 31 0;
v0000000000bee830_0 .net "RST", 0 0, v0000000000bfd8f0_0;  alias, 1 drivers
E_0000000000b69580 .event edge, v0000000000be7040_0, v0000000000be2f80_0, v0000000000b4acf0_0;
S_0000000000beb790 .scope module, "R2" "register" 5 39, 5 161 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000beeb50_0 .net "CLK", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000bee470_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000bedcf0_0 .var "Q", 31 0;
v0000000000bee010_0 .net "RFLd", 0 0, L_0000000000bfe110;  1 drivers
S_0000000000beafc0 .scope module, "R3" "register" 5 40, 5 161 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bed930_0 .net "CLK", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000bee510_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000bed390_0 .var "Q", 31 0;
v0000000000bed610_0 .net "RFLd", 0 0, L_0000000000bfda30;  1 drivers
S_0000000000beb920 .scope module, "R4" "register" 5 41, 5 161 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000beebf0_0 .net "CLK", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000bed750_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000bee150_0 .var "Q", 31 0;
v0000000000bedd90_0 .net "RFLd", 0 0, L_0000000000bfe610;  1 drivers
S_0000000000bebc40 .scope module, "R5" "register" 5 42, 5 161 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000beded0_0 .net "CLK", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000bee330_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000bed430_0 .var "Q", 31 0;
v0000000000bee650_0 .net "RFLd", 0 0, L_0000000000bfd5d0;  1 drivers
S_0000000000bec0f0 .scope module, "R6" "register" 5 43, 5 161 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bed2f0_0 .net "CLK", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000bee5b0_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000beed30_0 .var "Q", 31 0;
v0000000000bee6f0_0 .net "RFLd", 0 0, L_0000000000bfe9d0;  1 drivers
S_0000000000beb600 .scope module, "R7" "register" 5 44, 5 161 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bed6b0_0 .net "CLK", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000beedd0_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000bedf70_0 .var "Q", 31 0;
v0000000000bed250_0 .net "RFLd", 0 0, L_0000000000bff510;  1 drivers
S_0000000000bec410 .scope module, "R8" "register" 5 45, 5 161 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bee1f0_0 .net "CLK", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000bee290_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000bed890_0 .var "Q", 31 0;
v0000000000beee70_0 .net "RFLd", 0 0, L_0000000000bfe570;  1 drivers
S_0000000000bebdd0 .scope module, "R9" "register" 5 46, 5 161 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000becfd0_0 .net "CLK", 0 0, v0000000000bfe1b0_0;  alias, 1 drivers
v0000000000bed070_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000beff90_0 .var "Q", 31 0;
v0000000000bef810_0 .net "RFLd", 0 0, L_0000000000bfdc10;  1 drivers
S_0000000000beb150 .scope module, "bc" "binary_decoder" 5 20, 5 57 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000bef8b0_0 .net "C", 3 0, o0000000000b97b78;  alias, 0 drivers
v0000000000bef9f0_0 .var "E", 15 0;
v0000000000bf0ad0_0 .net "Ld", 0 0, o0000000000b97bd8;  alias, 0 drivers
E_0000000000b695c0 .event edge, v0000000000bf0ad0_0, v0000000000bef8b0_0;
S_0000000000beb470 .scope module, "muxA" "multiplexer" 5 23, 5 89 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bf02b0_0 .net "I0", 31 0, v0000000000beadb0_0;  alias, 1 drivers
v0000000000bf1430_0 .net "I1", 31 0, v0000000000be9730_0;  alias, 1 drivers
v0000000000bef6d0_0 .net "I10", 31 0, v0000000000bead10_0;  alias, 1 drivers
v0000000000bf0710_0 .net "I11", 31 0, v0000000000bed4d0_0;  alias, 1 drivers
v0000000000bf11b0_0 .net "I12", 31 0, v0000000000bed9d0_0;  alias, 1 drivers
v0000000000bef270_0 .net "I13", 31 0, v0000000000bed570_0;  alias, 1 drivers
v0000000000bf0e90_0 .net "I14", 31 0, v0000000000bede30_0;  alias, 1 drivers
v0000000000befa90_0 .net "I15", 31 0, v0000000000bee3d0_0;  alias, 1 drivers
v0000000000bf0b70_0 .net "I2", 31 0, v0000000000bedcf0_0;  alias, 1 drivers
v0000000000befb30_0 .net "I3", 31 0, v0000000000bed390_0;  alias, 1 drivers
v0000000000befbd0_0 .net "I4", 31 0, v0000000000bee150_0;  alias, 1 drivers
v0000000000befc70_0 .net "I5", 31 0, v0000000000bed430_0;  alias, 1 drivers
v0000000000bf1070_0 .net "I6", 31 0, v0000000000beed30_0;  alias, 1 drivers
v0000000000bf14d0_0 .net "I7", 31 0, v0000000000bedf70_0;  alias, 1 drivers
v0000000000bf12f0_0 .net "I8", 31 0, v0000000000bed890_0;  alias, 1 drivers
v0000000000bf1390_0 .net "I9", 31 0, v0000000000beff90_0;  alias, 1 drivers
v0000000000bf1570_0 .var "P", 31 0;
v0000000000bef770_0 .net "S", 3 0, v0000000000be38e0_0;  alias, 1 drivers
E_0000000000b69280/0 .event edge, v0000000000bee3d0_0, v0000000000bede30_0, v0000000000bed570_0, v0000000000bed9d0_0;
E_0000000000b69280/1 .event edge, v0000000000bed4d0_0, v0000000000bead10_0, v0000000000beff90_0, v0000000000bed890_0;
E_0000000000b69280/2 .event edge, v0000000000bedf70_0, v0000000000beed30_0, v0000000000bed430_0, v0000000000bee150_0;
E_0000000000b69280/3 .event edge, v0000000000bed390_0, v0000000000bedcf0_0, v0000000000be9730_0, v0000000000beadb0_0;
E_0000000000b69280/4 .event edge, v0000000000be38e0_0;
E_0000000000b69280 .event/or E_0000000000b69280/0, E_0000000000b69280/1, E_0000000000b69280/2, E_0000000000b69280/3, E_0000000000b69280/4;
S_0000000000bebab0 .scope module, "muxB" "multiplexer" 5 24, 5 89 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bf1110_0 .net "I0", 31 0, v0000000000beadb0_0;  alias, 1 drivers
v0000000000bf1610_0 .net "I1", 31 0, v0000000000be9730_0;  alias, 1 drivers
v0000000000bf16b0_0 .net "I10", 31 0, v0000000000bead10_0;  alias, 1 drivers
v0000000000bf1750_0 .net "I11", 31 0, v0000000000bed4d0_0;  alias, 1 drivers
v0000000000bf05d0_0 .net "I12", 31 0, v0000000000bed9d0_0;  alias, 1 drivers
v0000000000beeff0_0 .net "I13", 31 0, v0000000000bed570_0;  alias, 1 drivers
v0000000000bef310_0 .net "I14", 31 0, v0000000000bede30_0;  alias, 1 drivers
v0000000000befef0_0 .net "I15", 31 0, v0000000000bee3d0_0;  alias, 1 drivers
v0000000000bf0030_0 .net "I2", 31 0, v0000000000bedcf0_0;  alias, 1 drivers
v0000000000bf0f30_0 .net "I3", 31 0, v0000000000bed390_0;  alias, 1 drivers
v0000000000bf1250_0 .net "I4", 31 0, v0000000000bee150_0;  alias, 1 drivers
v0000000000bef090_0 .net "I5", 31 0, v0000000000bed430_0;  alias, 1 drivers
v0000000000bf0fd0_0 .net "I6", 31 0, v0000000000beed30_0;  alias, 1 drivers
v0000000000bef950_0 .net "I7", 31 0, v0000000000bedf70_0;  alias, 1 drivers
v0000000000bef130_0 .net "I8", 31 0, v0000000000bed890_0;  alias, 1 drivers
v0000000000bef1d0_0 .net "I9", 31 0, v0000000000beff90_0;  alias, 1 drivers
v0000000000bef3b0_0 .var "P", 31 0;
v0000000000bf0a30_0 .net "S", 3 0, v0000000000be3c00_0;  alias, 1 drivers
E_0000000000b69680/0 .event edge, v0000000000bee3d0_0, v0000000000bede30_0, v0000000000bed570_0, v0000000000bed9d0_0;
E_0000000000b69680/1 .event edge, v0000000000bed4d0_0, v0000000000bead10_0, v0000000000beff90_0, v0000000000bed890_0;
E_0000000000b69680/2 .event edge, v0000000000bedf70_0, v0000000000beed30_0, v0000000000bed430_0, v0000000000bee150_0;
E_0000000000b69680/3 .event edge, v0000000000bed390_0, v0000000000bedcf0_0, v0000000000be9730_0, v0000000000beadb0_0;
E_0000000000b69680/4 .event edge, v0000000000be3c00_0;
E_0000000000b69680 .event/or E_0000000000b69680/0, E_0000000000b69680/1, E_0000000000b69680/2, E_0000000000b69680/3, E_0000000000b69680/4;
S_0000000000bebf60 .scope module, "muxD" "multiplexer" 5 25, 5 89 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000befd10_0 .net "I0", 31 0, v0000000000beadb0_0;  alias, 1 drivers
v0000000000bf0c10_0 .net "I1", 31 0, v0000000000be9730_0;  alias, 1 drivers
v0000000000bf00d0_0 .net "I10", 31 0, v0000000000bead10_0;  alias, 1 drivers
v0000000000bf0210_0 .net "I11", 31 0, v0000000000bed4d0_0;  alias, 1 drivers
v0000000000bf08f0_0 .net "I12", 31 0, v0000000000bed9d0_0;  alias, 1 drivers
v0000000000bef590_0 .net "I13", 31 0, v0000000000bed570_0;  alias, 1 drivers
v0000000000befdb0_0 .net "I14", 31 0, v0000000000bede30_0;  alias, 1 drivers
v0000000000bf0d50_0 .net "I15", 31 0, v0000000000bee3d0_0;  alias, 1 drivers
v0000000000bf0350_0 .net "I2", 31 0, v0000000000bedcf0_0;  alias, 1 drivers
v0000000000bf03f0_0 .net "I3", 31 0, v0000000000bed390_0;  alias, 1 drivers
v0000000000bf0530_0 .net "I4", 31 0, v0000000000bee150_0;  alias, 1 drivers
v0000000000bf0490_0 .net "I5", 31 0, v0000000000bed430_0;  alias, 1 drivers
v0000000000bef4f0_0 .net "I6", 31 0, v0000000000beed30_0;  alias, 1 drivers
v0000000000bf0cb0_0 .net "I7", 31 0, v0000000000bedf70_0;  alias, 1 drivers
v0000000000bf0850_0 .net "I8", 31 0, v0000000000bed890_0;  alias, 1 drivers
v0000000000bf0670_0 .net "I9", 31 0, v0000000000beff90_0;  alias, 1 drivers
v0000000000bef630_0 .var "P", 31 0;
v0000000000bf07b0_0 .net "S", 3 0, o0000000000b98358;  alias, 0 drivers
E_0000000000b68c00/0 .event edge, v0000000000bee3d0_0, v0000000000bede30_0, v0000000000bed570_0, v0000000000bed9d0_0;
E_0000000000b68c00/1 .event edge, v0000000000bed4d0_0, v0000000000bead10_0, v0000000000beff90_0, v0000000000bed890_0;
E_0000000000b68c00/2 .event edge, v0000000000bedf70_0, v0000000000beed30_0, v0000000000bed430_0, v0000000000bee150_0;
E_0000000000b68c00/3 .event edge, v0000000000bed390_0, v0000000000bedcf0_0, v0000000000be9730_0, v0000000000beadb0_0;
E_0000000000b68c00/4 .event edge, v0000000000bf07b0_0;
E_0000000000b68c00 .event/or E_0000000000b68c00/0, E_0000000000b68c00/1, E_0000000000b68c00/2, E_0000000000b68c00/3, E_0000000000b68c00/4;
S_0000000000bf3f90 .scope module, "r15mux" "twoToOneMultiplexer" 5 33, 5 120 0, S_0000000000b8cba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000bf0df0_0 .var "MO", 31 0;
v0000000000befe50_0 .net "PC", 31 0, L_0000000000b81000;  alias, 1 drivers
v0000000000bf2510_0 .net "PW", 31 0, L_0000000000b82490;  alias, 1 drivers
v0000000000bf20b0_0 .net "PWLd", 0 0, L_0000000000bfdcb0;  1 drivers
E_0000000000b692c0 .event edge, v0000000000bf20b0_0, v0000000000be8940_0, v0000000000be92d0_0;
S_0000000000bf4da0 .scope module, "se" "SExtender" 3 205, 3 1296 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000b82180 .functor BUFZ 32, v0000000000bfb1e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bf1ed0_0 .var/i "i", 31 0;
v0000000000bf1f70_0 .net "in", 23 0, v0000000000be4100_0;  alias, 1 drivers
v0000000000bfa560_0 .var "in1", 31 0;
v0000000000bf9480_0 .net/s "out1", 31 0, L_0000000000b82180;  alias, 1 drivers
v0000000000bfb1e0_0 .var/s "result", 31 0;
v0000000000bf9840_0 .var/s "shift_result", 31 0;
v0000000000bf9200_0 .var/s "temp_reg", 31 0;
v0000000000bf93e0_0 .var/s "twoscomp", 31 0;
E_0000000000b68c40/0 .event edge, v0000000000be4100_0, v0000000000bfa560_0, v0000000000bf93e0_0, v0000000000bf9200_0;
E_0000000000b68c40/1 .event edge, v0000000000bf9840_0;
E_0000000000b68c40 .event/or E_0000000000b68c40/0, E_0000000000b68c40/1;
S_0000000000bf4120 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 3 420, 6 1 0, S_00000000009bcfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000bf95c0_0 .net "A", 31 0, v0000000000be3b60_0;  alias, 1 drivers
v0000000000bf92a0_0 .net "B", 31 0, v0000000000b45260_0;  alias, 1 drivers
v0000000000bfa920_0 .var "C", 0 0;
v0000000000bf98e0_0 .var "by_imm_shift", 1 0;
v0000000000bf9980_0 .var/i "i", 31 0;
v0000000000bf9fc0_0 .var/i "num_of_rot", 31 0;
v0000000000bfaba0_0 .var "relleno", 0 0;
v0000000000bf9ac0_0 .var "rm", 31 0;
v0000000000bf9b60_0 .var "rm1", 31 0;
v0000000000bfb320_0 .var "shift", 1 0;
v0000000000bfb6e0_0 .var "shift_result", 31 0;
v0000000000bfac40_0 .var "shifter_op", 2 0;
v0000000000bfb780_0 .var "tc", 0 0;
v0000000000bfa740_0 .var "temp_reg", 31 0;
v0000000000bfa9c0_0 .var "temp_reg1", 31 0;
v0000000000bfaec0_0 .var "temp_reg2", 31 0;
E_0000000000b68d80/0 .event edge, v0000000000b45260_0, v0000000000bfac40_0, v0000000000be3b60_0, v0000000000be5530_0;
E_0000000000b68d80/1 .event edge, v0000000000bf98e0_0, v0000000000bf9fc0_0, v0000000000bfa740_0, v0000000000bfb780_0;
E_0000000000b68d80/2 .event edge, v0000000000bfaba0_0, v0000000000bfb320_0, v0000000000bfa9c0_0, v0000000000bf9ac0_0;
E_0000000000b68d80/3 .event edge, v0000000000bfaec0_0, v0000000000bf9b60_0;
E_0000000000b68d80 .event/or E_0000000000b68d80/0, E_0000000000b68d80/1, E_0000000000b68d80/2, E_0000000000b68d80/3;
    .scope S_0000000000b8ca10;
T_0 ;
    %wait E_0000000000b69780;
    %load/vec4 v0000000000beae50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be9a50_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000be9370_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000be9370_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bea630, 4;
    %load/vec4 v0000000000be9370_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bea630, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000be9370_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bea630, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000be9370_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bea630, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be9a50_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0000000000be9370_0;
    %load/vec4a v0000000000bea630, 4;
    %pad/u 32;
    %store/vec4 v0000000000be9a50_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000a11440;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be3340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be6e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be46a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be3480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be3a20_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000000a11440;
T_2 ;
    %wait E_0000000000b69480;
    %load/vec4 v0000000000be3160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000be3f20_0;
    %pad/u 33;
    %load/vec4 v0000000000be35c0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000be42e0_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000be3f20_0;
    %pad/u 33;
    %load/vec4 v0000000000be35c0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000be42e0_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000be3f20_0;
    %pad/u 33;
    %load/vec4 v0000000000be35c0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be42e0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be3a20_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000be35c0_0;
    %pad/u 33;
    %load/vec4 v0000000000be3f20_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be42e0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000be3a20_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000be3f20_0;
    %pad/u 33;
    %load/vec4 v0000000000be35c0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be42e0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000be3a20_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000be3f20_0;
    %pad/u 33;
    %load/vec4 v0000000000be35c0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000be41a0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be42e0_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000be3f20_0;
    %pad/u 33;
    %load/vec4 v0000000000be35c0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000be41a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000be42e0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be3a20_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000be35c0_0;
    %pad/u 33;
    %load/vec4 v0000000000be3f20_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000be41a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000be42e0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000be3a20_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000be3f20_0;
    %pad/u 33;
    %load/vec4 v0000000000be35c0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000be42e0_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000be3f20_0;
    %pad/u 33;
    %load/vec4 v0000000000be35c0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000be42e0_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000be3f20_0;
    %pad/u 33;
    %load/vec4 v0000000000be35c0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be42e0_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000be3f20_0;
    %pad/u 33;
    %load/vec4 v0000000000be35c0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be42e0_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000be3f20_0;
    %pad/u 33;
    %load/vec4 v0000000000be35c0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000be42e0_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000be35c0_0;
    %pad/u 33;
    %store/vec4 v0000000000be42e0_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000be3f20_0;
    %pad/u 33;
    %load/vec4 v0000000000be35c0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000be42e0_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000be35c0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000be42e0_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000be42e0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000be6e30_0, 0, 32;
    %load/vec4 v0000000000be42e0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000be3340_0, 0, 32;
    %load/vec4 v0000000000be42e0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000be46a0_0, 0, 32;
    %load/vec4 v0000000000be3a20_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000be3f20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be35c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000be42e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be35c0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be3480_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be3480_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be3480_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000be3a20_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000be35c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be3f20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000be42e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be3f20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be3480_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be3480_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be3480_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000be3a20_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000be3f20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be35c0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000be3f20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be42e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be3480_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be3480_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be3480_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000b8d1e0;
T_3 ;
    %wait E_0000000000b69900;
    %load/vec4 v0000000000be8d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000be8b20_0;
    %store/vec4 v0000000000be8c60_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000be70e0_0;
    %store/vec4 v0000000000be8c60_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000009e47f0;
T_4 ;
    %wait E_0000000000b69380;
    %load/vec4 v0000000000be79a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0000000000be88a0_0;
    %store/vec4 v0000000000be7900_0, 0, 32;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0000000000be8da0_0;
    %store/vec4 v0000000000be7900_0, 0, 32;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000009f62e0;
T_5 ;
    %wait E_0000000000b68cc0;
    %load/vec4 v0000000000be2f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be4240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000be47e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000be3c00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000be4c40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000be38e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000be3d40_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000be4100_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000be4420_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000be3de0_0;
    %assign/vec4 v0000000000be4240_0, 0;
    %load/vec4 v0000000000be3200_0;
    %assign/vec4 v0000000000be47e0_0, 0;
    %load/vec4 v0000000000be3de0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000be3c00_0, 0;
    %load/vec4 v0000000000be3de0_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000be4c40_0, 0;
    %load/vec4 v0000000000be3de0_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000be38e0_0, 0;
    %load/vec4 v0000000000be3de0_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000be3d40_0, 0;
    %load/vec4 v0000000000be3de0_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000be4100_0, 0;
    %load/vec4 v0000000000be3de0_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v0000000000be4420_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000009f6600;
T_6 ;
    %wait E_0000000000b687c0;
    %load/vec4 v0000000000be4ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000be3e80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000be4a60_0;
    %assign/vec4 v0000000000be3e80_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000bf4da0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf1ed0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0000000000bf4da0;
T_8 ;
    %wait E_0000000000b68c40;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000bf1f70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bfa560_0, 0, 32;
    %load/vec4 v0000000000bfa560_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bf93e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf1ed0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000000000bf1ed0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0000000000bf93e0_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000bf9200_0, 0, 32;
    %load/vec4 v0000000000bf1ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bf1ed0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/vec4 v0000000000bf9200_0;
    %store/vec4 v0000000000bf9840_0, 0, 32;
    %load/vec4 v0000000000bf9840_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000bfb1e0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000a115d0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be4f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be61b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be5030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be5e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be5990_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000a115d0;
T_10 ;
    %wait E_0000000000b69100;
    %load/vec4 v0000000000be53f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.0 ;
    %load/vec4 v0000000000be6110_0;
    %pad/u 33;
    %load/vec4 v0000000000be6250_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000be5d50_0, 0, 33;
    %jmp T_10.16;
T_10.1 ;
    %load/vec4 v0000000000be6110_0;
    %pad/u 33;
    %load/vec4 v0000000000be6250_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000be5d50_0, 0, 33;
    %jmp T_10.16;
T_10.2 ;
    %load/vec4 v0000000000be6110_0;
    %pad/u 33;
    %load/vec4 v0000000000be6250_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be5d50_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be5990_0, 0, 32;
    %jmp T_10.16;
T_10.3 ;
    %load/vec4 v0000000000be6250_0;
    %pad/u 33;
    %load/vec4 v0000000000be6110_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be5d50_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000be5990_0, 0, 32;
    %jmp T_10.16;
T_10.4 ;
    %load/vec4 v0000000000be6110_0;
    %pad/u 33;
    %load/vec4 v0000000000be6250_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be5d50_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000be5990_0, 0, 32;
    %jmp T_10.16;
T_10.5 ;
    %load/vec4 v0000000000be6110_0;
    %pad/u 33;
    %load/vec4 v0000000000be6250_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000be5df0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be5d50_0, 0, 33;
    %jmp T_10.16;
T_10.6 ;
    %load/vec4 v0000000000be6110_0;
    %pad/u 33;
    %load/vec4 v0000000000be6250_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000be5df0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000be5d50_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be5990_0, 0, 32;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0000000000be6250_0;
    %pad/u 33;
    %load/vec4 v0000000000be6110_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000be5df0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000be5d50_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000be5990_0, 0, 32;
    %jmp T_10.16;
T_10.8 ;
    %load/vec4 v0000000000be6110_0;
    %pad/u 33;
    %load/vec4 v0000000000be6250_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000be5d50_0, 0, 33;
    %jmp T_10.16;
T_10.9 ;
    %load/vec4 v0000000000be6110_0;
    %pad/u 33;
    %load/vec4 v0000000000be6250_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000be5d50_0, 0, 33;
    %jmp T_10.16;
T_10.10 ;
    %load/vec4 v0000000000be6110_0;
    %pad/u 33;
    %load/vec4 v0000000000be6250_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be5d50_0, 0, 33;
    %jmp T_10.16;
T_10.11 ;
    %load/vec4 v0000000000be6110_0;
    %pad/u 33;
    %load/vec4 v0000000000be6250_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be5d50_0, 0, 33;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0000000000be6110_0;
    %pad/u 33;
    %load/vec4 v0000000000be6250_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000be5d50_0, 0, 33;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v0000000000be6250_0;
    %pad/u 33;
    %store/vec4 v0000000000be5d50_0, 0, 33;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v0000000000be6110_0;
    %pad/u 33;
    %load/vec4 v0000000000be6250_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000be5d50_0, 0, 33;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0000000000be6250_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000be5d50_0, 0, 33;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000be5d50_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0000000000be61b0_0, 0, 32;
    %load/vec4 v0000000000be5d50_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0000000000be4f90_0, 0, 32;
    %load/vec4 v0000000000be5d50_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000be5030_0, 0, 32;
    %load/vec4 v0000000000be5990_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %load/vec4 v0000000000be6110_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be6250_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.23, 4;
    %load/vec4 v0000000000be5d50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be6250_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be5e90_0, 0, 32;
    %jmp T_10.26;
T_10.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be5e90_0, 0, 32;
T_10.26 ;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be5e90_0, 0, 32;
T_10.24 ;
T_10.21 ;
    %load/vec4 v0000000000be5990_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0000000000be6250_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be6110_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.29, 4;
    %load/vec4 v0000000000be5d50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be6110_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be5e90_0, 0, 32;
    %jmp T_10.32;
T_10.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be5e90_0, 0, 32;
T_10.32 ;
    %jmp T_10.30;
T_10.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be5e90_0, 0, 32;
T_10.30 ;
T_10.27 ;
    %load/vec4 v0000000000be5990_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.33, 4;
    %load/vec4 v0000000000be6110_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be6250_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.35, 4;
    %load/vec4 v0000000000be6110_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be5d50_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be5e90_0, 0, 32;
    %jmp T_10.38;
T_10.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be5e90_0, 0, 32;
T_10.38 ;
    %jmp T_10.36;
T_10.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be5e90_0, 0, 32;
T_10.36 ;
T_10.33 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000b8c6f0;
T_11 ;
    %wait E_0000000000b69900;
    %load/vec4 v0000000000be90f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0000000000be9050_0;
    %store/vec4 v0000000000be9910_0, 0, 32;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0000000000beab30_0;
    %store/vec4 v0000000000be9910_0, 0, 32;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000beb150;
T_12 ;
    %wait E_0000000000b695c0;
    %load/vec4 v0000000000bf0ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000000bef8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %jmp T_12.18;
T_12.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000bef9f0_0, 0;
    %jmp T_12.18;
T_12.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000bef9f0_0, 0;
    %jmp T_12.18;
T_12.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000bef9f0_0, 0;
    %jmp T_12.18;
T_12.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000bef9f0_0, 0;
    %jmp T_12.18;
T_12.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000bef9f0_0, 0;
    %jmp T_12.18;
T_12.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000bef9f0_0, 0;
    %jmp T_12.18;
T_12.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000bef9f0_0, 0;
    %jmp T_12.18;
T_12.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000bef9f0_0, 0;
    %jmp T_12.18;
T_12.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000bef9f0_0, 0;
    %jmp T_12.18;
T_12.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000bef9f0_0, 0;
    %jmp T_12.18;
T_12.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000bef9f0_0, 0;
    %jmp T_12.18;
T_12.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000bef9f0_0, 0;
    %jmp T_12.18;
T_12.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000bef9f0_0, 0;
    %jmp T_12.18;
T_12.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000bef9f0_0, 0;
    %jmp T_12.18;
T_12.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000bef9f0_0, 0;
    %jmp T_12.18;
T_12.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000bef9f0_0, 0;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000bef9f0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000beb470;
T_13 ;
    %wait E_0000000000b69280;
    %load/vec4 v0000000000bef770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000bf02b0_0;
    %assign/vec4 v0000000000bf1570_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000bf1430_0;
    %assign/vec4 v0000000000bf1570_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000bf0b70_0;
    %assign/vec4 v0000000000bf1570_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000befb30_0;
    %assign/vec4 v0000000000bf1570_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000befbd0_0;
    %assign/vec4 v0000000000bf1570_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000befc70_0;
    %assign/vec4 v0000000000bf1570_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000bf1070_0;
    %assign/vec4 v0000000000bf1570_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000bf14d0_0;
    %assign/vec4 v0000000000bf1570_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000bf12f0_0;
    %assign/vec4 v0000000000bf1570_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000bf1390_0;
    %assign/vec4 v0000000000bf1570_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000bef6d0_0;
    %assign/vec4 v0000000000bf1570_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000bf0710_0;
    %assign/vec4 v0000000000bf1570_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000bf11b0_0;
    %assign/vec4 v0000000000bf1570_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000bef270_0;
    %assign/vec4 v0000000000bf1570_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000bf0e90_0;
    %assign/vec4 v0000000000bf1570_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000befa90_0;
    %assign/vec4 v0000000000bf1570_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000bebab0;
T_14 ;
    %wait E_0000000000b69680;
    %load/vec4 v0000000000bf0a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000bf1110_0;
    %assign/vec4 v0000000000bef3b0_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000bf1610_0;
    %assign/vec4 v0000000000bef3b0_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000bf0030_0;
    %assign/vec4 v0000000000bef3b0_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000bf0f30_0;
    %assign/vec4 v0000000000bef3b0_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000bf1250_0;
    %assign/vec4 v0000000000bef3b0_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000bef090_0;
    %assign/vec4 v0000000000bef3b0_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000bf0fd0_0;
    %assign/vec4 v0000000000bef3b0_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000bef950_0;
    %assign/vec4 v0000000000bef3b0_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000bef130_0;
    %assign/vec4 v0000000000bef3b0_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000bef1d0_0;
    %assign/vec4 v0000000000bef3b0_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000bf16b0_0;
    %assign/vec4 v0000000000bef3b0_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000bf1750_0;
    %assign/vec4 v0000000000bef3b0_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000bf05d0_0;
    %assign/vec4 v0000000000bef3b0_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000beeff0_0;
    %assign/vec4 v0000000000bef3b0_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000bef310_0;
    %assign/vec4 v0000000000bef3b0_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000befef0_0;
    %assign/vec4 v0000000000bef3b0_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000bebf60;
T_15 ;
    %wait E_0000000000b68c00;
    %load/vec4 v0000000000bf07b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000befd10_0;
    %assign/vec4 v0000000000bef630_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000bf0c10_0;
    %assign/vec4 v0000000000bef630_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000bf0350_0;
    %assign/vec4 v0000000000bef630_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000bf03f0_0;
    %assign/vec4 v0000000000bef630_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000bf0530_0;
    %assign/vec4 v0000000000bef630_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000bf0490_0;
    %assign/vec4 v0000000000bef630_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000bef4f0_0;
    %assign/vec4 v0000000000bef630_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000bf0cb0_0;
    %assign/vec4 v0000000000bef630_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000bf0850_0;
    %assign/vec4 v0000000000bef630_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000bf0670_0;
    %assign/vec4 v0000000000bef630_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000bf00d0_0;
    %assign/vec4 v0000000000bef630_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000bf0210_0;
    %assign/vec4 v0000000000bef630_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000bf08f0_0;
    %assign/vec4 v0000000000bef630_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000bef590_0;
    %assign/vec4 v0000000000bef630_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000befdb0_0;
    %assign/vec4 v0000000000bef630_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000bf0d50_0;
    %assign/vec4 v0000000000bef630_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000bf3f90;
T_16 ;
    %wait E_0000000000b692c0;
    %load/vec4 v0000000000bf20b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000000bf2510_0;
    %assign/vec4 v0000000000bf0df0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000000befe50_0;
    %assign/vec4 v0000000000bf0df0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000beb2e0;
T_17 ;
    %wait E_0000000000b687c0;
    %load/vec4 v0000000000be9410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000bea6d0_0;
    %assign/vec4 v0000000000beadb0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000beca50;
T_18 ;
    %wait E_0000000000b687c0;
    %load/vec4 v0000000000bea770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000beabd0_0;
    %assign/vec4 v0000000000be9730_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000beb790;
T_19 ;
    %wait E_0000000000b687c0;
    %load/vec4 v0000000000bee010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000000000bee470_0;
    %assign/vec4 v0000000000bedcf0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000beafc0;
T_20 ;
    %wait E_0000000000b687c0;
    %load/vec4 v0000000000bed610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000000000bee510_0;
    %assign/vec4 v0000000000bed390_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000beb920;
T_21 ;
    %wait E_0000000000b687c0;
    %load/vec4 v0000000000bedd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000000000bed750_0;
    %assign/vec4 v0000000000bee150_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000bebc40;
T_22 ;
    %wait E_0000000000b687c0;
    %load/vec4 v0000000000bee650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000000000bee330_0;
    %assign/vec4 v0000000000bed430_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000bec0f0;
T_23 ;
    %wait E_0000000000b687c0;
    %load/vec4 v0000000000bee6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000000000bee5b0_0;
    %assign/vec4 v0000000000beed30_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000beb600;
T_24 ;
    %wait E_0000000000b687c0;
    %load/vec4 v0000000000bed250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000000000beedd0_0;
    %assign/vec4 v0000000000bedf70_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000bec410;
T_25 ;
    %wait E_0000000000b687c0;
    %load/vec4 v0000000000beee70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000000bee290_0;
    %assign/vec4 v0000000000bed890_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000bebdd0;
T_26 ;
    %wait E_0000000000b687c0;
    %load/vec4 v0000000000bef810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000000000bed070_0;
    %assign/vec4 v0000000000beff90_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000bec730;
T_27 ;
    %wait E_0000000000b687c0;
    %load/vec4 v0000000000be9690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000000000beac70_0;
    %assign/vec4 v0000000000bead10_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000becd70;
T_28 ;
    %wait E_0000000000b687c0;
    %load/vec4 v0000000000bee790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000000000bed110_0;
    %assign/vec4 v0000000000bed4d0_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000bec8c0;
T_29 ;
    %wait E_0000000000b687c0;
    %load/vec4 v0000000000beec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000000000beda70_0;
    %assign/vec4 v0000000000bed9d0_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000bec280;
T_30 ;
    %wait E_0000000000b687c0;
    %load/vec4 v0000000000bedb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000000000bedbb0_0;
    %assign/vec4 v0000000000bed570_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000bec5a0;
T_31 ;
    %wait E_0000000000b687c0;
    %load/vec4 v0000000000bed7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000000000bee8d0_0;
    %assign/vec4 v0000000000bede30_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000becbe0;
T_32 ;
    %wait E_0000000000b69580;
    %load/vec4 v0000000000beea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000000000bee830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bee3d0_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0000000000beeab0_0;
    %assign/vec4 v0000000000bee3d0_0, 0;
T_32.3 ;
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000000000b8c880;
T_33 ;
    %wait E_0000000000b694c0;
    %load/vec4 v0000000000be9cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000be9e10_0;
    %store/vec4 v0000000000be9190_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000bea090_0;
    %store/vec4 v0000000000be9190_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000be9d70_0;
    %store/vec4 v0000000000be9190_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000bea130_0;
    %store/vec4 v0000000000be9190_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000b8c3d0;
T_34 ;
    %wait E_0000000000b69080;
    %load/vec4 v0000000000bea3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000be9f50_0;
    %store/vec4 v0000000000bea310_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000beaa90_0;
    %store/vec4 v0000000000bea310_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000be9230_0;
    %store/vec4 v0000000000bea310_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000bea1d0_0;
    %store/vec4 v0000000000bea310_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000b8cec0;
T_35 ;
    %wait E_0000000000b68d00;
    %load/vec4 v0000000000bea950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000bea4f0_0;
    %store/vec4 v0000000000bea8b0_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000be9870_0;
    %store/vec4 v0000000000bea8b0_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000be99b0_0;
    %store/vec4 v0000000000bea8b0_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000be95f0_0;
    %store/vec4 v0000000000bea8b0_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_00000000009afda0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be57b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be52b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be7f40_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_00000000009afda0;
T_37 ;
    %wait E_0000000000b69800;
    %load/vec4 v0000000000be6610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000be64d0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be57b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be52b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be7f40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000be5490_0, 0, 4;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000be64d0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000be5710_0, 0, 3;
    %load/vec4 v0000000000be5710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %jmp T_37.7;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be7860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be57b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be52b0_0, 0, 1;
    %load/vec4 v0000000000be64d0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000be5490_0, 0, 4;
    %jmp T_37.7;
T_37.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be7860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be57b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be52b0_0, 0, 1;
    %load/vec4 v0000000000be64d0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000be5490_0, 0, 4;
    %jmp T_37.7;
T_37.4 ;
    %load/vec4 v0000000000be64d0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000be6fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be7860_0, 0, 1;
    %load/vec4 v0000000000be64d0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000be57b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be52b0_0, 0, 1;
    %load/vec4 v0000000000be64d0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000be7f40_0, 0, 1;
    %load/vec4 v0000000000be57b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be74a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be8a80_0, 0, 1;
    %jmp T_37.9;
T_37.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8a80_0, 0, 1;
T_37.9 ;
    %load/vec4 v0000000000be6fa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000be5490_0, 0, 4;
    %jmp T_37.11;
T_37.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000be5490_0, 0, 4;
T_37.11 ;
    %jmp T_37.7;
T_37.5 ;
    %load/vec4 v0000000000be64d0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000be6fa0_0, 0, 1;
    %load/vec4 v0000000000be64d0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000be57b0_0, 0, 1;
    %load/vec4 v0000000000be64d0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000be7f40_0, 0, 1;
    %load/vec4 v0000000000be6fa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000be5490_0, 0, 4;
    %jmp T_37.13;
T_37.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000be5490_0, 0, 4;
T_37.13 ;
    %load/vec4 v0000000000be57b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be74a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be8a80_0, 0, 1;
    %jmp T_37.15;
T_37.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8a80_0, 0, 1;
T_37.15 ;
    %load/vec4 v0000000000be64d0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8120_0, 0, 1;
    %jmp T_37.17;
T_37.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be8120_0, 0, 1;
T_37.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be52b0_0, 0, 1;
    %jmp T_37.7;
T_37.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be52b0_0, 0, 1;
    %load/vec4 v0000000000be6cf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be57b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000be5490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8a80_0, 0, 1;
    %jmp T_37.19;
T_37.18 ;
    %load/vec4 v0000000000be64d0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000be5670_0, 0, 1;
    %load/vec4 v0000000000be5670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be7860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be57b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000be5490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8a80_0, 0, 1;
    %jmp T_37.21;
T_37.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be7860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be57b0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000be5490_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8a80_0, 0, 1;
T_37.21 ;
T_37.19 ;
    %jmp T_37.7;
T_37.7 ;
    %pop/vec4 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_00000000009e4660;
T_38 ;
    %wait E_0000000000b68a40;
    %load/vec4 v0000000000be8080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000be8620_0, 0, 7;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0000000000be8800_0;
    %store/vec4 v0000000000be8620_0, 0, 7;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_00000000009b75e0;
T_39 ;
    %wait E_0000000000b68cc0;
    %load/vec4 v0000000000b44400_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000b44540_0, 0;
    %load/vec4 v0000000000b44400_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000b440e0_0, 0;
    %load/vec4 v0000000000b44400_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000b453a0_0, 0;
    %load/vec4 v0000000000b44400_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000b44220_0, 0;
    %load/vec4 v0000000000a149b0_0;
    %assign/vec4 v0000000000b45800_0, 0;
    %load/vec4 v0000000000b44ae0_0;
    %assign/vec4 v0000000000b44e00_0, 0;
    %load/vec4 v0000000000b2c7e0_0;
    %assign/vec4 v0000000000be3ca0_0, 0;
    %load/vec4 v0000000000be4380_0;
    %assign/vec4 v0000000000be3b60_0, 0;
    %load/vec4 v0000000000be4740_0;
    %assign/vec4 v0000000000be3660_0, 0;
    %load/vec4 v0000000000b458a0_0;
    %assign/vec4 v0000000000b44860_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000b44360_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000b45260_0, 0;
    %load/vec4 v0000000000b44900_0;
    %assign/vec4 v0000000000b45120_0, 0;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000000000a11760;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be58f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be6430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be6070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be55d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be5cb0_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_0000000000a11760;
T_41 ;
    %wait E_0000000000b69640;
    %load/vec4 v0000000000be67f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %jmp T_41.16;
T_41.0 ;
    %load/vec4 v0000000000be5f30_0;
    %pad/u 33;
    %load/vec4 v0000000000be5c10_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000be6930_0, 0, 33;
    %jmp T_41.16;
T_41.1 ;
    %load/vec4 v0000000000be5f30_0;
    %pad/u 33;
    %load/vec4 v0000000000be5c10_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000be6930_0, 0, 33;
    %jmp T_41.16;
T_41.2 ;
    %load/vec4 v0000000000be5f30_0;
    %pad/u 33;
    %load/vec4 v0000000000be5c10_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be6930_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be5cb0_0, 0, 32;
    %jmp T_41.16;
T_41.3 ;
    %load/vec4 v0000000000be5c10_0;
    %pad/u 33;
    %load/vec4 v0000000000be5f30_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be6930_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000be5cb0_0, 0, 32;
    %jmp T_41.16;
T_41.4 ;
    %load/vec4 v0000000000be5f30_0;
    %pad/u 33;
    %load/vec4 v0000000000be5c10_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be6930_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000be5cb0_0, 0, 32;
    %jmp T_41.16;
T_41.5 ;
    %load/vec4 v0000000000be5f30_0;
    %pad/u 33;
    %load/vec4 v0000000000be5c10_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000be5530_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be6930_0, 0, 33;
    %jmp T_41.16;
T_41.6 ;
    %load/vec4 v0000000000be5f30_0;
    %pad/u 33;
    %load/vec4 v0000000000be5c10_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000be5530_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000be6930_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be5cb0_0, 0, 32;
    %jmp T_41.16;
T_41.7 ;
    %load/vec4 v0000000000be5c10_0;
    %pad/u 33;
    %load/vec4 v0000000000be5f30_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000be5530_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000be6930_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000be5cb0_0, 0, 32;
    %jmp T_41.16;
T_41.8 ;
    %load/vec4 v0000000000be5f30_0;
    %pad/u 33;
    %load/vec4 v0000000000be5c10_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000be6930_0, 0, 33;
    %jmp T_41.16;
T_41.9 ;
    %load/vec4 v0000000000be5f30_0;
    %pad/u 33;
    %load/vec4 v0000000000be5c10_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000be6930_0, 0, 33;
    %jmp T_41.16;
T_41.10 ;
    %load/vec4 v0000000000be5f30_0;
    %pad/u 33;
    %load/vec4 v0000000000be5c10_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000be6930_0, 0, 33;
    %jmp T_41.16;
T_41.11 ;
    %load/vec4 v0000000000be5f30_0;
    %pad/u 33;
    %load/vec4 v0000000000be5c10_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000be6930_0, 0, 33;
    %jmp T_41.16;
T_41.12 ;
    %load/vec4 v0000000000be5f30_0;
    %pad/u 33;
    %load/vec4 v0000000000be5c10_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000be6930_0, 0, 33;
    %jmp T_41.16;
T_41.13 ;
    %load/vec4 v0000000000be5c10_0;
    %pad/u 33;
    %store/vec4 v0000000000be6930_0, 0, 33;
    %jmp T_41.16;
T_41.14 ;
    %load/vec4 v0000000000be5f30_0;
    %pad/u 33;
    %load/vec4 v0000000000be5c10_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000be6930_0, 0, 33;
    %jmp T_41.16;
T_41.15 ;
    %load/vec4 v0000000000be5c10_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000be6930_0, 0, 33;
    %jmp T_41.16;
T_41.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000be6930_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_41.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.18, 8;
T_41.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.18, 8;
 ; End of false expr.
    %blend;
T_41.18;
    %store/vec4 v0000000000be6430_0, 0, 32;
    %load/vec4 v0000000000be6930_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_41.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.20, 8;
T_41.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.20, 8;
 ; End of false expr.
    %blend;
T_41.20;
    %store/vec4 v0000000000be58f0_0, 0, 32;
    %load/vec4 v0000000000be6930_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000be6070_0, 0, 32;
    %load/vec4 v0000000000be5cb0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.21, 4;
    %load/vec4 v0000000000be5f30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be5c10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.23, 4;
    %load/vec4 v0000000000be6930_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be5c10_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be55d0_0, 0, 32;
    %jmp T_41.26;
T_41.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be55d0_0, 0, 32;
T_41.26 ;
    %jmp T_41.24;
T_41.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be55d0_0, 0, 32;
T_41.24 ;
T_41.21 ;
    %load/vec4 v0000000000be5cb0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_41.27, 4;
    %load/vec4 v0000000000be5c10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be5f30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.29, 4;
    %load/vec4 v0000000000be6930_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be5f30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be55d0_0, 0, 32;
    %jmp T_41.32;
T_41.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be55d0_0, 0, 32;
T_41.32 ;
    %jmp T_41.30;
T_41.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be55d0_0, 0, 32;
T_41.30 ;
T_41.27 ;
    %load/vec4 v0000000000be5cb0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_41.33, 4;
    %load/vec4 v0000000000be5f30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be5c10_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.35, 4;
    %load/vec4 v0000000000be5f30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000be6930_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000be55d0_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be55d0_0, 0, 32;
T_41.38 ;
    %jmp T_41.36;
T_41.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000be55d0_0, 0, 32;
T_41.36 ;
T_41.33 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000bf4120;
T_42 ;
    %wait E_0000000000b68d80;
    %load/vec4 v0000000000bf92a0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bfac40_0, 0, 3;
    %load/vec4 v0000000000bf92a0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bf98e0_0, 0, 2;
    %load/vec4 v0000000000bfac40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.0 ;
    %load/vec4 v0000000000bf95c0_0;
    %store/vec4 v0000000000bfa740_0, 0, 32;
    %load/vec4 v0000000000bf92a0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000bf9fc0_0, 0, 32;
    %load/vec4 v0000000000bfa920_0;
    %store/vec4 v0000000000bfb780_0, 0, 1;
    %load/vec4 v0000000000bf98e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %jmp T_42.9;
T_42.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
T_42.10 ;
    %load/vec4 v0000000000bf9980_0;
    %load/vec4 v0000000000bf9fc0_0;
    %cmp/s;
    %jmp/0xz T_42.11, 5;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bfb780_0, 0, 1;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bfa740_0, 0, 32;
    %load/vec4 v0000000000bf9980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
    %jmp T_42.10;
T_42.11 ;
    %load/vec4 v0000000000bfb780_0;
    %store/vec4 v0000000000bfa920_0, 0, 1;
    %load/vec4 v0000000000bfa740_0;
    %store/vec4 v0000000000bfb6e0_0, 0, 32;
    %jmp T_42.9;
T_42.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
T_42.12 ;
    %load/vec4 v0000000000bf9980_0;
    %load/vec4 v0000000000bf9fc0_0;
    %cmp/s;
    %jmp/0xz T_42.13, 5;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bfb780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bfa740_0, 0, 32;
    %load/vec4 v0000000000bf9980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
    %jmp T_42.12;
T_42.13 ;
    %load/vec4 v0000000000bfb780_0;
    %store/vec4 v0000000000bfa920_0, 0, 1;
    %load/vec4 v0000000000bfa740_0;
    %store/vec4 v0000000000bfb6e0_0, 0, 32;
    %jmp T_42.9;
T_42.7 ;
    %load/vec4 v0000000000bf95c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bfaba0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
T_42.14 ;
    %load/vec4 v0000000000bf9980_0;
    %load/vec4 v0000000000bf9fc0_0;
    %cmp/s;
    %jmp/0xz T_42.15, 5;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bfb780_0, 0, 1;
    %load/vec4 v0000000000bfaba0_0;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bfa740_0, 0, 32;
    %load/vec4 v0000000000bf9980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
    %jmp T_42.14;
T_42.15 ;
    %load/vec4 v0000000000bfb780_0;
    %store/vec4 v0000000000bfa920_0, 0, 1;
    %load/vec4 v0000000000bfa740_0;
    %store/vec4 v0000000000bfb6e0_0, 0, 32;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
T_42.16 ;
    %load/vec4 v0000000000bf9980_0;
    %load/vec4 v0000000000bf9fc0_0;
    %cmp/s;
    %jmp/0xz T_42.17, 5;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bfb780_0, 0, 1;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bfa740_0, 0, 32;
    %load/vec4 v0000000000bf9980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
    %jmp T_42.16;
T_42.17 ;
    %load/vec4 v0000000000bfb780_0;
    %store/vec4 v0000000000bfa920_0, 0, 1;
    %load/vec4 v0000000000bfa740_0;
    %store/vec4 v0000000000bfb6e0_0, 0, 32;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
    %jmp T_42.4;
T_42.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000bf92a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bfa740_0, 0, 32;
    %load/vec4 v0000000000bf92a0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000bf9fc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
T_42.18 ;
    %load/vec4 v0000000000bf9980_0;
    %load/vec4 v0000000000bf9fc0_0;
    %cmp/s;
    %jmp/0xz T_42.19, 5;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bfa740_0, 0, 32;
    %load/vec4 v0000000000bf9980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
    %jmp T_42.18;
T_42.19 ;
    %load/vec4 v0000000000bfa740_0;
    %store/vec4 v0000000000bfb6e0_0, 0, 32;
    %jmp T_42.4;
T_42.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000bf92a0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bfb6e0_0, 0, 32;
    %jmp T_42.4;
T_42.3 ;
    %load/vec4 v0000000000bf92a0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_42.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000bf92a0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bfb6e0_0, 0, 32;
    %jmp T_42.21;
T_42.20 ;
    %load/vec4 v0000000000bf92a0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bfb320_0, 0, 2;
    %load/vec4 v0000000000bfb320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.25, 6;
    %jmp T_42.26;
T_42.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
T_42.27 ;
    %load/vec4 v0000000000bf9980_0;
    %load/vec4 v0000000000bf9fc0_0;
    %cmp/s;
    %jmp/0xz T_42.28, 5;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bfb780_0, 0, 1;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bfa740_0, 0, 32;
    %load/vec4 v0000000000bf9980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
    %jmp T_42.27;
T_42.28 ;
    %load/vec4 v0000000000bfb780_0;
    %store/vec4 v0000000000bfa920_0, 0, 1;
    %load/vec4 v0000000000bfa740_0;
    %store/vec4 v0000000000bfb6e0_0, 0, 32;
    %jmp T_42.26;
T_42.23 ;
    %load/vec4 v0000000000bf9fc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfa740_0, 0, 32;
    %jmp T_42.30;
T_42.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
T_42.31 ;
    %load/vec4 v0000000000bf9980_0;
    %load/vec4 v0000000000bf9fc0_0;
    %cmp/s;
    %jmp/0xz T_42.32, 5;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bfb780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bfa740_0, 0, 32;
    %load/vec4 v0000000000bf9980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
    %jmp T_42.31;
T_42.32 ;
T_42.30 ;
    %load/vec4 v0000000000bfb780_0;
    %store/vec4 v0000000000bfa920_0, 0, 1;
    %load/vec4 v0000000000bfa740_0;
    %store/vec4 v0000000000bfb6e0_0, 0, 32;
    %jmp T_42.26;
T_42.24 ;
    %load/vec4 v0000000000bf9fc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.33, 4;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000bfa740_0, 0, 32;
    %jmp T_42.36;
T_42.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfa740_0, 0, 32;
T_42.36 ;
    %jmp T_42.34;
T_42.33 ;
    %load/vec4 v0000000000bf95c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bfaba0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
T_42.37 ;
    %load/vec4 v0000000000bf9980_0;
    %load/vec4 v0000000000bf9fc0_0;
    %cmp/s;
    %jmp/0xz T_42.38, 5;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bfb780_0, 0, 1;
    %load/vec4 v0000000000bfaba0_0;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bfa740_0, 0, 32;
    %load/vec4 v0000000000bf9980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
    %jmp T_42.37;
T_42.38 ;
T_42.34 ;
    %load/vec4 v0000000000bfb780_0;
    %store/vec4 v0000000000bfa920_0, 0, 1;
    %load/vec4 v0000000000bfa740_0;
    %store/vec4 v0000000000bfb6e0_0, 0, 32;
    %jmp T_42.26;
T_42.25 ;
    %load/vec4 v0000000000bf9fc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
T_42.41 ;
    %load/vec4 v0000000000bf9980_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_42.42, 5;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bfb780_0, 0, 1;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bfa9c0_0, 0, 32;
    %load/vec4 v0000000000bf9980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
    %jmp T_42.41;
T_42.42 ;
    %load/vec4 v0000000000bfa9c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bfb780_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000bf92a0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bf9ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
T_42.43 ;
    %load/vec4 v0000000000bf9980_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_42.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bf9ac0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bfaec0_0, 0, 32;
    %load/vec4 v0000000000bf9980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
    %jmp T_42.43;
T_42.44 ;
    %load/vec4 v0000000000bfaec0_0;
    %store/vec4 v0000000000bf9b60_0, 0, 32;
    %load/vec4 v0000000000bfb780_0;
    %load/vec4 v0000000000bf9b60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000bfa740_0, 0, 32;
    %jmp T_42.40;
T_42.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
T_42.45 ;
    %load/vec4 v0000000000bf9980_0;
    %load/vec4 v0000000000bf9fc0_0;
    %cmp/s;
    %jmp/0xz T_42.46, 5;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bfb780_0, 0, 1;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bfa740_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bfa740_0, 0, 32;
    %load/vec4 v0000000000bf9980_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bf9980_0, 0, 32;
    %jmp T_42.45;
T_42.46 ;
T_42.40 ;
    %load/vec4 v0000000000bfb780_0;
    %store/vec4 v0000000000bfa920_0, 0, 1;
    %load/vec4 v0000000000bfa740_0;
    %store/vec4 v0000000000bfb6e0_0, 0, 32;
    %jmp T_42.26;
T_42.26 ;
    %pop/vec4 1;
T_42.21 ;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000b8d050;
T_43 ;
    %wait E_0000000000b691c0;
    %load/vec4 v0000000000be7400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %jmp T_43.2;
T_43.0 ;
    %load/vec4 v0000000000be8e40_0;
    %store/vec4 v0000000000be7360_0, 0, 32;
    %jmp T_43.2;
T_43.1 ;
    %load/vec4 v0000000000be7220_0;
    %store/vec4 v0000000000be7360_0, 0, 32;
    %jmp T_43.2;
T_43.2 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_00000000009bd130;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b4a110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b4b330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b4b0b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b4b150_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b4b8d0_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_00000000009bd130;
T_45 ;
    %wait E_0000000000b687c0;
    %load/vec4 v0000000000b4bbf0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %assign/vec4 v0000000000b4a110_0, 0;
    %load/vec4 v0000000000b4bbf0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %assign/vec4 v0000000000b4b330_0, 0;
    %load/vec4 v0000000000b4bbf0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %assign/vec4 v0000000000b4b0b0_0, 0;
    %load/vec4 v0000000000b4bbf0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %assign/vec4 v0000000000b4b150_0, 0;
    %load/vec4 v0000000000b4a250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_45.15, 6;
    %jmp T_45.16;
T_45.0 ;
    %load/vec4 v0000000000b4b330_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
    %jmp T_45.18;
T_45.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
T_45.18 ;
    %jmp T_45.16;
T_45.1 ;
    %load/vec4 v0000000000b4b330_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
    %jmp T_45.20;
T_45.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
T_45.20 ;
    %jmp T_45.16;
T_45.2 ;
    %load/vec4 v0000000000b4b0b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
    %jmp T_45.22;
T_45.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
T_45.22 ;
    %jmp T_45.16;
T_45.3 ;
    %load/vec4 v0000000000b4b0b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
    %jmp T_45.24;
T_45.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
T_45.24 ;
    %jmp T_45.16;
T_45.4 ;
    %load/vec4 v0000000000b4a110_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
    %jmp T_45.26;
T_45.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
T_45.26 ;
    %jmp T_45.16;
T_45.5 ;
    %load/vec4 v0000000000b4a110_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
    %jmp T_45.28;
T_45.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
T_45.28 ;
    %jmp T_45.16;
T_45.6 ;
    %load/vec4 v0000000000b4b150_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
    %jmp T_45.30;
T_45.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
T_45.30 ;
    %jmp T_45.16;
T_45.7 ;
    %load/vec4 v0000000000b4b150_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
    %jmp T_45.32;
T_45.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
T_45.32 ;
    %jmp T_45.16;
T_45.8 ;
    %load/vec4 v0000000000b4b0b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b4b330_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
    %jmp T_45.34;
T_45.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
T_45.34 ;
    %jmp T_45.16;
T_45.9 ;
    %load/vec4 v0000000000b4b0b0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b4b330_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_45.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
    %jmp T_45.36;
T_45.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
T_45.36 ;
    %jmp T_45.16;
T_45.10 ;
    %load/vec4 v0000000000b4b150_0;
    %load/vec4 v0000000000b4a110_0;
    %cmp/e;
    %jmp/0xz  T_45.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
    %jmp T_45.38;
T_45.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
T_45.38 ;
    %jmp T_45.16;
T_45.11 ;
    %load/vec4 v0000000000b4b150_0;
    %load/vec4 v0000000000b4a110_0;
    %cmp/ne;
    %jmp/0xz  T_45.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
    %jmp T_45.40;
T_45.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
T_45.40 ;
    %jmp T_45.16;
T_45.12 ;
    %load/vec4 v0000000000b4b330_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b4a110_0;
    %load/vec4 v0000000000b4b150_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_45.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
    %jmp T_45.42;
T_45.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
T_45.42 ;
    %jmp T_45.16;
T_45.13 ;
    %load/vec4 v0000000000b4b330_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b4a110_0;
    %load/vec4 v0000000000b4b150_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_45.43, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
    %jmp T_45.44;
T_45.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
T_45.44 ;
    %jmp T_45.16;
T_45.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
    %jmp T_45.16;
T_45.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b4b8d0_0, 0;
    %jmp T_45.16;
T_45.16 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45;
    .scope S_00000000009b72c0;
T_46 ;
    %wait E_0000000000b69600;
    %load/vec4 v0000000000b4b1f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b4bab0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b4b970_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b4b970_0, 0, 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_00000000009b7450;
T_47 ;
    %wait E_0000000000b68cc0;
    %load/vec4 v0000000000b4bfb0_0;
    %assign/vec4 v0000000000b4ba10_0, 0;
    %load/vec4 v0000000000b43fa0_0;
    %assign/vec4 v0000000000b4b290_0, 0;
    %load/vec4 v0000000000b4a2f0_0;
    %assign/vec4 v0000000000b4aa70_0, 0;
    %load/vec4 v0000000000b4a6b0_0;
    %assign/vec4 v0000000000b4b3d0_0, 0;
    %load/vec4 v0000000000b4a9d0_0;
    %assign/vec4 v0000000000b4a890_0, 0;
    %load/vec4 v0000000000b4a390_0;
    %assign/vec4 v0000000000b4b470_0, 0;
    %load/vec4 v0000000000b4a750_0;
    %assign/vec4 v0000000000b4bc90_0, 0;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00000000009aff30;
T_48 ;
    %wait E_0000000000b69840;
    %load/vec4 v0000000000be7540_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_48.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_48.1, 4;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000be8260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.3, 8;
    %load/vec4 v0000000000be83a0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000be81c0_0;
    %store/vec4a v0000000000be8760, 4, 0;
    %jmp T_48.4;
T_48.3 ;
    %ix/getv 4, v0000000000be81c0_0;
    %load/vec4a v0000000000be8760, 4;
    %pad/u 32;
    %store/vec4 v0000000000be7cc0_0, 0, 32;
T_48.4 ;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000be8260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.5, 8;
    %load/vec4 v0000000000be83a0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000be81c0_0;
    %store/vec4a v0000000000be8760, 4, 0;
    %load/vec4 v0000000000be83a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000be81c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000be8760, 4, 0;
    %load/vec4 v0000000000be83a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000be81c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000be8760, 4, 0;
    %load/vec4 v0000000000be83a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000be81c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000be8760, 4, 0;
    %jmp T_48.6;
T_48.5 ;
    %load/vec4 v0000000000be81c0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000be8760, 4;
    %load/vec4 v0000000000be81c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000be8760, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000be81c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000be8760, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000be81c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000be8760, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000be7cc0_0, 0, 32;
T_48.6 ;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000b8cd30;
T_49 ;
    %wait E_0000000000b69000;
    %load/vec4 v0000000000be9b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000be7680_0;
    %store/vec4 v0000000000bea590_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000be7720_0;
    %store/vec4 v0000000000bea590_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00000000009f6470;
T_50 ;
    %wait E_0000000000b68cc0;
    %load/vec4 v0000000000be3700_0;
    %assign/vec4 v0000000000be4060_0, 0;
    %load/vec4 v0000000000be3980_0;
    %assign/vec4 v0000000000be3840_0, 0;
    %load/vec4 v0000000000be4880_0;
    %assign/vec4 v0000000000be3020_0, 0;
    %load/vec4 v0000000000be37a0_0;
    %assign/vec4 v0000000000be49c0_0, 0;
    %load/vec4 v0000000000be33e0_0;
    %assign/vec4 v0000000000be44c0_0, 0;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000b8c560;
T_51 ;
    %wait E_0000000000b69540;
    %load/vec4 v0000000000be8fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %jmp T_51.2;
T_51.0 ;
    %load/vec4 v0000000000be9c30_0;
    %store/vec4 v0000000000bea270_0, 0, 32;
    %jmp T_51.2;
T_51.1 ;
    %load/vec4 v0000000000be9ff0_0;
    %store/vec4 v0000000000bea270_0, 0, 32;
    %jmp T_51.2;
T_51.2 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_00000000009b00c0;
T_52 ;
    %wait E_0000000000b68bc0;
    %load/vec4 v0000000000be86c0_0;
    %load/vec4 v0000000000be7d60_0;
    %load/vec4 v0000000000be8440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000be7ae0_0;
    %load/vec4 v0000000000be8440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be8300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be7040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000be75e0_0, 0, 1;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be8300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be7040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000be75e0_0, 0, 1;
T_52.1 ;
    %load/vec4 v0000000000be89e0_0;
    %load/vec4 v0000000000be7d60_0;
    %load/vec4 v0000000000be8440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000be7ae0_0;
    %load/vec4 v0000000000be8440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000be7e00_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000be7ea0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000be7fe0_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0000000000be84e0_0;
    %load/vec4 v0000000000be7d60_0;
    %load/vec4 v0000000000be7b80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000be7ae0_0;
    %load/vec4 v0000000000be7b80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000be7e00_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000be7ea0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000be7fe0_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0000000000be8580_0;
    %load/vec4 v0000000000be7d60_0;
    %load/vec4 v0000000000be77c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000be7ae0_0;
    %load/vec4 v0000000000be77c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000be7e00_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000be7ea0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000be7fe0_0, 0, 2;
    %jmp T_52.7;
T_52.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000be7e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000be7ea0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000be7fe0_0, 0, 2;
T_52.7 ;
T_52.5 ;
T_52.3 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_00000000009bcfa0;
T_53 ;
    %vpi_func 3 85 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000bfbfa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfa7e0_0, 0, 32;
T_53.0 ;
    %vpi_func 3 87 "$feof" 32, v0000000000bfbfa0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_53.1, 8;
    %vpi_func 3 88 "$fscanf" 32, v0000000000bfbfa0_0, "%b", v0000000000bfbaa0_0 {0 0 0};
    %store/vec4 v0000000000bfba00_0, 0, 32;
    %load/vec4 v0000000000bfbaa0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bfa7e0_0;
    %store/vec4a v0000000000bea630, 4, 0;
    %load/vec4 v0000000000bfa7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bfa7e0_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %vpi_call 3 93 "$fclose", v0000000000bfbfa0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bfcc20_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000bfcc20_0;
    %store/vec4 v0000000000bfa7e0_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_00000000009bcfa0;
T_54 ;
    %vpi_call 3 101 "$display", "\012\012                    --------------------ID State---------------------           ----------------EX State---------------       --------MEM State------        ---WB State---           -------Instruction-------        --Time--" {0 0 0};
    %vpi_call 3 102 "$display", "           PC    B_instr | shift_imm |   alu  | load | R F | m_rw | m_s       shift_imm | alu  | load | R F | m_rw | m_s      load | R F | m_rw | m_s          load | R F          \012" {0 0 0};
    %vpi_call 3 103 "$monitor", "  %d         %b   |     %b     |  %b  |  %b   |  %b  |   %b  |  %b               %b  | %b |   %b  |  %b  |   %b  |  %b         %b  |  %b  |   %b  |  %b             %b  |  %b           %b        %0d\012", v0000000000bfc540_0, v0000000000bfa2e0_0, &PV<v0000000000bfb3c0_0, 6, 1>, &PV<v0000000000bfb3c0_0, 2, 4>, &PV<v0000000000bfb3c0_0, 1, 1>, &PV<v0000000000bfb3c0_0, 0, 1>, v0000000000bf9c00_0, v0000000000bf9d40_0, v0000000000bf9ca0_0, v0000000000bfa600_0, v0000000000bfaf60_0, v0000000000bfa100_0, v0000000000bfa240_0, v0000000000bf9a20_0, v0000000000bfb0a0_0, v0000000000bfab00_0, v0000000000bf9160_0, v0000000000bfb140_0, v0000000000bfc0e0_0, v0000000000bfce00_0, v0000000000bf9700_0, $time {0 0 0};
    %end;
    .thread T_54;
    .scope S_00000000009bce10;
T_55 ;
    %delay 22, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_55;
    .scope S_00000000009bce10;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bfe1b0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_56.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_56.1, 5;
    %jmp/1 T_56.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0000000000bfe1b0_0;
    %inv;
    %store/vec4 v0000000000bfe1b0_0, 0, 1;
    %jmp T_56.0;
T_56.1 ;
    %pop/vec4 1;
    %end;
    .thread T_56;
    .scope S_00000000009bce10;
T_57 ;
    %fork t_1, S_00000000009bce10;
    %fork t_2, S_00000000009bce10;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bfd8f0_0, 0, 1;
    %end;
t_2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bfd8f0_0, 0, 1;
    %end;
    .scope S_00000000009bce10;
t_0 ;
    %end;
    .thread T_57;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU2.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
