$date
	Sun Nov  8 19:00:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module banco $end
$var wire 5 ! errors [4:0] $end
$var wire 5 " umbral_V_full [4:0] $end
$var wire 5 # umbral_V_empty [4:0] $end
$var wire 5 $ umbral_M_full [4:0] $end
$var wire 5 % umbral_M_empty [4:0] $end
$var wire 5 & umbral_D_full [4:0] $end
$var wire 5 ' umbral_D_empty [4:0] $end
$var wire 1 ( reset $end
$var wire 1 ) push_data_in $end
$var wire 1 * pop_D1 $end
$var wire 1 + pop_D0 $end
$var wire 1 , init $end
$var wire 1 - idle_out $end
$var wire 1 . error_out $end
$var wire 6 / data_out1 [5:0] $end
$var wire 6 0 data_out0 [5:0] $end
$var wire 6 1 data_in [5:0] $end
$var wire 1 2 clk $end
$var wire 1 3 active_out $end
$var wire 1 4 MAIN_FIFO_pause $end
$scope module Disp $end
$var wire 5 5 errors [4:0] $end
$var wire 1 6 selector $end
$var wire 1 7 valid_DEST $end
$var wire 1 8 vc1_empty $end
$var wire 1 9 vc0_empty $end
$var wire 1 : valid_vc1 $end
$var wire 1 ; valid_vc0 $end
$var wire 1 < valid_pop_out $end
$var wire 5 = umbral_V_full [4:0] $end
$var wire 5 > umbral_V_empty [4:0] $end
$var wire 5 ? umbral_M_full [4:0] $end
$var wire 5 @ umbral_M_empty [4:0] $end
$var wire 5 A umbral_D_full [4:0] $end
$var wire 5 B umbral_D_empty [4:0] $end
$var wire 1 ( reset $end
$var wire 1 ) push_data_in $end
$var wire 1 C push_1_dest $end
$var wire 1 D push_1 $end
$var wire 1 E push_0_dest $end
$var wire 1 F push_0 $end
$var wire 1 G pop_vc1 $end
$var wire 1 H pop_vc0 $end
$var wire 1 I pop_Main $end
$var wire 1 * pop_D1 $end
$var wire 1 + pop_D0 $end
$var wire 1 J pause_vc1 $end
$var wire 1 K pause_vc0 $end
$var wire 1 L pause_d1 $end
$var wire 1 M pause_d0 $end
$var wire 1 , init $end
$var wire 1 - idle_out $end
$var wire 6 N fifo_data_out [5:0] $end
$var wire 5 O errors_out [4:0] $end
$var wire 1 . error_out $end
$var wire 1 P empy_main_FIFO $end
$var wire 6 Q data_out_dest_1 [5:0] $end
$var wire 6 R data_out_dest_0 [5:0] $end
$var wire 6 S data_out_1 [5:0] $end
$var wire 6 T data_out_0 [5:0] $end
$var wire 6 U data_out1 [5:0] $end
$var wire 6 V data_out0 [5:0] $end
$var wire 6 W data_out [5:0] $end
$var wire 6 X data_in_1 [5:0] $end
$var wire 6 Y data_in_0 [5:0] $end
$var wire 6 Z data_in [5:0] $end
$var wire 1 2 clk $end
$var wire 1 3 active_out $end
$var wire 5 [ Umbral_VC_bajo_interno [4:0] $end
$var wire 5 \ Umbral_VC_alto_interno [4:0] $end
$var wire 5 ] Umbral_MF_bajo_interno [4:0] $end
$var wire 5 ^ Umbral_MF_alto_interno [4:0] $end
$var wire 5 _ Umbral_D_bajo_interno [4:0] $end
$var wire 5 ` Umbral_D_alto_interno [4:0] $end
$var wire 1 4 MAIN_FIFO_pause $end
$var wire 5 a FIFO_errors [4:0] $end
$var wire 5 b FIFO_empties [4:0] $end
$scope module FIFOMAin $end
$var wire 5 c wr_ptr [4:0] $end
$var wire 1 ( reset_L $end
$var wire 5 d rd_ptr [4:0] $end
$var wire 1 e push $end
$var wire 1 f pop $end
$var wire 5 g full_threshold [4:0] $end
$var wire 1 ) fifo_wr $end
$var wire 1 I fifo_rd $end
$var wire 1 h fifo_full $end
$var wire 1 i fifo_empty $end
$var wire 6 j fifo_data_in [5:0] $end
$var wire 1 k error $end
$var wire 5 l empty_threshold [4:0] $end
$var wire 6 m data_out_MM [5:0] $end
$var wire 1 2 clk $end
$var wire 1 4 almost_full $end
$var wire 1 P almost_empty $end
$var reg 6 n data_in_MM [5:0] $end
$var reg 6 o fifo_data_out [5:0] $end
$scope module control_log $end
$var wire 1 ( reset_L $end
$var wire 5 p full_threshold [4:0] $end
$var wire 1 ) fifo_wr $end
$var wire 1 I fifo_rd $end
$var wire 5 q empty_threshold [4:0] $end
$var wire 1 2 clk $end
$var reg 1 P almost_empty $end
$var reg 1 4 almost_full $end
$var reg 5 r counter [4:0] $end
$var reg 1 k error $end
$var reg 1 i fifo_empty $end
$var reg 1 h fifo_full $end
$upscope $end
$scope module memoria $end
$var wire 6 s data_in_MM [5:0] $end
$var wire 5 t wr_ptr [4:0] $end
$var wire 1 ( reset_L $end
$var wire 5 u rd_ptr [4:0] $end
$var wire 1 e push $end
$var wire 1 f pop $end
$var wire 1 2 clk $end
$var reg 6 v data_out_MM [5:0] $end
$var integer 32 w i [31:0] $end
$upscope $end
$scope module read_log $end
$var wire 1 i fifo_empty $end
$var wire 1 ( reset_L $end
$var wire 1 I fifo_rd $end
$var wire 1 2 clk $end
$var reg 1 f pop $end
$var reg 5 x rd_ptr [4:0] $end
$upscope $end
$scope module write_log $end
$var wire 1 h fifo_full $end
$var wire 1 ( reset_L $end
$var wire 1 ) fifo_wr $end
$var wire 1 2 clk $end
$var reg 1 e push $end
$var reg 5 y wr_ptr [4:0] $end
$upscope $end
$upscope $end
$scope module FIFO_D0 $end
$var wire 5 z wr_ptr [4:0] $end
$var wire 1 ( reset_L $end
$var wire 5 { rd_ptr [4:0] $end
$var wire 1 | push $end
$var wire 1 } pop $end
$var wire 5 ~ full_threshold [4:0] $end
$var wire 1 E fifo_wr $end
$var wire 1 + fifo_rd $end
$var wire 1 !" fifo_full $end
$var wire 1 "" fifo_empty $end
$var wire 6 #" fifo_data_in [5:0] $end
$var wire 1 $" error $end
$var wire 5 %" empty_threshold [4:0] $end
$var wire 6 &" data_out_MM [5:0] $end
$var wire 1 2 clk $end
$var wire 1 M almost_full $end
$var wire 1 '" almost_empty $end
$var reg 6 (" data_in_MM [5:0] $end
$var reg 6 )" fifo_data_out [5:0] $end
$scope module control_log $end
$var wire 1 ( reset_L $end
$var wire 5 *" full_threshold [4:0] $end
$var wire 1 E fifo_wr $end
$var wire 1 + fifo_rd $end
$var wire 5 +" empty_threshold [4:0] $end
$var wire 1 2 clk $end
$var reg 1 '" almost_empty $end
$var reg 1 M almost_full $end
$var reg 5 ," counter [4:0] $end
$var reg 1 $" error $end
$var reg 1 "" fifo_empty $end
$var reg 1 !" fifo_full $end
$upscope $end
$scope module memoria $end
$var wire 6 -" data_in_MM [5:0] $end
$var wire 5 ." wr_ptr [4:0] $end
$var wire 1 ( reset_L $end
$var wire 5 /" rd_ptr [4:0] $end
$var wire 1 | push $end
$var wire 1 } pop $end
$var wire 1 2 clk $end
$var reg 6 0" data_out_MM [5:0] $end
$var integer 32 1" i [31:0] $end
$upscope $end
$scope module read_log $end
$var wire 1 "" fifo_empty $end
$var wire 1 ( reset_L $end
$var wire 1 + fifo_rd $end
$var wire 1 2 clk $end
$var reg 1 } pop $end
$var reg 5 2" rd_ptr [4:0] $end
$upscope $end
$scope module write_log $end
$var wire 1 !" fifo_full $end
$var wire 1 ( reset_L $end
$var wire 1 E fifo_wr $end
$var wire 1 2 clk $end
$var reg 1 | push $end
$var reg 5 3" wr_ptr [4:0] $end
$upscope $end
$upscope $end
$scope module FIFO_D1 $end
$var wire 5 4" wr_ptr [4:0] $end
$var wire 1 ( reset_L $end
$var wire 5 5" rd_ptr [4:0] $end
$var wire 1 6" push $end
$var wire 1 7" pop $end
$var wire 5 8" full_threshold [4:0] $end
$var wire 1 C fifo_wr $end
$var wire 1 * fifo_rd $end
$var wire 1 9" fifo_full $end
$var wire 1 :" fifo_empty $end
$var wire 6 ;" fifo_data_in [5:0] $end
$var wire 1 <" error $end
$var wire 5 =" empty_threshold [4:0] $end
$var wire 6 >" data_out_MM [5:0] $end
$var wire 1 2 clk $end
$var wire 1 L almost_full $end
$var wire 1 ?" almost_empty $end
$var reg 6 @" data_in_MM [5:0] $end
$var reg 6 A" fifo_data_out [5:0] $end
$scope module control_log $end
$var wire 1 ( reset_L $end
$var wire 5 B" full_threshold [4:0] $end
$var wire 1 C fifo_wr $end
$var wire 1 * fifo_rd $end
$var wire 5 C" empty_threshold [4:0] $end
$var wire 1 2 clk $end
$var reg 1 ?" almost_empty $end
$var reg 1 L almost_full $end
$var reg 5 D" counter [4:0] $end
$var reg 1 <" error $end
$var reg 1 :" fifo_empty $end
$var reg 1 9" fifo_full $end
$upscope $end
$scope module memoria $end
$var wire 6 E" data_in_MM [5:0] $end
$var wire 5 F" wr_ptr [4:0] $end
$var wire 1 ( reset_L $end
$var wire 5 G" rd_ptr [4:0] $end
$var wire 1 6" push $end
$var wire 1 7" pop $end
$var wire 1 2 clk $end
$var reg 6 H" data_out_MM [5:0] $end
$var integer 32 I" i [31:0] $end
$upscope $end
$scope module read_log $end
$var wire 1 :" fifo_empty $end
$var wire 1 ( reset_L $end
$var wire 1 * fifo_rd $end
$var wire 1 2 clk $end
$var reg 1 7" pop $end
$var reg 5 J" rd_ptr [4:0] $end
$upscope $end
$scope module write_log $end
$var wire 1 9" fifo_full $end
$var wire 1 ( reset_L $end
$var wire 1 C fifo_wr $end
$var wire 1 2 clk $end
$var reg 1 6" push $end
$var reg 5 K" wr_ptr [4:0] $end
$upscope $end
$upscope $end
$scope module FIFO_VC0 $end
$var wire 5 L" wr_ptr [4:0] $end
$var wire 1 ( reset_L $end
$var wire 5 M" rd_ptr [4:0] $end
$var wire 1 N" push $end
$var wire 1 O" pop $end
$var wire 5 P" full_threshold [4:0] $end
$var wire 1 F fifo_wr $end
$var wire 1 H fifo_rd $end
$var wire 1 Q" fifo_full $end
$var wire 1 R" fifo_empty $end
$var wire 6 S" fifo_data_in [5:0] $end
$var wire 1 T" error $end
$var wire 5 U" empty_threshold [4:0] $end
$var wire 6 V" data_out_MM [5:0] $end
$var wire 1 2 clk $end
$var wire 1 K almost_full $end
$var wire 1 9 almost_empty $end
$var reg 6 W" data_in_MM [5:0] $end
$var reg 6 X" fifo_data_out [5:0] $end
$scope module control_log $end
$var wire 1 ( reset_L $end
$var wire 5 Y" full_threshold [4:0] $end
$var wire 1 F fifo_wr $end
$var wire 1 H fifo_rd $end
$var wire 5 Z" empty_threshold [4:0] $end
$var wire 1 2 clk $end
$var reg 1 9 almost_empty $end
$var reg 1 K almost_full $end
$var reg 5 [" counter [4:0] $end
$var reg 1 T" error $end
$var reg 1 R" fifo_empty $end
$var reg 1 Q" fifo_full $end
$upscope $end
$scope module memoria $end
$var wire 6 \" data_in_MM [5:0] $end
$var wire 5 ]" wr_ptr [4:0] $end
$var wire 1 ( reset_L $end
$var wire 5 ^" rd_ptr [4:0] $end
$var wire 1 N" push $end
$var wire 1 O" pop $end
$var wire 1 2 clk $end
$var reg 6 _" data_out_MM [5:0] $end
$var integer 32 `" i [31:0] $end
$upscope $end
$scope module read_log $end
$var wire 1 R" fifo_empty $end
$var wire 1 ( reset_L $end
$var wire 1 H fifo_rd $end
$var wire 1 2 clk $end
$var reg 1 O" pop $end
$var reg 5 a" rd_ptr [4:0] $end
$upscope $end
$scope module write_log $end
$var wire 1 Q" fifo_full $end
$var wire 1 ( reset_L $end
$var wire 1 F fifo_wr $end
$var wire 1 2 clk $end
$var reg 1 N" push $end
$var reg 5 b" wr_ptr [4:0] $end
$upscope $end
$upscope $end
$scope module FIFO_VC1 $end
$var wire 5 c" wr_ptr [4:0] $end
$var wire 1 ( reset_L $end
$var wire 5 d" rd_ptr [4:0] $end
$var wire 1 e" push $end
$var wire 1 f" pop $end
$var wire 5 g" full_threshold [4:0] $end
$var wire 1 D fifo_wr $end
$var wire 1 G fifo_rd $end
$var wire 1 h" fifo_full $end
$var wire 1 i" fifo_empty $end
$var wire 6 j" fifo_data_in [5:0] $end
$var wire 1 k" error $end
$var wire 5 l" empty_threshold [4:0] $end
$var wire 6 m" data_out_MM [5:0] $end
$var wire 1 2 clk $end
$var wire 1 J almost_full $end
$var wire 1 8 almost_empty $end
$var reg 6 n" data_in_MM [5:0] $end
$var reg 6 o" fifo_data_out [5:0] $end
$scope module control_log $end
$var wire 1 ( reset_L $end
$var wire 5 p" full_threshold [4:0] $end
$var wire 1 D fifo_wr $end
$var wire 1 G fifo_rd $end
$var wire 5 q" empty_threshold [4:0] $end
$var wire 1 2 clk $end
$var reg 1 8 almost_empty $end
$var reg 1 J almost_full $end
$var reg 5 r" counter [4:0] $end
$var reg 1 k" error $end
$var reg 1 i" fifo_empty $end
$var reg 1 h" fifo_full $end
$upscope $end
$scope module memoria $end
$var wire 6 s" data_in_MM [5:0] $end
$var wire 5 t" wr_ptr [4:0] $end
$var wire 1 ( reset_L $end
$var wire 5 u" rd_ptr [4:0] $end
$var wire 1 e" push $end
$var wire 1 f" pop $end
$var wire 1 2 clk $end
$var reg 6 v" data_out_MM [5:0] $end
$var integer 32 w" i [31:0] $end
$upscope $end
$scope module read_log $end
$var wire 1 i" fifo_empty $end
$var wire 1 ( reset_L $end
$var wire 1 G fifo_rd $end
$var wire 1 2 clk $end
$var reg 1 f" pop $end
$var reg 5 x" rd_ptr [4:0] $end
$upscope $end
$scope module write_log $end
$var wire 1 h" fifo_full $end
$var wire 1 ( reset_L $end
$var wire 1 D fifo_wr $end
$var wire 1 2 clk $end
$var reg 1 e" push $end
$var reg 5 y" wr_ptr [4:0] $end
$upscope $end
$upscope $end
$scope module Logica_empty_pause $end
$var wire 1 M pause_d0 $end
$var wire 1 L pause_d1 $end
$var wire 1 9 vc0_empty $end
$var wire 1 8 vc1_empty $end
$var wire 1 ( reset_L $end
$var wire 1 2 clk $end
$var reg 1 H pop_vc0 $end
$var reg 1 G pop_vc1 $end
$var reg 1 ; valid_vc0 $end
$var reg 1 : valid_vc1 $end
$upscope $end
$scope module MAQ $end
$var wire 5 z" FIFO_empties [4:0] $end
$var wire 5 {" FIFO_errors [4:0] $end
$var wire 1 ( reset $end
$var wire 1 , init $end
$var wire 1 2 clk $end
$var wire 5 |" Umbral_VC_bajo [4:0] $end
$var wire 5 }" Umbral_VC_alto [4:0] $end
$var wire 5 ~" Umbral_MF_bajo [4:0] $end
$var wire 5 !# Umbral_MF_alto [4:0] $end
$var wire 5 "# Umbral_D_bajo [4:0] $end
$var wire 5 ## Umbral_D_alto [4:0] $end
$var reg 5 $# FIFO_errors_temp [4:0] $end
$var reg 5 %# Umbral_D_alto_interno [4:0] $end
$var reg 5 &# Umbral_D_alto_interno_temp [4:0] $end
$var reg 5 '# Umbral_D_bajo_interno [4:0] $end
$var reg 5 (# Umbral_D_bajo_interno_temp [4:0] $end
$var reg 5 )# Umbral_MF_alto_interno [4:0] $end
$var reg 5 *# Umbral_MF_alto_interno_temp [4:0] $end
$var reg 5 +# Umbral_MF_bajo_interno [4:0] $end
$var reg 5 ,# Umbral_MF_bajo_interno_temp [4:0] $end
$var reg 5 -# Umbral_VC_alto_interno [4:0] $end
$var reg 5 .# Umbral_VC_alto_interno_temp [4:0] $end
$var reg 5 /# Umbral_VC_bajo_interno [4:0] $end
$var reg 5 0# Umbral_VC_bajo_interno_temp [4:0] $end
$var reg 1 3 active_out $end
$var reg 1 1# active_out_temp $end
$var reg 1 . error_out $end
$var reg 1 2# error_out_temp $end
$var reg 5 3# errors_out [4:0] $end
$var reg 5 4# errors_out_temp [4:0] $end
$var reg 5 5# estado [4:0] $end
$var reg 5 6# estado_proximo [4:0] $end
$var reg 1 - idle_out $end
$var reg 1 7# idle_out_temp $end
$upscope $end
$scope module MUX $end
$var wire 6 8# data_in_0 [5:0] $end
$var wire 6 9# data_in_1 [5:0] $end
$var wire 1 ; valid_in0 $end
$var wire 1 : valid_in1 $end
$var reg 6 :# data_out [5:0] $end
$upscope $end
$scope module demux_DEST $end
$var wire 6 ;# data_in [5:0] $end
$var wire 1 6 selector $end
$var wire 1 7 valid_in $end
$var reg 6 <# data_out_0 [5:0] $end
$var reg 6 =# data_out_1 [5:0] $end
$var reg 1 E push_0 $end
$var reg 1 C push_1 $end
$upscope $end
$scope module demux_main_Vcs $end
$var wire 6 ># data_in [5:0] $end
$var wire 1 ?# selector $end
$var wire 1 < valid_in $end
$var reg 6 @# data_out_0 [5:0] $end
$var reg 6 A# data_out_1 [5:0] $end
$var reg 1 F push_0 $end
$var reg 1 D push_1 $end
$upscope $end
$scope module logica_main_Pop_Push $end
$var wire 1 P empy_main_FIFO $end
$var wire 1 K pause_vc0 $end
$var wire 1 J pause_vc1 $end
$var wire 1 ( reset_L $end
$var wire 1 2 clk $end
$var reg 1 I pop_Main $end
$var reg 1 < valid_pop_out $end
$upscope $end
$upscope $end
$scope module test $end
$var wire 1 4 MAIN_FIFO_pause $end
$var wire 1 3 active_out $end
$var wire 6 B# data_out0 [5:0] $end
$var wire 6 C# data_out1 [5:0] $end
$var wire 1 . error_out $end
$var wire 5 D# errors [4:0] $end
$var wire 1 - idle_out $end
$var reg 1 2 clk $end
$var reg 6 E# data_in [5:0] $end
$var reg 1 , init $end
$var reg 1 + pop_D0 $end
$var reg 1 * pop_D1 $end
$var reg 1 ) push_data_in $end
$var reg 1 ( reset $end
$var reg 5 F# umbral_D_empty [4:0] $end
$var reg 5 G# umbral_D_full [4:0] $end
$var reg 5 H# umbral_M_empty [4:0] $end
$var reg 5 I# umbral_M_full [4:0] $end
$var reg 5 J# umbral_V_empty [4:0] $end
$var reg 5 K# umbral_V_full [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 K#
b0 J#
b0 I#
b0 H#
b0 G#
b0 F#
b0 E#
bz D#
bx C#
bx B#
bx A#
bx @#
x?#
bx >#
b0 =#
b0 <#
bx ;#
bx :#
bx 9#
bx 8#
07#
b1 6#
bx 5#
b0 4#
bx 3#
02#
01#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
xk"
bx j"
xi"
xh"
bx g"
0f"
0e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
xT"
bx S"
xR"
xQ"
bx P"
0O"
0N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
b0 E"
bx D"
bx C"
bx B"
bx A"
b0 @"
0?"
bx >"
bx ="
x<"
b0 ;"
x:"
x9"
bx 8"
07"
06"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
b0 -"
bx ,"
bx +"
bx *"
bx )"
b0 ("
0'"
bx &"
bx %"
x$"
b0 #"
x""
x!"
bx ~
0}
0|
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
b0 s
bx r
bx q
bx p
bx o
b0 n
bx m
bx l
xk
b0 j
xi
xh
bx g
0f
0e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
b0 Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
b0 R
b0 Q
0P
bx O
bx N
0M
0L
0K
0J
1I
1H
1G
xF
0E
xD
0C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
x<
x;
x:
09
08
x7
z6
bz 5
04
x3
02
b0 1
bx 0
bx /
x.
x-
0,
0+
1*
0)
0(
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
bz !
$end
#10000000000
0?#
b0 n"
b0 s"
b0 W"
b0 \"
b0 N
b0 o
b0 >#
b0 Y
b0 X"
b0 8#
b0 X
b0 o"
b0 9#
b0 0
b0 V
b0 )"
b0 B#
b0 /
b0 U
b0 A"
b0 C#
0D
b0 S
b0 j"
b0 A#
0F
b0 T
b0 S"
b0 @#
b0 W
b0 :#
b0 ;#
07
b10 6#
b0 (#
b0 0#
b0 ,#
b0 &#
b0 .#
b0 *#
b0 $#
0-
03
b0 O
b0 3#
0.
b0 _
b0 %"
b0 +"
b0 ="
b0 C"
b0 '#
b0 [
b0 U"
b0 Z"
b0 l"
b0 q"
b0 /#
b0 ]
b0 l
b0 q
b0 +#
b0 `
b0 ~
b0 *"
b0 8"
b0 B"
b0 %#
b0 \
b0 P"
b0 Y"
b0 g"
b0 p"
b0 -#
b0 ^
b0 g
b0 p
b0 )#
b1 5#
b0 c
b0 t
b0 y
b0 d
b0 u
b0 x
0i
0h
0k
b0 r
b0 m
b0 v
0<
b0 L"
b0 ]"
b0 b"
b0 M"
b0 ^"
b0 a"
0R"
0Q"
0T"
b0 ["
b0 V"
b0 _"
b0 c"
b0 t"
b0 y"
b0 d"
b0 u"
b0 x"
0i"
0h"
0k"
b0 r"
b0 m"
b0 v"
0:
0;
b0 z
b0 ."
b0 3"
b0 {
b0 /"
b0 2"
0""
0!"
0$"
b0 ,"
b0 &"
b0 0"
b0 4"
b0 F"
b0 K"
b0 5"
b0 G"
b0 J"
b0 b
b0 z"
0:"
09"
b0 a
b0 {"
0<"
b0 D"
b0 >"
b0 H"
b100 w
b10000 `"
b10000 w"
b100 1"
b100 I"
12
#20000000000
02
#30000000000
b100 I"
b100 1"
b10000 w"
b10000 `"
b100 w
12
#40000000000
02
#50000000000
b100 w
b10000 `"
b10000 w"
b100 1"
b100 I"
12
#60000000000
02
#70000000000
b100 I"
b100 1"
b10000 w"
b10000 `"
b100 w
12
#80000000000
02
0*
1+
#90000000000
b100 w
b10000 `"
b10000 w"
b100 1"
b100 I"
12
#100000000000
02
#110000000000
b100 I"
b100 1"
b10000 w"
b10000 `"
b100 w
12
#120000000000
02
#130000000000
0G
0H
0I
1P
14
1'"
1M
1?"
1L
19
1K
18
1J
0f
1}
0O"
0f"
b10 6#
1(
b100 w
b10000 `"
b10000 w"
b100 1"
b100 I"
12
#140000000000
02
#150000000000
0'"
b100 6#
b1 (#
b1 0#
b1 ,#
b11 &#
b1111 .#
b11 *#
b1 '
b1 B
b1 "#
b1 F#
b11 &
b11 A
b11 ##
b11 G#
b1 #
b1 >
b1 |"
b1 J#
b1111 "
b1111 =
b1111 }"
b1111 K#
b1 %
b1 @
b1 ~"
b1 H#
b11 $
b11 ?
b11 !#
b11 I#
b11111 ,"
b1 {
b1 /"
b1 2"
b10 5#
12
#160000000000
17"
0}
02
1*
0+
#170000000000
0K
0J
04
0?"
b1000 6#
17#
b1 _
b1 %"
b1 +"
b1 ="
b1 C"
b1 '#
b1 [
b1 U"
b1 Z"
b1 l"
b1 q"
b1 /#
b1 ]
b1 l
b1 q
b1 +#
b11 `
b11 ~
b11 *"
b11 8"
b11 B"
b11 %#
b1111 \
b1111 P"
b1111 Y"
b1111 g"
b1111 p"
b1111 -#
b11 ^
b11 g
b11 p
b11 )#
b100 5#
b1 5"
b1 G"
b1 J"
b11111 D"
12
#180000000000
02
#190000000000
b1 n
b1 s
1e
11#
07#
1)
b1 1
b1 Z
b1 j
b1 E#
b11110 D"
b10 5"
b10 G"
b10 J"
b1000 5#
1-
12
#200000000000
02
#210000000000
b10 n
b10 s
0-
13
b1 c
b1 t
b1 y
b1 r
b11 5"
b11 G"
b11 J"
b11101 D"
b10 1
b10 Z
b10 j
b10 E#
12
#220000000000
02
#230000000000
1f
1I
b11 n
b11 s
0P
b11 1
b11 Z
b11 j
b11 E#
b11100 D"
b0 5"
b0 G"
b0 J"
b10 r
b10 c
b10 t
b10 y
12
#240000000000
07"
1}
02
0*
1+
#250000000000
b1 W"
b1 \"
b1 T
b1 S"
b1 @#
b1 N
b1 o
b1 >#
b100 n
b100 s
1N"
1F
b11 c
b11 t
b11 y
b1 d
b1 u
b1 x
b1 m
b1 v
1<
b10 {
b10 /"
b10 2"
b11110 ,"
b100 1
b100 Z
b100 j
b100 E#
12
#260000000000
02
#270000000000
b10 W"
b10 \"
1F
b10 T
b10 S"
b10 @#
b10 N
b10 o
b10 >#
b101 n
b101 s
b101 1
b101 Z
b101 j
b101 E#
b11101 ,"
b11 {
b11 /"
b11 2"
b1 ["
b1 L"
b1 ]"
b1 b"
b10 m
b10 v
b10 d
b10 u
b10 x
b0 c
b0 t
b0 y
12
#280000000000
02
#290000000000
b11 W"
b11 \"
1F
b11 T
b11 S"
b11 @#
09
b11 N
b11 o
b11 >#
b110 n
b110 s
b1 c
b1 t
b1 y
b11 d
b11 u
b11 x
b11 m
b11 v
b10 L"
b10 ]"
b10 b"
b10 ["
b0 {
b0 /"
b0 2"
b11100 ,"
b110 1
b110 Z
b110 j
b110 E#
12
#300000000000
02
#310000000000
b100 W"
b100 \"
1F
b100 T
b100 S"
b100 @#
b100 N
b100 o
b100 >#
b111 n
b111 s
b111 1
b111 Z
b111 j
b111 E#
b11011 ,"
b1 {
b1 /"
b1 2"
b11 ["
b11 L"
b11 ]"
b11 b"
b100 m
b100 v
b0 d
b0 u
b0 x
b10 c
b10 t
b10 y
12
#320000000000
17"
0}
02
1*
0+
#330000000000
b101 W"
b101 \"
1F
b101 T
b101 S"
b101 @#
b101 N
b101 o
b101 >#
b1000 n
b1000 s
b11 c
b11 t
b11 y
b1 d
b1 u
b1 x
b101 m
b101 v
b100 L"
b100 ]"
b100 b"
b100 ["
b1 5"
b1 G"
b1 J"
b11011 D"
b1000 1
b1000 Z
b1000 j
b1000 E#
12
#340000000000
02
#350000000000
b110 W"
b110 \"
1F
b110 T
b110 S"
b110 @#
b110 N
b110 o
b110 >#
b1001 n
b1001 s
b1001 1
b1001 Z
b1001 j
b1001 E#
b11010 D"
b10 5"
b10 G"
b10 J"
b101 ["
b101 L"
b101 ]"
b101 b"
b110 m
b110 v
b10 d
b10 u
b10 x
b0 c
b0 t
b0 y
12
#360000000000
02
#370000000000
b111 W"
b111 \"
1F
b111 T
b111 S"
b111 @#
b111 N
b111 o
b111 >#
b1010 n
b1010 s
b1 c
b1 t
b1 y
b11 d
b11 u
b11 x
b111 m
b111 v
b110 L"
b110 ]"
b110 b"
b110 ["
b11 5"
b11 G"
b11 J"
b11001 D"
b1010 1
b1010 Z
b1010 j
b1010 E#
12
#380000000000
02
#390000000000
b1000 W"
b1000 \"
1F
b1000 T
b1000 S"
b1000 @#
b1000 N
b1000 o
b1000 >#
b1011 n
b1011 s
b1011 1
b1011 Z
b1011 j
b1011 E#
b11000 D"
b0 5"
b0 G"
b0 J"
b111 ["
b111 L"
b111 ]"
b111 b"
b1000 m
b1000 v
b0 d
b0 u
b0 x
b10 c
b10 t
b10 y
12
#400000000000
07"
1}
02
0*
1+
#410000000000
b1001 W"
b1001 \"
1F
b1001 T
b1001 S"
b1001 @#
b1001 N
b1001 o
b1001 >#
b1100 n
b1100 s
b11 c
b11 t
b11 y
b1 d
b1 u
b1 x
b1001 m
b1001 v
b1000 L"
b1000 ]"
b1000 b"
b1000 ["
b10 {
b10 /"
b10 2"
b11010 ,"
b1100 1
b1100 Z
b1100 j
b1100 E#
12
#420000000000
02
#430000000000
b1010 W"
b1010 \"
1F
b1010 T
b1010 S"
b1010 @#
b1010 N
b1010 o
b1010 >#
b1101 n
b1101 s
b1101 1
b1101 Z
b1101 j
b1101 E#
b11001 ,"
b11 {
b11 /"
b11 2"
b1001 ["
b1001 L"
b1001 ]"
b1001 b"
b1010 m
b1010 v
b10 d
b10 u
b10 x
b0 c
b0 t
b0 y
12
#440000000000
02
#450000000000
b1011 W"
b1011 \"
1F
b1011 T
b1011 S"
b1011 @#
b1011 N
b1011 o
b1011 >#
b1110 n
b1110 s
b1 c
b1 t
b1 y
b11 d
b11 u
b11 x
b1011 m
b1011 v
b1010 L"
b1010 ]"
b1010 b"
b1010 ["
b0 {
b0 /"
b0 2"
b11000 ,"
b1110 1
b1110 Z
b1110 j
b1110 E#
12
#460000000000
02
#470000000000
b1100 W"
b1100 \"
1F
b1100 T
b1100 S"
b1100 @#
b1100 N
b1100 o
b1100 >#
b1111 n
b1111 s
b1111 1
b1111 Z
b1111 j
b1111 E#
b10111 ,"
b1 {
b1 /"
b1 2"
b1011 ["
b1011 L"
b1011 ]"
b1011 b"
b1100 m
b1100 v
b0 d
b0 u
b0 x
b10 c
b10 t
b10 y
12
#480000000000
17"
0}
02
1*
0+
#490000000000
b1101 W"
b1101 \"
1F
b1101 T
b1101 S"
b1101 @#
b1101 N
b1101 o
b1101 >#
b10000 n
b10000 s
b11 c
b11 t
b11 y
b1 d
b1 u
b1 x
b1101 m
b1101 v
b1100 L"
b1100 ]"
b1100 b"
b1100 ["
b1 5"
b1 G"
b1 J"
b10111 D"
b10000 1
b10000 Z
b10000 j
b10000 E#
12
#500000000000
02
#510000000000
b1110 W"
b1110 \"
1F
b1110 T
b1110 S"
b1110 @#
b1110 N
b1110 o
b1110 >#
b10001 n
b10001 s
b10001 1
b10001 Z
b10001 j
b10001 E#
b10110 D"
b10 5"
b10 G"
b10 J"
b1101 ["
b1101 L"
b1101 ]"
b1101 b"
b1110 m
b1110 v
b10 d
b10 u
b10 x
b0 c
b0 t
b0 y
12
#520000000000
02
#530000000000
b1111 W"
b1111 \"
1F
b1111 T
b1111 S"
b1111 @#
b1111 N
b1111 o
b1111 >#
b10010 n
b10010 s
b1 c
b1 t
b1 y
b11 d
b11 u
b11 x
b1111 m
b1111 v
b1110 L"
b1110 ]"
b1110 b"
b1110 ["
b11 5"
b11 G"
b11 J"
b10101 D"
b10010 1
b10010 Z
b10010 j
b10010 E#
12
#540000000000
02
#550000000000
b10000 W"
b10000 \"
0f
0I
1F
b10000 T
b10000 S"
b10000 @#
1K
b10000 N
b10000 o
b10000 >#
b10011 n
b10011 s
b10011 1
b10011 Z
b10011 j
b10011 E#
b10100 D"
b0 5"
b0 G"
b0 J"
b1111 ["
b1111 L"
b1111 ]"
b1111 b"
b10000 m
b10000 v
b0 d
b0 u
b0 x
b10 c
b10 t
b10 y
12
#560000000000
07"
1}
02
0*
1+
#570000000000
b0 W"
b0 \"
14
b0 N
b0 o
b0 >#
b10100 n
b10100 s
0F
b0 T
b0 S"
b0 @#
0N"
b11 c
b11 t
b11 y
b11 r
b0 m
b0 v
0<
b0 L"
b0 ]"
b0 b"
1Q"
b10000 ["
b10 {
b10 /"
b10 2"
b10110 ,"
b10100 1
b10100 Z
b10100 j
b10100 E#
12
#580000000000
02
#590000000000
b10101 n
b10101 s
0e
0)
b10101 1
b10101 Z
b10101 j
b10101 E#
b10101 ,"
b11 {
b11 /"
b11 2"
1h
b100 r
b0 c
b0 t
b0 y
12
#600000000000
02
#610000000000
b10110 n
b10110 s
b0 {
b0 /"
b0 2"
b10100 ,"
b10110 1
b10110 Z
b10110 j
b10110 E#
12
#620000000000
02
#630000000000
b10111 n
b10111 s
b10111 1
b10111 Z
b10111 j
b10111 E#
b10011 ,"
b1 {
b1 /"
b1 2"
12
#640000000000
17"
0}
02
1*
0+
#650000000000
b11000 n
b11000 s
b1 5"
b1 G"
b1 J"
b10011 D"
b11000 1
b11000 Z
b11000 j
b11000 E#
12
#660000000000
02
#670000000000
b11001 n
b11001 s
b11001 1
b11001 Z
b11001 j
b11001 E#
b10010 D"
b10 5"
b10 G"
b10 J"
12
#680000000000
02
#690000000000
b11010 n
b11010 s
b11 5"
b11 G"
b11 J"
b10001 D"
b11010 1
b11010 Z
b11010 j
b11010 E#
12
#700000000000
02
#710000000000
b11011 n
b11011 s
b11011 1
b11011 Z
b11011 j
b11011 E#
b10000 D"
b0 5"
b0 G"
b0 J"
12
#720000000000
07"
1}
02
0*
1+
#730000000000
b11100 n
b11100 s
b10 {
b10 /"
b10 2"
b10010 ,"
b11100 1
b11100 Z
b11100 j
b11100 E#
12
#740000000000
02
#750000000000
b11101 n
b11101 s
b11101 1
b11101 Z
b11101 j
b11101 E#
b10001 ,"
b11 {
b11 /"
b11 2"
12
#760000000000
02
#770000000000
b11110 n
b11110 s
b0 {
b0 /"
b0 2"
b10000 ,"
b11110 1
b11110 Z
b11110 j
b11110 E#
12
#780000000000
02
#790000000000
b11111 n
b11111 s
b11111 1
b11111 Z
b11111 j
b11111 E#
b1111 ,"
b1 {
b1 /"
b1 2"
12
#800000000000
17"
0}
02
1*
0+
#810000000000
b100000 n
b100000 s
b1 5"
b1 G"
b1 J"
b1111 D"
b100000 1
b100000 Z
b100000 j
b100000 E#
12
#820000000000
02
#830000000000
b100001 n
b100001 s
b100001 1
b100001 Z
b100001 j
b100001 E#
b1110 D"
b10 5"
b10 G"
b10 J"
12
#840000000000
02
#850000000000
b100010 n
b100010 s
b11 5"
b11 G"
b11 J"
b1101 D"
b100010 1
b100010 Z
b100010 j
b100010 E#
12
#860000000000
02
#870000000000
b100011 n
b100011 s
b100011 1
b100011 Z
b100011 j
b100011 E#
b1100 D"
b0 5"
b0 G"
b0 J"
12
#880000000000
07"
1}
02
0*
1+
#890000000000
b100100 n
b100100 s
b10 {
b10 /"
b10 2"
b1110 ,"
b100100 1
b100100 Z
b100100 j
b100100 E#
12
#900000000000
02
#910000000000
b100101 n
b100101 s
b100101 1
b100101 Z
b100101 j
b100101 E#
b1101 ,"
b11 {
b11 /"
b11 2"
12
#920000000000
02
#930000000000
b100110 n
b100110 s
b0 {
b0 /"
b0 2"
b1100 ,"
b100110 1
b100110 Z
b100110 j
b100110 E#
12
#940000000000
02
#950000000000
b100111 n
b100111 s
b100111 1
b100111 Z
b100111 j
b100111 E#
b1011 ,"
b1 {
b1 /"
b1 2"
12
#960000000000
17"
0}
02
1*
0+
#970000000000
b101000 n
b101000 s
b1 5"
b1 G"
b1 J"
b1011 D"
b101000 1
b101000 Z
b101000 j
b101000 E#
12
#980000000000
02
#990000000000
b1010 D"
b10 5"
b10 G"
b10 J"
12
#1000000000000
02
#1010000000000
b11 5"
b11 G"
b11 J"
b1001 D"
12
#1020000000000
02
#1030000000000
b1000 D"
b0 5"
b0 G"
b0 J"
12
#1040000000000
07"
1}
02
0*
1+
#1050000000000
b10 {
b10 /"
b10 2"
b1010 ,"
12
#1060000000000
02
#1070000000000
b1001 ,"
b11 {
b11 /"
b11 2"
12
#1080000000000
02
#1090000000000
b0 {
b0 /"
b0 2"
b1000 ,"
12
#1100000000000
02
#1110000000000
b111 ,"
b1 {
b1 /"
b1 2"
12
#1120000000000
17"
0}
02
1*
0+
#1130000000000
b1 5"
b1 G"
b1 J"
b111 D"
12
#1140000000000
02
#1150000000000
b110 D"
b10 5"
b10 G"
b10 J"
12
#1160000000000
02
#1170000000000
b11 5"
b11 G"
b11 J"
b101 D"
12
#1180000000000
02
#1190000000000
b100 D"
b0 5"
b0 G"
b0 J"
12
#1200000000000
07"
1}
02
0*
1+
#1210000000000
b10 {
b10 /"
b10 2"
b110 ,"
12
#1220000000000
02
#1230000000000
b101 ,"
b11 {
b11 /"
b11 2"
12
#1240000000000
02
#1250000000000
b0 {
b0 /"
b0 2"
b100 ,"
12
#1260000000000
02
#1270000000000
b11 ,"
b1 {
b1 /"
b1 2"
12
#1280000000000
17"
0}
02
1*
0+
#1290000000000
b1 5"
b1 G"
b1 J"
b11 D"
12
#1300000000000
02
#1310000000000
0L
b10 D"
b10 5"
b10 G"
b10 J"
12
#1320000000000
02
#1330000000000
1?"
b11 5"
b11 G"
b11 J"
b1 D"
12
#1340000000000
02
#1350000000000
07"
11#
b1 b
b1 z"
1:"
b0 D"
b0 5"
b0 G"
b0 J"
12
#1360000000000
1}
02
0*
1+
#1370000000000
1O"
1H
0M
b10 {
b10 /"
b10 2"
b10 ,"
12
#1380000000000
02
#1390000000000
b1 @"
b1 E"
b1 Q
b1 ;"
b1 =#
b1 W
b1 :#
b1 ;#
1'"
b1 Y
b1 X"
b1 8#
16"
1C
17
b1 ,"
b11 {
b11 /"
b11 2"
1;
b1 V"
b1 _"
0Q"
b1111 ["
b1 M"
b1 ^"
b1 a"
12
