/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [5:0] _02_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [26:0] celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  reg [44:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(_00_ & celloutsig_0_0z);
  assign celloutsig_0_8z = ~(in_data[87] & celloutsig_0_2z);
  assign celloutsig_0_14z = ~(celloutsig_0_5z & celloutsig_0_5z);
  assign celloutsig_0_6z = !(in_data[82] ? celloutsig_0_1z[3] : celloutsig_0_2z);
  assign celloutsig_0_12z = ~((celloutsig_0_7z[6] | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_10z[0]));
  assign celloutsig_0_16z = ~((in_data[3] | celloutsig_0_4z) & (in_data[29] | celloutsig_0_14z));
  assign celloutsig_1_2z = in_data[184] | celloutsig_1_1z;
  assign celloutsig_0_11z = ~(celloutsig_0_6z ^ celloutsig_0_9z[0]);
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_1_4z[10:9], celloutsig_1_0z, celloutsig_1_8z };
  reg [6:0] _12_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _12_ <= 7'h00;
    else _12_ <= { celloutsig_0_1z[3:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _01_[6:1], _00_ } = _12_;
  reg [18:0] _13_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _13_ <= 19'h00000;
    else _13_ <= { celloutsig_0_23z[32:16], celloutsig_0_20z, celloutsig_0_2z };
  assign out_data[18:0] = _13_;
  assign celloutsig_0_10z = { celloutsig_0_1z[4:1], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z } & { celloutsig_0_2z, _01_[6:1], _00_, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_18z = { in_data[70:55], celloutsig_0_10z, celloutsig_0_13z } / { 1'h1, celloutsig_0_10z[8:0], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_3z = in_data[100:96] == { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_15z = celloutsig_0_7z[3:0] === { celloutsig_0_7z[6:4], celloutsig_0_13z };
  assign celloutsig_1_6z = celloutsig_1_4z[15] & ~(celloutsig_1_0z);
  assign celloutsig_0_5z = _00_ & ~(celloutsig_0_0z);
  assign celloutsig_0_2z = celloutsig_0_1z[1] & ~(celloutsig_0_0z);
  assign celloutsig_1_7z = celloutsig_1_4z[10:4] * in_data[148:142];
  assign celloutsig_1_8z = { celloutsig_1_7z[0], celloutsig_1_0z, celloutsig_1_1z } * celloutsig_1_5z[4:2];
  assign celloutsig_0_9z = - { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_0z & celloutsig_0_4z;
  assign celloutsig_1_0z = | in_data[186:171];
  assign celloutsig_0_0z = ~^ in_data[19:14];
  assign celloutsig_1_1z = ~^ { in_data[132:126], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_16z = ^ { _02_[1:0], celloutsig_1_0z };
  assign celloutsig_1_18z = ^ { celloutsig_1_4z[14:10], celloutsig_1_16z, celloutsig_1_11z };
  assign celloutsig_1_19z = ^ { celloutsig_1_16z, celloutsig_1_11z, _02_, celloutsig_1_6z, celloutsig_1_18z, celloutsig_1_3z };
  assign celloutsig_0_13z = ^ { in_data[8:7], celloutsig_0_8z };
  assign celloutsig_0_20z = ^ { in_data[30:28], celloutsig_0_17z };
  assign celloutsig_0_30z = ^ celloutsig_0_24z[5:1];
  assign celloutsig_1_9z = { in_data[188:183], celloutsig_1_1z } >> { in_data[110:105], celloutsig_1_2z };
  assign celloutsig_0_7z = { in_data[87:82], celloutsig_0_4z } >> { _01_[5:1], _00_, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[7:4], celloutsig_0_0z } >> { in_data[37:34], celloutsig_0_0z };
  assign celloutsig_0_24z = celloutsig_0_23z[23:15] >> { celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_13z } >>> { celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_1_4z = in_data[172:154] - { in_data[168:157], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_5z = celloutsig_1_4z[6:0] - { in_data[142:137], celloutsig_1_2z };
  assign celloutsig_0_22z = celloutsig_0_19z[8:0] - { _01_[3], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_19z = { in_data[68:59], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_12z } ^ { celloutsig_0_18z[10], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_7z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_23z = 45'h000000000000;
    else if (!clkin_data[96]) celloutsig_0_23z = { celloutsig_0_18z[14:12], celloutsig_0_1z, celloutsig_0_22z, _01_[6:1], _00_, _01_[6:1], _00_, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_17z, _01_[6:1], _00_ };
  assign celloutsig_1_11z = ~((in_data[170] & celloutsig_1_9z[6]) | (celloutsig_1_1z & celloutsig_1_6z));
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z };
endmodule
