

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5'
================================================================
* Date:           Sun Sep  3 07:05:29 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9255|     9255|  92.550 us|  92.550 us|  9255|  9255|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_outp_to_float_bias_i5_l_j5  |     9253|     9253|        39|          1|          1|  9216|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    110|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     205|    390|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     687|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     892|    700|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U40  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |sitofp_32ns_32_6_no_dsp_1_U44       |sitofp_32ns_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   2|  205|  390|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln123_1_fu_183_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln123_fu_195_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln124_fu_223_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln134_fu_271_p2       |         +|   0|  0|  14|          14|          14|
    |sub_ln134_fu_262_p2       |         -|   0|  0|  14|          14|          14|
    |icmp_ln123_fu_177_p2      |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln124_fu_201_p2      |      icmp|   0|  0|  11|          10|          10|
    |select_ln123_2_fu_215_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln123_fu_207_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 110|          83|          62|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i5_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten38_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j5_load                |   9|          2|   10|         20|
    |i5_fu_66                                |   9|          2|    4|          8|
    |indvar_flatten38_fu_70                  |   9|          2|   14|         28|
    |j5_fu_62                                |   9|          2|   10|         20|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   58|        116|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i5_fu_66                           |   4|   0|    4|          0|
    |indvar_flatten38_fu_70             |  14|   0|   14|          0|
    |j5_cast_reg_362                    |  10|   0|   64|         54|
    |j5_fu_62                           |  10|   0|   10|          0|
    |max_inp_load_reg_352               |  32|   0|   32|          0|
    |select_ln123_2_reg_325             |   4|   0|    4|          0|
    |select_ln123_reg_319               |  10|   0|   10|          0|
    |v554_load_reg_397                  |  32|   0|   32|          0|
    |v68_reg_342                        |  32|   0|   32|          0|
    |v70_reg_357                        |  32|   0|   32|          0|
    |v71_reg_372                        |  32|   0|   32|          0|
    |v72_reg_377                        |  32|   0|   32|          0|
    |v73_reg_382                        |  32|   0|   32|          0|
    |v74_reg_392                        |  32|   0|   32|          0|
    |v76_reg_407                        |  32|   0|   32|          0|
    |zext_ln134_2_reg_332               |  14|   0|   64|         50|
    |j5_cast_reg_362                    |  64|  32|   64|         54|
    |select_ln123_2_reg_325             |  64|  32|    4|          0|
    |select_ln123_reg_319               |  64|  32|   10|          0|
    |zext_ln134_2_reg_332               |  64|  32|   64|         50|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 687| 128|  677|        208|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_638_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_638_p_din1   |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_638_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_638_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_634_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_634_p_din1   |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_634_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_634_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_642_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_642_p_din1   |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_642_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_642_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|max_inp_address0    |  out|    4|   ap_memory|                                                 max_inp|         array|
|max_inp_ce0         |  out|    1|   ap_memory|                                                 max_inp|         array|
|max_inp_q0          |   in|   32|   ap_memory|                                                 max_inp|         array|
|v3_address0         |  out|   14|   ap_memory|                                                      v3|         array|
|v3_ce0              |  out|    1|   ap_memory|                                                      v3|         array|
|v3_we0              |  out|    1|   ap_memory|                                                      v3|         array|
|v3_d0               |  out|   32|   ap_memory|                                                      v3|         array|
|q_outp_address0     |  out|   14|   ap_memory|                                                  q_outp|         array|
|q_outp_ce0          |  out|    1|   ap_memory|                                                  q_outp|         array|
|q_outp_q0           |   in|   32|   ap_memory|                                                  q_outp|         array|
|max_W_address0      |  out|   10|   ap_memory|                                                   max_W|         array|
|max_W_ce0           |  out|    1|   ap_memory|                                                   max_W|         array|
|max_W_q0            |   in|   32|   ap_memory|                                                   max_W|         array|
|v554_address0       |  out|   10|   ap_memory|                                                    v554|         array|
|v554_ce0            |  out|    1|   ap_memory|                                                    v554|         array|
|v554_q0             |   in|   32|   ap_memory|                                                    v554|         array|
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 1, D = 39, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%j5 = alloca i32 1"   --->   Operation 42 'alloca' 'j5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i5 = alloca i32 1"   --->   Operation 43 'alloca' 'i5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten38 = alloca i32 1"   --->   Operation 44 'alloca' 'indvar_flatten38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v554, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten38"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i5"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j5"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc283"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten38_load = load i14 %indvar_flatten38" [kernel.cpp:123]   --->   Operation 50 'load' 'indvar_flatten38_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.20ns)   --->   "%icmp_ln123 = icmp_eq  i14 %indvar_flatten38_load, i14 9216" [kernel.cpp:123]   --->   Operation 52 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.81ns)   --->   "%add_ln123_1 = add i14 %indvar_flatten38_load, i14 1" [kernel.cpp:123]   --->   Operation 53 'add' 'add_ln123_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %for.inc286, void %for.end288.exitStub" [kernel.cpp:123]   --->   Operation 54 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%j5_load = load i10 %j5" [kernel.cpp:124]   --->   Operation 55 'load' 'j5_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%i5_load = load i4 %i5" [kernel.cpp:123]   --->   Operation 56 'load' 'i5_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.73ns)   --->   "%add_ln123 = add i4 %i5_load, i4 1" [kernel.cpp:123]   --->   Operation 57 'add' 'add_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.77ns)   --->   "%icmp_ln124 = icmp_eq  i10 %j5_load, i10 768" [kernel.cpp:124]   --->   Operation 58 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln123)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.68ns)   --->   "%select_ln123 = select i1 %icmp_ln124, i10 0, i10 %j5_load" [kernel.cpp:123]   --->   Operation 59 'select' 'select_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.02ns)   --->   "%select_ln123_2 = select i1 %icmp_ln124, i4 %add_ln123, i4 %i5_load" [kernel.cpp:123]   --->   Operation 60 'select' 'select_ln123_2' <Predicate = (!icmp_ln123)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln124 = add i10 %select_ln123, i10 1" [kernel.cpp:124]   --->   Operation 61 'add' 'add_ln124' <Predicate = (!icmp_ln123)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln124 = store i14 %add_ln123_1, i14 %indvar_flatten38" [kernel.cpp:124]   --->   Operation 62 'store' 'store_ln124' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln124 = store i4 %select_ln123_2, i4 %i5" [kernel.cpp:124]   --->   Operation 63 'store' 'store_ln124' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln124 = store i10 %add_ln124, i10 %j5" [kernel.cpp:124]   --->   Operation 64 'store' 'store_ln124' <Predicate = (!icmp_ln123)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln123_2, i10 0" [kernel.cpp:134]   --->   Operation 65 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln123_2, i8 0" [kernel.cpp:134]   --->   Operation 66 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i12 %tmp" [kernel.cpp:134]   --->   Operation 67 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln134 = sub i14 %p_shl1, i14 %zext_ln134" [kernel.cpp:134]   --->   Operation 68 'sub' 'sub_ln134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i10 %select_ln123" [kernel.cpp:134]   --->   Operation 69 'zext' 'zext_ln134_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln134 = add i14 %sub_ln134, i14 %zext_ln134_1" [kernel.cpp:134]   --->   Operation 70 'add' 'add_ln134' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i14 %add_ln134" [kernel.cpp:134]   --->   Operation 71 'zext' 'zext_ln134_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%q_outp_addr = getelementptr i32 %q_outp, i64 0, i64 %zext_ln134_2" [kernel.cpp:125]   --->   Operation 72 'getelementptr' 'q_outp_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%v68 = load i14 %q_outp_addr" [kernel.cpp:125]   --->   Operation 73 'load' 'v68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 74 [1/2] (3.25ns)   --->   "%v68 = load i14 %q_outp_addr" [kernel.cpp:125]   --->   Operation 74 'load' 'v68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 75 [6/6] (6.41ns)   --->   "%v70 = sitofp i32 %v68" [kernel.cpp:127]   --->   Operation 75 'sitofp' 'v70' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 76 [5/6] (6.41ns)   --->   "%v70 = sitofp i32 %v68" [kernel.cpp:127]   --->   Operation 76 'sitofp' 'v70' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 77 [4/6] (6.41ns)   --->   "%v70 = sitofp i32 %v68" [kernel.cpp:127]   --->   Operation 77 'sitofp' 'v70' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 78 [3/6] (6.41ns)   --->   "%v70 = sitofp i32 %v68" [kernel.cpp:127]   --->   Operation 78 'sitofp' 'v70' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i4 %select_ln123_2" [kernel.cpp:123]   --->   Operation 79 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%max_inp_addr = getelementptr i32 %max_inp, i64 0, i64 %zext_ln123" [kernel.cpp:123]   --->   Operation 80 'getelementptr' 'max_inp_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [2/2] (2.32ns)   --->   "%max_inp_load = load i4 %max_inp_addr" [kernel.cpp:123]   --->   Operation 81 'load' 'max_inp_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 82 [2/6] (6.41ns)   --->   "%v70 = sitofp i32 %v68" [kernel.cpp:127]   --->   Operation 82 'sitofp' 'v70' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 83 [1/2] (2.32ns)   --->   "%max_inp_load = load i4 %max_inp_addr" [kernel.cpp:123]   --->   Operation 83 'load' 'max_inp_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 84 [1/6] (6.41ns)   --->   "%v70 = sitofp i32 %v68" [kernel.cpp:127]   --->   Operation 84 'sitofp' 'v70' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 85 [4/4] (5.70ns)   --->   "%v71 = fmul i32 %v70, i32 %max_inp_load" [kernel.cpp:128]   --->   Operation 85 'fmul' 'v71' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 86 [3/4] (5.70ns)   --->   "%v71 = fmul i32 %v70, i32 %max_inp_load" [kernel.cpp:128]   --->   Operation 86 'fmul' 'v71' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%j5_cast = zext i10 %select_ln123" [kernel.cpp:123]   --->   Operation 87 'zext' 'j5_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [2/4] (5.70ns)   --->   "%v71 = fmul i32 %v70, i32 %max_inp_load" [kernel.cpp:128]   --->   Operation 88 'fmul' 'v71' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%max_W_addr = getelementptr i32 %max_W, i64 0, i64 %j5_cast" [kernel.cpp:129]   --->   Operation 89 'getelementptr' 'max_W_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [2/2] (3.25ns)   --->   "%v72 = load i10 %max_W_addr" [kernel.cpp:129]   --->   Operation 90 'load' 'v72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 91 [1/4] (5.70ns)   --->   "%v71 = fmul i32 %v70, i32 %max_inp_load" [kernel.cpp:128]   --->   Operation 91 'fmul' 'v71' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/2] (3.25ns)   --->   "%v72 = load i10 %max_W_addr" [kernel.cpp:129]   --->   Operation 92 'load' 'v72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 14 <SV = 13> <Delay = 5.70>
ST_14 : Operation 93 [4/4] (5.70ns)   --->   "%v73 = fmul i32 %v71, i32 %v72" [kernel.cpp:131]   --->   Operation 93 'fmul' 'v73' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.70>
ST_15 : Operation 94 [3/4] (5.70ns)   --->   "%v73 = fmul i32 %v71, i32 %v72" [kernel.cpp:131]   --->   Operation 94 'fmul' 'v73' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 95 [2/4] (5.70ns)   --->   "%v73 = fmul i32 %v71, i32 %v72" [kernel.cpp:131]   --->   Operation 95 'fmul' 'v73' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 96 [1/4] (5.70ns)   --->   "%v73 = fmul i32 %v71, i32 %v72" [kernel.cpp:131]   --->   Operation 96 'fmul' 'v73' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 97 [16/16] (6.07ns)   --->   "%v74 = fdiv i32 %v73, i32 4.19021e+06" [kernel.cpp:131]   --->   Operation 97 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 98 [15/16] (6.07ns)   --->   "%v74 = fdiv i32 %v73, i32 4.19021e+06" [kernel.cpp:131]   --->   Operation 98 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 99 [14/16] (6.07ns)   --->   "%v74 = fdiv i32 %v73, i32 4.19021e+06" [kernel.cpp:131]   --->   Operation 99 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 100 [13/16] (6.07ns)   --->   "%v74 = fdiv i32 %v73, i32 4.19021e+06" [kernel.cpp:131]   --->   Operation 100 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 101 [12/16] (6.07ns)   --->   "%v74 = fdiv i32 %v73, i32 4.19021e+06" [kernel.cpp:131]   --->   Operation 101 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 102 [11/16] (6.07ns)   --->   "%v74 = fdiv i32 %v73, i32 4.19021e+06" [kernel.cpp:131]   --->   Operation 102 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 103 [10/16] (6.07ns)   --->   "%v74 = fdiv i32 %v73, i32 4.19021e+06" [kernel.cpp:131]   --->   Operation 103 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 104 [9/16] (6.07ns)   --->   "%v74 = fdiv i32 %v73, i32 4.19021e+06" [kernel.cpp:131]   --->   Operation 104 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 105 [8/16] (6.07ns)   --->   "%v74 = fdiv i32 %v73, i32 4.19021e+06" [kernel.cpp:131]   --->   Operation 105 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 106 [7/16] (6.07ns)   --->   "%v74 = fdiv i32 %v73, i32 4.19021e+06" [kernel.cpp:131]   --->   Operation 106 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 107 [6/16] (6.07ns)   --->   "%v74 = fdiv i32 %v73, i32 4.19021e+06" [kernel.cpp:131]   --->   Operation 107 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 108 [5/16] (6.07ns)   --->   "%v74 = fdiv i32 %v73, i32 4.19021e+06" [kernel.cpp:131]   --->   Operation 108 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.07>
ST_30 : Operation 109 [4/16] (6.07ns)   --->   "%v74 = fdiv i32 %v73, i32 4.19021e+06" [kernel.cpp:131]   --->   Operation 109 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.07>
ST_31 : Operation 110 [3/16] (6.07ns)   --->   "%v74 = fdiv i32 %v73, i32 4.19021e+06" [kernel.cpp:131]   --->   Operation 110 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.07>
ST_32 : Operation 111 [2/16] (6.07ns)   --->   "%v74 = fdiv i32 %v73, i32 4.19021e+06" [kernel.cpp:131]   --->   Operation 111 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 112 [1/1] (0.00ns)   --->   "%v554_addr = getelementptr i32 %v554, i64 0, i64 %j5_cast" [kernel.cpp:132]   --->   Operation 112 'getelementptr' 'v554_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 113 [2/2] (3.25ns)   --->   "%v554_load = load i10 %v554_addr" [kernel.cpp:132]   --->   Operation 113 'load' 'v554_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 33 <SV = 32> <Delay = 6.07>
ST_33 : Operation 114 [1/16] (6.07ns)   --->   "%v74 = fdiv i32 %v73, i32 4.19021e+06" [kernel.cpp:131]   --->   Operation 114 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 115 [1/2] (3.25ns)   --->   "%v554_load = load i10 %v554_addr" [kernel.cpp:132]   --->   Operation 115 'load' 'v554_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 116 [1/1] (0.00ns)   --->   "%v75 = bitcast i32 %v554_load" [kernel.cpp:132]   --->   Operation 116 'bitcast' 'v75' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 117 [5/5] (7.25ns)   --->   "%v76 = fadd i32 %v74, i32 %v75" [kernel.cpp:133]   --->   Operation 117 'fadd' 'v76' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 118 [4/5] (7.25ns)   --->   "%v76 = fadd i32 %v74, i32 %v75" [kernel.cpp:133]   --->   Operation 118 'fadd' 'v76' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 119 [3/5] (7.25ns)   --->   "%v76 = fadd i32 %v74, i32 %v75" [kernel.cpp:133]   --->   Operation 119 'fadd' 'v76' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 120 [2/5] (7.25ns)   --->   "%v76 = fadd i32 %v74, i32 %v75" [kernel.cpp:133]   --->   Operation 120 'fadd' 'v76' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 121 [1/5] (7.25ns)   --->   "%v76 = fadd i32 %v74, i32 %v75" [kernel.cpp:133]   --->   Operation 121 'fadd' 'v76' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_outp_to_float_bias_i5_l_j5_str"   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 123 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 123 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 124 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 125 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr i32 %v3, i64 0, i64 %zext_ln134_2" [kernel.cpp:134]   --->   Operation 125 'getelementptr' 'v3_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [kernel.cpp:124]   --->   Operation 126 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln134 = store i32 %v76, i14 %v3_addr" [kernel.cpp:134]   --->   Operation 127 'store' 'store_ln134' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_39 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln124 = br void %for.inc283" [kernel.cpp:124]   --->   Operation 128 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_inp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ q_outp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v554]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j5                    (alloca           ) [ 0100000000000000000000000000000000000000]
i5                    (alloca           ) [ 0100000000000000000000000000000000000000]
indvar_flatten38      (alloca           ) [ 0100000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000000000000000000]
indvar_flatten38_load (load             ) [ 0000000000000000000000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000000000000000000000000000000]
icmp_ln123            (icmp             ) [ 0111111111111111111111111111111111111110]
add_ln123_1           (add              ) [ 0000000000000000000000000000000000000000]
br_ln123              (br               ) [ 0000000000000000000000000000000000000000]
j5_load               (load             ) [ 0000000000000000000000000000000000000000]
i5_load               (load             ) [ 0000000000000000000000000000000000000000]
add_ln123             (add              ) [ 0000000000000000000000000000000000000000]
icmp_ln124            (icmp             ) [ 0000000000000000000000000000000000000000]
select_ln123          (select           ) [ 0111111111111000000000000000000000000000]
select_ln123_2        (select           ) [ 0111111110000000000000000000000000000000]
add_ln124             (add              ) [ 0000000000000000000000000000000000000000]
store_ln124           (store            ) [ 0000000000000000000000000000000000000000]
store_ln124           (store            ) [ 0000000000000000000000000000000000000000]
store_ln124           (store            ) [ 0000000000000000000000000000000000000000]
p_shl1                (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp                   (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln134            (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln134             (sub              ) [ 0000000000000000000000000000000000000000]
zext_ln134_1          (zext             ) [ 0000000000000000000000000000000000000000]
add_ln134             (add              ) [ 0000000000000000000000000000000000000000]
zext_ln134_2          (zext             ) [ 0101111111111111111111111111111111111111]
q_outp_addr           (getelementptr    ) [ 0101000000000000000000000000000000000000]
v68                   (load             ) [ 0100111111000000000000000000000000000000]
zext_ln123            (zext             ) [ 0000000000000000000000000000000000000000]
max_inp_addr          (getelementptr    ) [ 0100000001000000000000000000000000000000]
max_inp_load          (load             ) [ 0100000000111100000000000000000000000000]
v70                   (sitofp           ) [ 0100000000111100000000000000000000000000]
j5_cast               (zext             ) [ 0100000000000111111111111111111110000000]
max_W_addr            (getelementptr    ) [ 0100000000000100000000000000000000000000]
v71                   (fmul             ) [ 0100000000000011110000000000000000000000]
v72                   (load             ) [ 0100000000000011110000000000000000000000]
v73                   (fmul             ) [ 0100000000000000001111111111111111000000]
v554_addr             (getelementptr    ) [ 0100000000000000000000000000000001000000]
v74                   (fdiv             ) [ 0100000000000000000000000000000000111110]
v554_load             (load             ) [ 0100000000000000000000000000000000100000]
v75                   (bitcast          ) [ 0100000000000000000000000000000000011110]
v76                   (fadd             ) [ 0100000000000000000000000000000000000001]
specloopname_ln0      (specloopname     ) [ 0000000000000000000000000000000000000000]
empty                 (speclooptripcount) [ 0000000000000000000000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000000000000000000000000000000]
v3_addr               (getelementptr    ) [ 0000000000000000000000000000000000000000]
specloopname_ln124    (specloopname     ) [ 0000000000000000000000000000000000000000]
store_ln134           (store            ) [ 0000000000000000000000000000000000000000]
br_ln124              (br               ) [ 0000000000000000000000000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_inp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_inp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="q_outp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_outp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_W">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_W"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v554">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v554"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_outp_to_float_bias_i5_l_j5_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j5_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j5/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i5_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i5/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten38_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten38/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="q_outp_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="14" slack="0"/>
<pin id="78" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_outp_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="14" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v68/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="max_inp_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="4" slack="0"/>
<pin id="91" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_inp_addr/8 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_inp_load/8 "/>
</bind>
</comp>

<comp id="100" class="1004" name="max_W_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_W_addr/12 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v72/12 "/>
</bind>
</comp>

<comp id="113" class="1004" name="v554_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="10" slack="20"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v554_addr/32 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v554_load/32 "/>
</bind>
</comp>

<comp id="126" class="1004" name="v3_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="14" slack="37"/>
<pin id="130" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v3_addr/39 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln134_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/39 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v76/34 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v71/10 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="0" index="1" bw="32" slack="1"/>
<pin id="150" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v73/14 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v74/18 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="v70/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="14" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="10" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="indvar_flatten38_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="14" slack="0"/>
<pin id="176" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten38_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln123_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="14" slack="0"/>
<pin id="179" dir="0" index="1" bw="14" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="37"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln123_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="14" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123_1/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="j5_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j5_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i5_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i5_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln123_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln124_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="10" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="select_ln123_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="10" slack="0"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln123_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln123_2/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln124_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln124_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="14" slack="0"/>
<pin id="231" dir="0" index="1" bw="14" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln124_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln124_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="0" index="1" bw="10" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_shl1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="14" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="1"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="12" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="1"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln134_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="0"/>
<pin id="260" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sub_ln134_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="14" slack="0"/>
<pin id="264" dir="0" index="1" bw="12" slack="0"/>
<pin id="265" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln134/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln134_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="1"/>
<pin id="270" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln134_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="14" slack="0"/>
<pin id="273" dir="0" index="1" bw="10" slack="0"/>
<pin id="274" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln134_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="14" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_2/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln123_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="7"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/8 "/>
</bind>
</comp>

<comp id="286" class="1004" name="j5_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="11"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j5_cast/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="v75_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v75/34 "/>
</bind>
</comp>

<comp id="294" class="1005" name="j5_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j5 "/>
</bind>
</comp>

<comp id="301" class="1005" name="i5_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i5 "/>
</bind>
</comp>

<comp id="308" class="1005" name="indvar_flatten38_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="14" slack="0"/>
<pin id="310" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten38 "/>
</bind>
</comp>

<comp id="315" class="1005" name="icmp_ln123_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="37"/>
<pin id="317" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123 "/>
</bind>
</comp>

<comp id="319" class="1005" name="select_ln123_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="1"/>
<pin id="321" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln123 "/>
</bind>
</comp>

<comp id="325" class="1005" name="select_ln123_2_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="1"/>
<pin id="327" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln123_2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="zext_ln134_2_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="37"/>
<pin id="334" dir="1" index="1" bw="64" slack="37"/>
</pin_list>
<bind>
<opset="zext_ln134_2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="q_outp_addr_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="14" slack="1"/>
<pin id="339" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="q_outp_addr "/>
</bind>
</comp>

<comp id="342" class="1005" name="v68_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v68 "/>
</bind>
</comp>

<comp id="347" class="1005" name="max_inp_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="1"/>
<pin id="349" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_inp_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="max_inp_load_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_inp_load "/>
</bind>
</comp>

<comp id="357" class="1005" name="v70_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v70 "/>
</bind>
</comp>

<comp id="362" class="1005" name="j5_cast_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="20"/>
<pin id="364" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="j5_cast "/>
</bind>
</comp>

<comp id="367" class="1005" name="max_W_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="1"/>
<pin id="369" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="max_W_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="v71_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v71 "/>
</bind>
</comp>

<comp id="377" class="1005" name="v72_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v72 "/>
</bind>
</comp>

<comp id="382" class="1005" name="v73_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v73 "/>
</bind>
</comp>

<comp id="387" class="1005" name="v554_addr_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="10" slack="1"/>
<pin id="389" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v554_addr "/>
</bind>
</comp>

<comp id="392" class="1005" name="v74_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v74 "/>
</bind>
</comp>

<comp id="397" class="1005" name="v554_load_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v554_load "/>
</bind>
</comp>

<comp id="402" class="1005" name="v75_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v75 "/>
</bind>
</comp>

<comp id="407" class="1005" name="v76_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v76 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="48" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="48" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="155"><net_src comp="50" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="174" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="189" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="189" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="220"><net_src comp="201" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="195" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="192" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="207" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="183" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="215" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="223" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="261"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="244" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="275"><net_src comp="262" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="297"><net_src comp="62" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="304"><net_src comp="66" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="307"><net_src comp="301" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="311"><net_src comp="70" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="318"><net_src comp="177" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="207" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="328"><net_src comp="215" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="335"><net_src comp="277" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="340"><net_src comp="74" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="345"><net_src comp="81" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="350"><net_src comp="87" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="355"><net_src comp="94" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="360"><net_src comp="156" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="365"><net_src comp="286" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="370"><net_src comp="100" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="375"><net_src comp="143" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="380"><net_src comp="107" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="385"><net_src comp="147" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="390"><net_src comp="113" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="395"><net_src comp="151" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="400"><net_src comp="120" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="405"><net_src comp="290" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="410"><net_src comp="139" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="133" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v3 | {39 }
	Port: v554 | {}
 - Input state : 
	Port: Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 : max_inp | {8 9 }
	Port: Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 : v3 | {}
	Port: Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 : q_outp | {2 3 }
	Port: Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 : max_W | {12 13 }
	Port: Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 : v554 | {32 33 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten38_load : 1
		icmp_ln123 : 2
		add_ln123_1 : 2
		br_ln123 : 3
		j5_load : 1
		i5_load : 1
		add_ln123 : 2
		icmp_ln124 : 2
		select_ln123 : 3
		select_ln123_2 : 3
		add_ln124 : 4
		store_ln124 : 3
		store_ln124 : 4
		store_ln124 : 5
	State 2
		zext_ln134 : 1
		sub_ln134 : 2
		add_ln134 : 3
		zext_ln134_2 : 4
		q_outp_addr : 5
		v68 : 6
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		max_inp_addr : 1
		max_inp_load : 2
	State 9
	State 10
	State 11
	State 12
		max_W_addr : 1
		v72 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		v554_load : 1
	State 33
	State 34
		v76 : 1
	State 35
	State 36
	State 37
	State 38
	State 39
		store_ln134 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_143      |    3    |   143   |   321   |
|          |       grp_fu_147      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_139      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln123_1_fu_183  |    0    |    0    |    17   |
|    add   |    add_ln123_fu_195   |    0    |    0    |    13   |
|          |    add_ln124_fu_223   |    0    |    0    |    13   |
|          |    add_ln134_fu_271   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln123_fu_177   |    0    |    0    |    12   |
|          |   icmp_ln124_fu_201   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln123_fu_207  |    0    |    0    |    10   |
|          | select_ln123_2_fu_215 |    0    |    0    |    4    |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln134_fu_262   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|   fdiv   |       grp_fu_151      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|  sitofp  |       grp_fu_156      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     p_shl1_fu_244     |    0    |    0    |    0    |
|          |       tmp_fu_251      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln134_fu_258   |    0    |    0    |    0    |
|          |  zext_ln134_1_fu_268  |    0    |    0    |    0    |
|   zext   |  zext_ln134_2_fu_277  |    0    |    0    |    0    |
|          |   zext_ln123_fu_282   |    0    |    0    |    0    |
|          |     j5_cast_fu_286    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    8    |   491   |   1140  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i5_reg_301       |    4   |
|   icmp_ln123_reg_315   |    1   |
|indvar_flatten38_reg_308|   14   |
|     j5_cast_reg_362    |   64   |
|       j5_reg_294       |   10   |
|   max_W_addr_reg_367   |   10   |
|  max_inp_addr_reg_347  |    4   |
|  max_inp_load_reg_352  |   32   |
|   q_outp_addr_reg_337  |   14   |
| select_ln123_2_reg_325 |    4   |
|  select_ln123_reg_319  |   10   |
|    v554_addr_reg_387   |   10   |
|    v554_load_reg_397   |   32   |
|       v68_reg_342      |   32   |
|       v70_reg_357      |   32   |
|       v71_reg_372      |   32   |
|       v72_reg_377      |   32   |
|       v73_reg_382      |   32   |
|       v74_reg_392      |   32   |
|       v75_reg_402      |   32   |
|       v76_reg_407      |   32   |
|  zext_ln134_2_reg_332  |   64   |
+------------------------+--------+
|          Total         |   529  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_94 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_107 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_120 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_139    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   140  ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   491  |  1140  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   529  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    7   |  1020  |  1185  |
+-----------+--------+--------+--------+--------+
