// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// module that uses a input and immediate value for its inputs and outputs
endmodule
