INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'HP-NoteBook' on host 'desktop-2178kfv' (Windows NT_amd64 version 6.2) on Sun Jun 12 13:18:54 +0200 2022
INFO: [HLS 200-10] In directory 'F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/sesseion_6_hp'
Sourcing Tcl script 'F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/sesseion_6_hp/axi_stream_counter/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: open_project axi_stream_counter 
INFO: [HLS 200-10] Opening project 'F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/sesseion_6_hp/axi_stream_counter'.
INFO: [HLS 200-1510] Running: set_top axi_stream_counter 
INFO: [HLS 200-1510] Running: add_files C/axi_stream_counter.cpp 
INFO: [HLS 200-10] Adding design file 'C/axi_stream_counter.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb simC/axi_stream_counter_test_bench.cpp 
INFO: [HLS 200-10] Adding test bench file 'simC/axi_stream_counter_test_bench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/sesseion_6_hp/axi_stream_counter/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/sesseion_6_hp/axi_stream_counter
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vendor=ASad
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/sesseion_6_hp/axi_stream_counter -rtl verilog -vendor ASad 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register_mode both -register axi_stream_counter counter_output 
INFO: [HLS 200-1510] Running: cosim_design -rtl vhdl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling axi_stream_counter_test_bench.cpp_pre.cpp.tb.cpp
   Compiling axi_stream_counter.cpp_pre.cpp.tb.cpp
   Compiling apatb_axi_stream_counter.cpp
   Compiling apatb_axi_stream_counter_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

F:\Thesis_vivado_project\Vivado_Projects\VivadoProjects\sesseion_6_hp\axi_stream_counter\solution1\sim\vhdl>set PATH= 

F:\Thesis_vivado_project\Vivado_Projects\VivadoProjects\sesseion_6_hp\axi_stream_counter\solution1\sim\vhdl>call C:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_axi_stream_counter_top glbl -Oenable_linking_all_libraries  -prj axi_stream_counter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s axi_stream_counter  
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_axi_stream_counter_top glbl -Oenable_linking_all_libraries -prj axi_stream_counter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s axi_stream_counter 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/sesseion_6_hp/axi_stream_counter/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/sesseion_6_hp/axi_stream_counter/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/sesseion_6_hp/axi_stream_counter/solution1/sim/vhdl/AESL_axi_s_counter_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_s_counter_output'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/sesseion_6_hp/axi_stream_counter/solution1/sim/vhdl/axi_stream_counter.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_axi_stream_counter_top'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/sesseion_6_hp/axi_stream_counter/solution1/sim/vhdl/axi_stream_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_stream_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/sesseion_6_hp/axi_stream_counter/solution1/sim/vhdl/axi_stream_counter_regslice_both.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_stream_counter_regslice_both'
INFO: [VRFC 10-3107] analyzing entity 'axi_stream_counter_regslice_both_w1'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.axi_stream_counter_regslice_both [axi_stream_counter_regslice_both...]
Compiling architecture behav of entity xil_defaultlib.axi_stream_counter [axi_stream_counter_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_counter_output [aesl_axi_s_counter_output_defaul...]
Compiling architecture behav of entity xil_defaultlib.apatb_axi_stream_counter_top
Built simulation snapshot axi_stream_counter

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/axi_stream_counter/xsim_script.tcl
# xsim {axi_stream_counter} -autoloadwcfg -tclbatch {axi_stream_counter.tcl}
Time resolution is 1 ps
source axi_stream_counter.tcl
## run all
Note: simulation done!
Time: 2205 ns  Iteration: 1  Process: /apatb_axi_stream_counter_top/generate_sim_done_proc  File: F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/sesseion_6_hp/axi_stream_counter/solution1/sim/vhdl/axi_stream_counter.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 2205 ns  Iteration: 1  Process: /apatb_axi_stream_counter_top/generate_sim_done_proc  File: F:/Thesis_vivado_project/Vivado_Projects/VivadoProjects/sesseion_6_hp/axi_stream_counter/solution1/sim/vhdl/axi_stream_counter.autotb.vhd
$finish called at time : 2205 ns
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jun 12 13:19:15 2022...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.739 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 22.956 seconds; peak allocated memory: 1.324 GB.
