// Seed: 937663124
module module_0 (
    output wor id_0
);
  wire id_2;
  bit  id_3;
  always id_3 = #(id_3) -1;
endmodule
module module_1 (
    output supply1 id_0,
    output logic id_1,
    input supply1 id_2,
    output logic id_3,
    input supply1 id_4,
    input tri1 id_5,
    input uwire id_6,
    output supply0 id_7,
    output logic id_8,
    output uwire id_9
);
  wire  id_11 = id_5;
  logic id_12 = 1;
  assign id_8 = id_6;
  module_0 modCall_1 (id_9);
  assign modCall_1.id_0 = 0;
  always @(posedge -1 + id_2) begin : LABEL_0
    if (-1) begin : LABEL_1
      id_8 <= id_2;
    end
    if (1) begin : LABEL_2
      if (1 & 1 == 1) id_1 <= id_4;
      else id_8 <= -1 == id_6 - -1;
    end else begin : LABEL_3
      id_3 <= id_2;
      id_8 = (-1);
    end
  end
endmodule
