Timing Violation Report Min Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Thu Apr 29 13:16:19 2021


Design: top
Family: PolarFire
Die: MPF300T
Package: FCVG484
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_92/din_gray_r[8]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_92/MSC_i_94/MSC_i_98/s0:D
  Delay (ns):              0.292
  Slack (ns):              0.025
  Arrival (ns):            9.176
  Required (ns):           9.151
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[42]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[106]:D
  Delay (ns):              0.297
  Slack (ns):              0.027
  Arrival (ns):            9.162
  Required (ns):           9.135
  Operating Conditions: slow_lv_ht

Path 3
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count1[11]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[11]:D
  Delay (ns):              0.301
  Slack (ns):              0.030
  Arrival (ns):            9.174
  Required (ns):           9.144
  Operating Conditions: slow_lv_ht

Path 4
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count1[14]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[14]:D
  Delay (ns):              0.198
  Slack (ns):              0.038
  Arrival (ns):            6.005
  Required (ns):           5.967
  Operating Conditions: fast_hv_lt

Path 5
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[17]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[17]:D
  Delay (ns):              0.305
  Slack (ns):              0.039
  Arrival (ns):            8.285
  Required (ns):           8.246
  Operating Conditions: slow_lv_lt

Path 6
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_92/din_gray_r[7]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_92/MSC_i_94/MSC_i_96/s0:D
  Delay (ns):              0.306
  Slack (ns):              0.046
  Arrival (ns):            8.300
  Required (ns):           8.254
  Operating Conditions: slow_lv_lt

Path 7
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count1[22]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[22]:D
  Delay (ns):              0.209
  Slack (ns):              0.049
  Arrival (ns):            6.016
  Required (ns):           5.967
  Operating Conditions: fast_hv_lt

Path 8
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count1[2]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[2]:D
  Delay (ns):              0.211
  Slack (ns):              0.050
  Arrival (ns):            6.017
  Required (ns):           5.967
  Operating Conditions: fast_hv_lt

Path 9
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/awaddr_o[6]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/holdDat[37]:D
  Delay (ns):              0.211
  Slack (ns):              0.050
  Arrival (ns):            6.009
  Required (ns):           5.959
  Operating Conditions: fast_hv_lt

Path 10
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat[30]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awlen_r1[7]:D
  Delay (ns):              0.303
  Slack (ns):              0.050
  Arrival (ns):            8.287
  Required (ns):           8.237
  Operating Conditions: slow_lv_lt

Path 11
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_92/MSC_i_94/MSC_i_95/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_92/MSC_i_94/MSC_i_95/s1:D
  Delay (ns):              0.210
  Slack (ns):              0.053
  Arrival (ns):            6.026
  Required (ns):           5.973
  Operating Conditions: fast_hv_lt

Path 12
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[18]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[18]:D
  Delay (ns):              0.213
  Slack (ns):              0.054
  Arrival (ns):            6.017
  Required (ns):           5.963
  Operating Conditions: fast_hv_lt

Path 13
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count1[18]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[18]:D
  Delay (ns):              0.214
  Slack (ns):              0.054
  Arrival (ns):            6.021
  Required (ns):           5.967
  Operating Conditions: fast_hv_lt

Path 14
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count1[19]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[19]:D
  Delay (ns):              0.215
  Slack (ns):              0.055
  Arrival (ns):            6.022
  Required (ns):           5.967
  Operating Conditions: fast_hv_lt

Path 15
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[37]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[37]:D
  Delay (ns):              0.322
  Slack (ns):              0.056
  Arrival (ns):            8.302
  Required (ns):           8.246
  Operating Conditions: slow_lv_lt

Path 16
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/trgmx/slaveAADDR[10]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[41]:D
  Delay (ns):              0.215
  Slack (ns):              0.056
  Arrival (ns):            6.018
  Required (ns):           5.962
  Operating Conditions: fast_hv_lt

Path 17
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/trgmx/slaveABURST[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[18]:D
  Delay (ns):              0.287
  Slack (ns):              0.060
  Arrival (ns):            9.171
  Required (ns):           9.111
  Operating Conditions: slow_lv_ht

Path 18
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_53/MSC_i_54/MSC_i_66/din_gray_r[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_53/MSC_i_54/MSC_i_66/MSC_i_68/MSC_i_69/s0:D
  Delay (ns):              0.188
  Slack (ns):              0.069
  Arrival (ns):            6.013
  Required (ns):           5.944
  Operating Conditions: fast_hv_lt

Path 19
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_act_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P0_OUT:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.957
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 20
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][73]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.942
  Required (ns):           5.872
  Operating Conditions: fast_hv_lt

Path 21
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/MSC_i_220/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][151]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.933
  Required (ns):           5.863
  Operating Conditions: fast_hv_lt

Path 22
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[20].data_shifter[20][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[19].data_shifter[19][0]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.954
  Required (ns):           5.884
  Operating Conditions: fast_hv_lt

Path 23
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[38]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[38]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.955
  Required (ns):           5.885
  Operating Conditions: fast_hv_lt

Path 24
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_110/din_gray_r[10]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_110/MSC_i_112/MSC_i_115/s0:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.977
  Required (ns):           5.907
  Operating Conditions: fast_hv_lt

Path 25
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[1]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            1.991
  Required (ns):           1.921
  Operating Conditions: fast_hv_lt

Path 26
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P0_OUT[0]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.958
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 27
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r2[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[3]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.966
  Required (ns):           5.895
  Operating Conditions: fast_hv_lt

Path 28
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/MSC_i_174/fr4.dfi_in_p3_r:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][129]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.933
  Required (ns):           5.862
  Operating Conditions: fast_hv_lt

Path 29
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[21].data_shifter[21][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[20].data_shifter[20][0]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.955
  Required (ns):           5.884
  Operating Conditions: fast_hv_lt

Path 30
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/clk_count2[16]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[16]:D
  Delay (ns):              0.193
  Slack (ns):              0.071
  Arrival (ns):            6.018
  Required (ns):           5.947
  Operating Conditions: fast_hv_lt

Path 31
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_110/MSC_i_112/MSC_i_113/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_110/MSC_i_112/MSC_i_113/s1:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.976
  Required (ns):           5.904
  Operating Conditions: fast_hv_lt

Path 32
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_odt_p3_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_odt_p3_r2[0]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            5.962
  Required (ns):           5.889
  Operating Conditions: fast_hv_lt

Path 33
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_cas_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CAS_N_P0_OUT:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            5.960
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 34
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[17].data_shifter[17][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[16].data_shifter[16][0]:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            5.957
  Required (ns):           5.884
  Operating Conditions: fast_hv_lt

Path 35
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_1_[114]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[114]:D
  Delay (ns):              0.149
  Slack (ns):              0.073
  Arrival (ns):            5.986
  Required (ns):           5.913
  Operating Conditions: fast_hv_lt

Path 36
  From: system_top_0/counter_2[17]:CLK
  To:   system_top_0/counter_2[18]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            2.013
  Required (ns):           1.939
  Operating Conditions: fast_hv_lt

Path 37
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_rddata_en_p0_po_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][0]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            5.947
  Required (ns):           5.873
  Operating Conditions: fast_hv_lt

Path 38
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[35].data_shifter[35][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[34].data_shifter[34][1]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.970
  Required (ns):           5.896
  Operating Conditions: fast_hv_lt

Path 39
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[33]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_odt_p1_r1[0]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.958
  Required (ns):           5.884
  Operating Conditions: fast_hv_lt

Path 40
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_110/din_gray_r[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_110/MSC_i_112/MSC_i_118/s0:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.980
  Required (ns):           5.906
  Operating Conditions: fast_hv_lt

Path 41
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[4]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.926
  Required (ns):           5.852
  Operating Conditions: fast_hv_lt

Path 42
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_cas_n_r1:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CAS_N_P2_OUT:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.962
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 43
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r2[8]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[8]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.970
  Required (ns):           5.895
  Operating Conditions: fast_hv_lt

Path 44
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[5]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P3_OUT[5]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.968
  Required (ns):           5.893
  Operating Conditions: fast_hv_lt

Path 45
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[9]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][49]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.970
  Required (ns):           5.895
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[19]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][91]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.973
  Required (ns):           5.898
  Operating Conditions: fast_hv_lt

Path 47
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[31].data_shifter[31][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[30].data_shifter[30][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.971
  Required (ns):           5.896
  Operating Conditions: fast_hv_lt

Path 48
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[19].data_shifter[19][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[18].data_shifter[18][0]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.960
  Required (ns):           5.885
  Operating Conditions: fast_hv_lt

Path 49
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/data_0[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/data_1[0]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.949
  Required (ns):           5.874
  Operating Conditions: fast_hv_lt

Path 50
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0]:D
  Delay (ns):              0.150
  Slack (ns):              0.075
  Arrival (ns):            5.932
  Required (ns):           5.857
  Operating Conditions: fast_hv_lt

Path 51
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_out[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[1]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.938
  Required (ns):           5.863
  Operating Conditions: fast_hv_lt

Path 52
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/uart_data_out_o[3]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[3]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.954
  Required (ns):           5.879
  Operating Conditions: fast_hv_lt

Path 53
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[22]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][6]:D
  Delay (ns):              0.190
  Slack (ns):              0.075
  Arrival (ns):            6.019
  Required (ns):           5.944
  Operating Conditions: fast_hv_lt

Path 54
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/dfi_rddata_postdbi_r[126]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/l_rd_data_to_mp_r[126]:D
  Delay (ns):              0.150
  Slack (ns):              0.076
  Arrival (ns):            5.953
  Required (ns):           5.877
  Operating Conditions: fast_hv_lt

Path 55
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_reset_n_r1:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P1_OUT:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.957
  Required (ns):           5.881
  Operating Conditions: fast_hv_lt

Path 56
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[7]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P2_OUT[7]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.971
  Required (ns):           5.895
  Operating Conditions: fast_hv_lt

Path 57
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_265/MSC_i_267/MSC_i_268/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_265/MSC_i_267/MSC_i_268/s1:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.972
  Required (ns):           5.896
  Operating Conditions: fast_hv_lt

Path 58
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[15]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][55]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.965
  Required (ns):           5.889
  Operating Conditions: fast_hv_lt

Path 59
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[20].data_shifter[20][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[19].data_shifter[19][1]:D
  Delay (ns):              0.151
  Slack (ns):              0.076
  Arrival (ns):            5.969
  Required (ns):           5.893
  Operating Conditions: fast_hv_lt

Path 60
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[15].data_shifter[15][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[14].data_shifter[14][0]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.960
  Required (ns):           5.884
  Operating Conditions: fast_hv_lt

Path 61
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[67]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[67]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.965
  Required (ns):           5.889
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_1:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_2:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.916
  Required (ns):           5.840
  Operating Conditions: fast_hv_lt

Path 63
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[8]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][0]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.962
  Required (ns):           5.886
  Operating Conditions: fast_hv_lt

Path 64
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[1]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][1]:D
  Delay (ns):              0.193
  Slack (ns):              0.076
  Arrival (ns):            6.001
  Required (ns):           5.925
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_cke_r2[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CKE_P2_OUT:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.958
  Required (ns):           5.881
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r2[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P0_OUT[1]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.964
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 67
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r1[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BG_P2_OUT[1]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.964
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_bank_r1[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_BANK_P3_OUT[0]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.964
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[13]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P1_OUT[13]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.970
  Required (ns):           5.893
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[10]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P2_OUT[10]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.970
  Required (ns):           5.893
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[39].data_shifter[39][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[38].data_shifter[38][1]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.958
  Required (ns):           5.881
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[12].data_shifter[12][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[11].data_shifter[11][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.964
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[39].data_shifter[39][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[38].data_shifter[38][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.970
  Required (ns):           5.893
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[31].data_shifter[31][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[30].data_shifter[30][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.964
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[121]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[11]:D
  Delay (ns):              0.152
  Slack (ns):              0.077
  Arrival (ns):            5.964
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_149/lat_n0.resettable.data_shifter_0_[2]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_149/lat_n0.resettable.data_shifter_1_[2]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.958
  Required (ns):           5.881
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[72]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[72]:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            5.959
  Required (ns):           5.882
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[12]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[12]:D
  Delay (ns):              0.145
  Slack (ns):              0.077
  Arrival (ns):            5.952
  Required (ns):           5.875
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[115]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[115]:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.938
  Required (ns):           5.861
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_3:D
  Delay (ns):              0.154
  Slack (ns):              0.077
  Arrival (ns):            5.952
  Required (ns):           5.875
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_0[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_1[0]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.950
  Required (ns):           5.873
  Operating Conditions: fast_hv_lt

Path 82
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[1]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[32]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.921
  Required (ns):           5.844
  Operating Conditions: fast_hv_lt

Path 83
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/dma_size_4k[5]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[17]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.952
  Required (ns):           5.875
  Operating Conditions: fast_hv_lt

Path 84
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/wrFIFOWrAddr_Z[3]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/wrAddrReg[3]:D
  Delay (ns):              0.150
  Slack (ns):              0.077
  Arrival (ns):            2.021
  Required (ns):           1.944
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[10].data_shifter[10][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[9].data_shifter[9][0]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.965
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[37].data_shifter[37][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[36].data_shifter[36][0]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.971
  Required (ns):           5.893
  Operating Conditions: fast_hv_lt

Path 87
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[28].data_shifter[28][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[27].data_shifter[27][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.948
  Required (ns):           5.870
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[18].data_shifter[18][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[17].data_shifter[17][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.957
  Required (ns):           5.879
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[75]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[75]:D
  Delay (ns):              0.151
  Slack (ns):              0.078
  Arrival (ns):            5.965
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[11]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_cmd_wr_data[11]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.962
  Required (ns):           5.884
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_53/MSC_i_54/MSC_i_55/d2[47]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/l_req_tag_int[0]:D
  Delay (ns):              0.240
  Slack (ns):              0.078
  Arrival (ns):            6.057
  Required (ns):           5.979
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[85]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[85]:D
  Delay (ns):              0.155
  Slack (ns):              0.078
  Arrival (ns):            5.964
  Required (ns):           5.886
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[48]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[48]:D
  Delay (ns):              0.154
  Slack (ns):              0.078
  Arrival (ns):            5.948
  Required (ns):           5.870
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[14]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[14]:D
  Delay (ns):              0.156
  Slack (ns):              0.078
  Arrival (ns):            5.939
  Required (ns):           5.861
  Operating Conditions: fast_hv_lt

Path 95
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[0]:D
  Delay (ns):              0.153
  Slack (ns):              0.078
  Arrival (ns):            5.951
  Required (ns):           5.873
  Operating Conditions: fast_hv_lt

Path 96
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.948
  Required (ns):           5.870
  Operating Conditions: fast_hv_lt

Path 97
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[0]:D
  Delay (ns):              0.145
  Slack (ns):              0.078
  Arrival (ns):            5.949
  Required (ns):           5.871
  Operating Conditions: fast_hv_lt

Path 98
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_raddr[0]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/araddr_reg[0]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.939
  Required (ns):           5.861
  Operating Conditions: fast_hv_lt

Path 99
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[28]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][4]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.980
  Required (ns):           5.902
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[2]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            5.952
  Required (ns):           5.874
  Operating Conditions: fast_hv_lt

