Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9fa109cb126b4ebc8350a1035fc431cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_bram_behav xil_defaultlib.tb_bram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab05/hsd-lab05.srcs/sources_1/new/my_bram.v" Line 1. Module my_bram(OUT_FILE="") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab05/hsd-lab05.srcs/sources_1/new/my_bram.v" Line 1. Module my_bram(INIT_FILE="") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.my_bram(OUT_FILE="")
Compiling module xil_defaultlib.my_bram(INIT_FILE="")
Compiling module xil_defaultlib.tb_bram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_bram_behav
