Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Mon Jan 10 13:47:21 2022
| Host         : lab521-amd-2 running 64-bit Arch Linux
| Command      : report_utilization -file example_ibert_ultrascale_gty_0_utilization_placed.rpt -pb example_ibert_ultrascale_gty_0_utilization_placed.pb
| Design       : example_ibert_ultrascale_gty_0
| Device       : xcvu095ffva2104-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 11042 |     0 |          0 |    537600 |  2.05 |
|   LUT as Logic             | 10714 |     0 |          0 |    537600 |  1.99 |
|   LUT as Memory            |   328 |     0 |          0 |     76800 |  0.43 |
|     LUT as Distributed RAM |   124 |     0 |            |           |       |
|     LUT as Shift Register  |   204 |     0 |            |           |       |
| CLB Registers              | 18816 |     0 |          0 |   1075200 |  1.75 |
|   Register as Flip Flop    | 18816 |     0 |          0 |   1075200 |  1.75 |
|   Register as Latch        |     0 |     0 |          0 |   1075200 |  0.00 |
| CARRY8                     |   172 |     0 |          0 |     67200 |  0.26 |
| F7 Muxes                   |   527 |     0 |          0 |    268800 |  0.20 |
| F8 Muxes                   |    78 |     0 |          0 |    134400 |  0.06 |
| F9 Muxes                   |     0 |     0 |          0 |     67200 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 285   |          Yes |           - |          Set |
| 543   |          Yes |           - |        Reset |
| 277   |          Yes |         Set |            - |
| 17711 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2939 |     0 |          0 |     67200 |  4.37 |
|   CLBL                                     |  2538 |     0 |            |           |       |
|   CLBM                                     |   401 |     0 |            |           |       |
| LUT as Logic                               | 10714 |     0 |          0 |    537600 |  1.99 |
|   using O5 output only                     |   200 |       |            |           |       |
|   using O6 output only                     |  7786 |       |            |           |       |
|   using O5 and O6                          |  2728 |       |            |           |       |
| LUT as Memory                              |   328 |     0 |          0 |     76800 |  0.43 |
|   LUT as Distributed RAM                   |   124 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     8 |       |            |           |       |
|     using O5 and O6                        |   116 |       |            |           |       |
|   LUT as Shift Register                    |   204 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    38 |       |            |           |       |
|     using O5 and O6                        |   166 |       |            |           |       |
| CLB Registers                              | 18816 |     0 |          0 |   1075200 |  1.75 |
|   Register driven from within the CLB      |  8451 |       |            |           |       |
|   Register driven from outside the CLB     | 10365 |       |            |           |       |
|     LUT in front of the register is unused |  7279 |       |            |           |       |
|     LUT in front of the register is used   |  3086 |       |            |           |       |
| Unique Control Sets                        |   735 |       |          0 |    134400 |  0.55 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   20 |     0 |          0 |      1728 |  1.16 |
|   RAMB36/FIFO*    |   20 |     0 |          0 |      1728 |  1.16 |
|     RAMB36E2 only |   20 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |      3456 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    8 |     0 |          0 |       768 |  1.04 |
|   DSP48E2 only |    8 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       832 |  0.00 |
| HPIOB            |    0 |     0 |          0 |       780 |  0.00 |
| HRIO             |    0 |     0 |          0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       360 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       360 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |          0 |        24 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |       128 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      4992 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |       128 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        64 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   23 |     4 |          0 |       960 |  2.40 |
|   BUFGCE             |    6 |     4 |          0 |       384 |  1.56 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        64 |  0.00 |
|   BUFG_GT            |   17 |     0 |          0 |       384 |  4.43 |
|   BUFGCTRL*          |    0 |     0 |          0 |       128 |  0.00 |
| PLLE3_ADV            |    0 |     0 |          0 |        32 |  0.00 |
| MMCME3_ADV           |    1 |     0 |          0 |        16 |  6.25 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMAC            |    0 |     0 |          0 |         4 |  0.00 |
| GTHE3_CHANNEL   |    0 |     0 |          0 |        28 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |          0 |         7 |  0.00 |
| GTYE3_CHANNEL   |    4 |     4 |          0 |        24 | 16.67 |
| GTYE3_COMMON    |    1 |     1 |          0 |         6 | 16.67 |
| IBUFDS_GTE3     |    2 |     2 |          0 |        26 |  7.69 |
| ILKN            |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |        26 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |        26 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         4 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 17711 |            Register |
| LUT6          |  4035 |                 CLB |
| LUT5          |  2739 |                 CLB |
| LUT4          |  2401 |                 CLB |
| LUT2          |  2077 |                 CLB |
| LUT3          |  1695 |                 CLB |
| FDCE          |   543 |            Register |
| MUXF7         |   527 |                 CLB |
| LUT1          |   495 |                 CLB |
| SRL16E        |   370 |                 CLB |
| FDPE          |   285 |            Register |
| FDSE          |   277 |            Register |
| RAMD32        |   228 |                 CLB |
| CARRY8        |   172 |                 CLB |
| MUXF8         |    78 |                 CLB |
| RAMB36E2      |    20 |            BLOCKRAM |
| BUFG_GT       |    17 |               Clock |
| RAMS32        |    12 |                 CLB |
| BUFG_GT_SYNC  |     9 |               Clock |
| DSP48E2       |     8 |          Arithmetic |
| BUFGCE        |     6 |               Clock |
| GTYE3_CHANNEL |     4 |            Advanced |
| IBUFDS_GTE3   |     2 |            Advanced |
| MMCME3_ADV    |     1 |               Clock |
| GTYE3_COMMON  |     1 |            Advanced |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------+------+
|        Ref Name        | Used |
+------------------------+------+
| ibert_ultrascale_gty_0 |    1 |
| dbg_hub                |    1 |
+------------------------+------+


