#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002866de0 .scope module, "simple_in_n_out_tb" "simple_in_n_out_tb" 2 1;
 .timescale 0 0;
v00000000028bda40_0 .var "in_1", 0 0;
v00000000028bdae0_0 .var "in_2", 0 0;
v00000000028bdb80_0 .var "in_3", 0 0;
v00000000028bdc20_0 .net "out_1", 0 0, L_000000000286b260;  1 drivers
v00000000028be350_0 .net "out_2", 0 0, L_00000000028bfce0;  1 drivers
S_0000000002866f60 .scope module, "UUT" "simple_in_n_out" 2 10, 3 4 0, S_0000000002866de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_1"
    .port_info 1 /INPUT 1 "in_2"
    .port_info 2 /INPUT 1 "in_3"
    .port_info 3 /OUTPUT 1 "out_1"
    .port_info 4 /OUTPUT 1 "out_2"
L_000000000286a5a0 .functor AND 1, v00000000028bda40_0, v00000000028bdae0_0, C4<1>, C4<1>;
L_000000000286b260 .functor AND 1, L_000000000286a5a0, v00000000028bdb80_0, C4<1>, C4<1>;
L_0000000002833060 .functor OR 1, v00000000028bda40_0, v00000000028bdae0_0, C4<0>, C4<0>;
L_00000000028bfce0 .functor OR 1, L_0000000002833060, v00000000028bdb80_0, C4<0>, C4<0>;
v00000000028670e0_0 .net *"_s0", 0 0, L_000000000286a5a0;  1 drivers
v000000000286b1c0_0 .net *"_s4", 0 0, L_0000000002833060;  1 drivers
v000000000286a500_0 .net "in_1", 0 0, v00000000028bda40_0;  1 drivers
v00000000028bd7c0_0 .net "in_2", 0 0, v00000000028bdae0_0;  1 drivers
v00000000028bd860_0 .net "in_3", 0 0, v00000000028bdb80_0;  1 drivers
v00000000028bd900_0 .net "out_1", 0 0, L_000000000286b260;  alias, 1 drivers
v00000000028bd9a0_0 .net "out_2", 0 0, L_00000000028bfce0;  alias, 1 drivers
    .scope S_0000000002866de0;
T_0 ;
    %vpi_call 2 14 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002866de0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bda40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bdae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bdb80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bda40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bdae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bdb80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bda40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bdae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bdb80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bda40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bdae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bdb80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bda40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bdae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bdb80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bda40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bdae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bdb80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028bda40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bdae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bdb80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bda40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bdae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028bdb80_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "simple_in_n_out_tb.v";
    "simple_in_n_out.v";
