// Seed: 2471495390
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    output supply0 id_2
);
  wire id_4;
  module_2(
      id_4, id_4, id_4
  );
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input tri0 id_2,
    output tri id_3,
    output wand id_4,
    output supply1 id_5,
    input uwire id_6,
    output tri1 id_7,
    output tri id_8
);
  assign id_7 = id_1;
  module_0(
      id_3, id_8, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
