verilog work ../design/fir.v ../design/fir_test.v