<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Other?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Other/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="Insert_Path_HDLC_Processor_Features_hhorj1i83" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="topic:1;2:139">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="title:1;3:10">Insert Path HDLC Processor Features</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="p:1;6:8">The GCC Processor insertion path uses bit synchronous HDLC
    line-encoding. The HDLC processing is limited to Start/End Flag, bit
    stuffing, and FCS. HDLC Packet structure shown in <xref href="HDLC_Frame_Structure_chorj1i83.xml#HDLC_Frame_Structure_chorj1i83/HDLC_Packet_Structure_yhorj5yns" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="xref:1;8:167" type="fig"><?ditaot gentext?>Figure 1</xref></p>

    <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="ul:1;10:9">
      <li id="d1e813" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="li:1;11:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="p:2;11:26">Ethernet PDU encapsulated with bit synchronous HDLC
      line-encoding</p></li>

      <li id="d1e819" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="li:2;14:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="p:3;14:26">Adds opening and closing Flags</p></li>

      <li id="d1e825" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="li:3;16:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="p:4;16:26">All octets send the least significant byte first,
      from left to right, as shown in <xref href="HDLC_Frame_Structure_chorj1i83.xml#HDLC_Frame_Structure_chorj1i83/HDLC_Packet_Structure_yhorj5yns" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="xref:2;17:151" type="fig"><?ditaot gentext?>Figure 1</xref>
      . The FCS is sent least significant octet first. <ph audience="DIGIG4_ALU" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="ph:1;18:82">Please refer to Prep 377553, for detail example of
      HDLC and Ethernet frame ordering. </ph> </p></li>

      <li id="d1e835" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="li:4;21:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="p:5;21:26">Endianess matches Ethernet network byte order as
      big-endian and bit order as little endian, as described in <xref href="Ethernet_Frame_Structure_bhorj1i83.xml#Ethernet_Frame_Structure_bhorj1i83/Ethernet_Byte_Order_Destination_Address__xhorj5yns" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="xref:3;22:205" type="fig"><?ditaot gentext?>Figure 7</xref>
      . Essentially Byte 29 of the GCC PDU in Ethernet frame is byte 1 of the
      HDLC frame (Byte 0 is HDLC flag) in the above figure.</p></li>

      <li id="d1e843" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="li:5;26:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="p:6;26:26">Compute FCS over HDLC PDU before bit stuffing
      sequences, in transmitting order</p></li>

      <li id="d1e850" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="li:6;29:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="p:7;29:26">Support 16-bit or 32-bit FCS</p></li>

      <li id="d1e856" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="li:7;31:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="p:8;31:26">The HDLC Encoder shall perform a FCS calculation over
      all bits in the GCC PDU. The 16 bit FSC calculation shall be base on the
      polynomial: X<sup class="+ topic/ph hi-d/sup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="sup:1;33:25">16</sup> + x<sup class="+ topic/ph hi-d/sup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="sup:2;33:42">12</sup> + X<sup class="+ topic/ph hi-d/sup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="sup:3;33:59">5</sup> + 1 and
      shall start with initialization 0xffff for each frame. The FCS shall be
      inserted at the end of the frame.</p></li>

      <li id="d1e871" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="li:8;37:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="p:9;37:26">Supports bit synchronous HDLC processing. Bit
      synchronous inserts 0 bit after any sequence of five consecutive
      1s</p></li>

      <li id="d1e877" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="li:9;41:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="p:10;41:26">Does not insert any HDLC address, control, padding or
      other fields</p></li>

      <li id="d1e883" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="li:10;44:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="p:11;44:26">Does not do HDLC scrambling</p></li>

      <li id="d1e889" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="li:11;46:23"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Insert_Path_HDLC_Processor_Features_hhorj1i83.xml" xtrc="p:12;46:26">Inserts Flag sequence as the time fill between
      packets, programmable with default 0x7e.</p></li>
    </ul>
  </body>
</topic>