# VLSI_Project
Main task is to design a [4-bit Carry Look Ahead(CLA) adder](https://github.com/VIS-WA/VLSI_Project/blob/8a3d7935887212c6065a8eac89541fb550cff850/course_project_manual.pdf). More details are presented in the [report](https://github.com/VIS-WA/VLSI_Project/blob/8a3d7935887212c6065a8eac89541fb550cff850/Project%20Report.pdf)
