Analysis & Synthesis Status : Successful - Wed Dec 12 14:06:34 2018
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : Lab4Verilog1
Top-level Entity Name : Lab4Verilog1
Family : MAX7000S
Total macrocells : 8
Total pins : 11
