
vi_tm1638_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b6c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001c78  08001c78  00011c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001ca8  08001ca8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001ca8  08001ca8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001ca8  08001ca8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001ca8  08001ca8  00011ca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001cac  08001cac  00011cac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001cb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001cbc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001cbc  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003733  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000012dc  00000000  00000000  000237ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000510  00000000  00000000  00024a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000003a1  00000000  00000000  00024f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016672  00000000  00000000  00025339  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00005ce7  00000000  00000000  0003b9ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007f8c2  00000000  00000000  00041692  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001194  00000000  00000000  000c0f54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000c20e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001c60 	.word	0x08001c60

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001c60 	.word	0x08001c60

0800014c <bar_led_status>:
 *
 *  Created on: Dec 19, 2023
 *      Author: Lenovo
 */
void bar_led_status(void)
{
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0


}
 8000150:	bf00      	nop
 8000152:	46bd      	mov	sp, r7
 8000154:	bc80      	pop	{r7}
 8000156:	4770      	bx	lr

08000158 <UltraSelect>:

void UltraSelect(void)
{
 8000158:	b480      	push	{r7}
 800015a:	af00      	add	r7, sp, #0


}
 800015c:	bf00      	nop
 800015e:	46bd      	mov	sp, r7
 8000160:	bc80      	pop	{r7}
 8000162:	4770      	bx	lr

08000164 <MotorSelect>:

void MotorSelect(void)
{
 8000164:	b480      	push	{r7}
 8000166:	af00      	add	r7, sp, #0

}
 8000168:	bf00      	nop
 800016a:	46bd      	mov	sp, r7
 800016c:	bc80      	pop	{r7}
 800016e:	4770      	bx	lr

08000170 <StartMachine>:

void StartMachine(void)
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0

}
 8000174:	bf00      	nop
 8000176:	46bd      	mov	sp, r7
 8000178:	bc80      	pop	{r7}
 800017a:	4770      	bx	lr

0800017c <ReverseForward>:

void ReverseForward(void)
{
 800017c:	b480      	push	{r7}
 800017e:	af00      	add	r7, sp, #0

}
 8000180:	bf00      	nop
 8000182:	46bd      	mov	sp, r7
 8000184:	bc80      	pop	{r7}
 8000186:	4770      	bx	lr

08000188 <TM1638_StartComunication>:
 ==================================================================================
 */

static inline void
TM1638_StartComunication(TM1638_Handler_t *Handler)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b082      	sub	sp, #8
 800018c:	af00      	add	r7, sp, #0
 800018e:	6078      	str	r0, [r7, #4]
  Handler->StbWrite(0);
 8000190:	687b      	ldr	r3, [r7, #4]
 8000192:	69db      	ldr	r3, [r3, #28]
 8000194:	2000      	movs	r0, #0
 8000196:	4798      	blx	r3
}
 8000198:	bf00      	nop
 800019a:	3708      	adds	r7, #8
 800019c:	46bd      	mov	sp, r7
 800019e:	bd80      	pop	{r7, pc}

080001a0 <TM1638_StopComunication>:

static inline void
TM1638_StopComunication(TM1638_Handler_t *Handler)
{
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
  Handler->StbWrite(1);
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	69db      	ldr	r3, [r3, #28]
 80001ac:	2001      	movs	r0, #1
 80001ae:	4798      	blx	r3
}
 80001b0:	bf00      	nop
 80001b2:	3708      	adds	r7, #8
 80001b4:	46bd      	mov	sp, r7
 80001b6:	bd80      	pop	{r7, pc}

080001b8 <TM1638_WriteBytes>:

static void
TM1638_WriteBytes(TM1638_Handler_t *Handler,
                  const uint8_t *Data, uint8_t NumOfBytes)
{
 80001b8:	b580      	push	{r7, lr}
 80001ba:	b086      	sub	sp, #24
 80001bc:	af00      	add	r7, sp, #0
 80001be:	60f8      	str	r0, [r7, #12]
 80001c0:	60b9      	str	r1, [r7, #8]
 80001c2:	4613      	mov	r3, r2
 80001c4:	71fb      	strb	r3, [r7, #7]
  uint8_t i, j, Buff;

  Handler->DioConfigOut();
 80001c6:	68fb      	ldr	r3, [r7, #12]
 80001c8:	689b      	ldr	r3, [r3, #8]
 80001ca:	4798      	blx	r3

  for (j = 0; j < NumOfBytes; j++)
 80001cc:	2300      	movs	r3, #0
 80001ce:	75bb      	strb	r3, [r7, #22]
 80001d0:	e02b      	b.n	800022a <TM1638_WriteBytes+0x72>
  {
    for (i = 0, Buff = Data[j]; i < 8; ++i, Buff >>= 1)
 80001d2:	2300      	movs	r3, #0
 80001d4:	75fb      	strb	r3, [r7, #23]
 80001d6:	7dbb      	ldrb	r3, [r7, #22]
 80001d8:	68ba      	ldr	r2, [r7, #8]
 80001da:	4413      	add	r3, r2
 80001dc:	781b      	ldrb	r3, [r3, #0]
 80001de:	757b      	strb	r3, [r7, #21]
 80001e0:	e01d      	b.n	800021e <TM1638_WriteBytes+0x66>
    {
      Handler->ClkWrite(0);
 80001e2:	68fb      	ldr	r3, [r7, #12]
 80001e4:	699b      	ldr	r3, [r3, #24]
 80001e6:	2000      	movs	r0, #0
 80001e8:	4798      	blx	r3
      Handler->DelayUs(1);
 80001ea:	68fb      	ldr	r3, [r7, #12]
 80001ec:	6a1b      	ldr	r3, [r3, #32]
 80001ee:	2001      	movs	r0, #1
 80001f0:	4798      	blx	r3
      Handler->DioWrite(Buff & 0x01);
 80001f2:	68fb      	ldr	r3, [r7, #12]
 80001f4:	691b      	ldr	r3, [r3, #16]
 80001f6:	7d7a      	ldrb	r2, [r7, #21]
 80001f8:	f002 0201 	and.w	r2, r2, #1
 80001fc:	b2d2      	uxtb	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4798      	blx	r3
      Handler->ClkWrite(1);
 8000202:	68fb      	ldr	r3, [r7, #12]
 8000204:	699b      	ldr	r3, [r3, #24]
 8000206:	2001      	movs	r0, #1
 8000208:	4798      	blx	r3
      Handler->DelayUs(1);
 800020a:	68fb      	ldr	r3, [r7, #12]
 800020c:	6a1b      	ldr	r3, [r3, #32]
 800020e:	2001      	movs	r0, #1
 8000210:	4798      	blx	r3
    for (i = 0, Buff = Data[j]; i < 8; ++i, Buff >>= 1)
 8000212:	7dfb      	ldrb	r3, [r7, #23]
 8000214:	3301      	adds	r3, #1
 8000216:	75fb      	strb	r3, [r7, #23]
 8000218:	7d7b      	ldrb	r3, [r7, #21]
 800021a:	085b      	lsrs	r3, r3, #1
 800021c:	757b      	strb	r3, [r7, #21]
 800021e:	7dfb      	ldrb	r3, [r7, #23]
 8000220:	2b07      	cmp	r3, #7
 8000222:	d9de      	bls.n	80001e2 <TM1638_WriteBytes+0x2a>
  for (j = 0; j < NumOfBytes; j++)
 8000224:	7dbb      	ldrb	r3, [r7, #22]
 8000226:	3301      	adds	r3, #1
 8000228:	75bb      	strb	r3, [r7, #22]
 800022a:	7dba      	ldrb	r2, [r7, #22]
 800022c:	79fb      	ldrb	r3, [r7, #7]
 800022e:	429a      	cmp	r2, r3
 8000230:	d3cf      	bcc.n	80001d2 <TM1638_WriteBytes+0x1a>
    }
  }
}
 8000232:	bf00      	nop
 8000234:	bf00      	nop
 8000236:	3718      	adds	r7, #24
 8000238:	46bd      	mov	sp, r7
 800023a:	bd80      	pop	{r7, pc}

0800023c <TM1638_ReadBytes>:

static void
TM1638_ReadBytes(TM1638_Handler_t *Handler,
                 uint8_t *Data, uint8_t NumOfBytes)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	b086      	sub	sp, #24
 8000240:	af00      	add	r7, sp, #0
 8000242:	60f8      	str	r0, [r7, #12]
 8000244:	60b9      	str	r1, [r7, #8]
 8000246:	4613      	mov	r3, r2
 8000248:	71fb      	strb	r3, [r7, #7]
  uint8_t i, j, Buff;

  Handler->DioConfigIn();
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	68db      	ldr	r3, [r3, #12]
 800024e:	4798      	blx	r3

  Handler->DelayUs(5);
 8000250:	68fb      	ldr	r3, [r7, #12]
 8000252:	6a1b      	ldr	r3, [r3, #32]
 8000254:	2005      	movs	r0, #5
 8000256:	4798      	blx	r3

  for (j = 0; j < NumOfBytes; j++)
 8000258:	2300      	movs	r3, #0
 800025a:	75bb      	strb	r3, [r7, #22]
 800025c:	e034      	b.n	80002c8 <TM1638_ReadBytes+0x8c>
  {
    for (i = 0, Buff = 0; i < 8; i++)
 800025e:	2300      	movs	r3, #0
 8000260:	75fb      	strb	r3, [r7, #23]
 8000262:	2300      	movs	r3, #0
 8000264:	757b      	strb	r3, [r7, #21]
 8000266:	e020      	b.n	80002aa <TM1638_ReadBytes+0x6e>
    {
      Handler->ClkWrite(0);
 8000268:	68fb      	ldr	r3, [r7, #12]
 800026a:	699b      	ldr	r3, [r3, #24]
 800026c:	2000      	movs	r0, #0
 800026e:	4798      	blx	r3
      Handler->DelayUs(1);
 8000270:	68fb      	ldr	r3, [r7, #12]
 8000272:	6a1b      	ldr	r3, [r3, #32]
 8000274:	2001      	movs	r0, #1
 8000276:	4798      	blx	r3
      Handler->ClkWrite(1);
 8000278:	68fb      	ldr	r3, [r7, #12]
 800027a:	699b      	ldr	r3, [r3, #24]
 800027c:	2001      	movs	r0, #1
 800027e:	4798      	blx	r3
      Buff |= (Handler->DioRead() << i);
 8000280:	68fb      	ldr	r3, [r7, #12]
 8000282:	695b      	ldr	r3, [r3, #20]
 8000284:	4798      	blx	r3
 8000286:	4603      	mov	r3, r0
 8000288:	461a      	mov	r2, r3
 800028a:	7dfb      	ldrb	r3, [r7, #23]
 800028c:	fa02 f303 	lsl.w	r3, r2, r3
 8000290:	b25a      	sxtb	r2, r3
 8000292:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000296:	4313      	orrs	r3, r2
 8000298:	b25b      	sxtb	r3, r3
 800029a:	757b      	strb	r3, [r7, #21]
      Handler->DelayUs(1);
 800029c:	68fb      	ldr	r3, [r7, #12]
 800029e:	6a1b      	ldr	r3, [r3, #32]
 80002a0:	2001      	movs	r0, #1
 80002a2:	4798      	blx	r3
    for (i = 0, Buff = 0; i < 8; i++)
 80002a4:	7dfb      	ldrb	r3, [r7, #23]
 80002a6:	3301      	adds	r3, #1
 80002a8:	75fb      	strb	r3, [r7, #23]
 80002aa:	7dfb      	ldrb	r3, [r7, #23]
 80002ac:	2b07      	cmp	r3, #7
 80002ae:	d9db      	bls.n	8000268 <TM1638_ReadBytes+0x2c>
    }

    Data[j] = Buff;
 80002b0:	7dbb      	ldrb	r3, [r7, #22]
 80002b2:	68ba      	ldr	r2, [r7, #8]
 80002b4:	4413      	add	r3, r2
 80002b6:	7d7a      	ldrb	r2, [r7, #21]
 80002b8:	701a      	strb	r2, [r3, #0]
    Handler->DelayUs(2);
 80002ba:	68fb      	ldr	r3, [r7, #12]
 80002bc:	6a1b      	ldr	r3, [r3, #32]
 80002be:	2002      	movs	r0, #2
 80002c0:	4798      	blx	r3
  for (j = 0; j < NumOfBytes; j++)
 80002c2:	7dbb      	ldrb	r3, [r7, #22]
 80002c4:	3301      	adds	r3, #1
 80002c6:	75bb      	strb	r3, [r7, #22]
 80002c8:	7dba      	ldrb	r2, [r7, #22]
 80002ca:	79fb      	ldrb	r3, [r7, #7]
 80002cc:	429a      	cmp	r2, r3
 80002ce:	d3c6      	bcc.n	800025e <TM1638_ReadBytes+0x22>
  }
}
 80002d0:	bf00      	nop
 80002d2:	bf00      	nop
 80002d4:	3718      	adds	r7, #24
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bd80      	pop	{r7, pc}

080002da <TM1638_SetMultipleDisplayRegister>:

static void
TM1638_SetMultipleDisplayRegister(TM1638_Handler_t *Handler,
                                  const uint8_t *DigitData,
                                  uint8_t StartAddr, uint8_t Count)
{
 80002da:	b580      	push	{r7, lr}
 80002dc:	b086      	sub	sp, #24
 80002de:	af00      	add	r7, sp, #0
 80002e0:	60f8      	str	r0, [r7, #12]
 80002e2:	60b9      	str	r1, [r7, #8]
 80002e4:	4611      	mov	r1, r2
 80002e6:	461a      	mov	r2, r3
 80002e8:	460b      	mov	r3, r1
 80002ea:	71fb      	strb	r3, [r7, #7]
 80002ec:	4613      	mov	r3, r2
 80002ee:	71bb      	strb	r3, [r7, #6]
  uint8_t Data = DataInstructionSet | WriteDataToRegister |
 80002f0:	2340      	movs	r3, #64	; 0x40
 80002f2:	75fb      	strb	r3, [r7, #23]
                 AutoAddressAdd | NormalMode;

  TM1638_StartComunication(Handler);
 80002f4:	68f8      	ldr	r0, [r7, #12]
 80002f6:	f7ff ff47 	bl	8000188 <TM1638_StartComunication>
  TM1638_WriteBytes(Handler, &Data, 1);
 80002fa:	f107 0317 	add.w	r3, r7, #23
 80002fe:	2201      	movs	r2, #1
 8000300:	4619      	mov	r1, r3
 8000302:	68f8      	ldr	r0, [r7, #12]
 8000304:	f7ff ff58 	bl	80001b8 <TM1638_WriteBytes>
  TM1638_StopComunication(Handler);
 8000308:	68f8      	ldr	r0, [r7, #12]
 800030a:	f7ff ff49 	bl	80001a0 <TM1638_StopComunication>

  Data = AddressInstructionSet | StartAddr;
 800030e:	79fb      	ldrb	r3, [r7, #7]
 8000310:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8000314:	b2db      	uxtb	r3, r3
 8000316:	75fb      	strb	r3, [r7, #23]

  TM1638_StartComunication(Handler);
 8000318:	68f8      	ldr	r0, [r7, #12]
 800031a:	f7ff ff35 	bl	8000188 <TM1638_StartComunication>
  TM1638_WriteBytes(Handler, &Data, 1);
 800031e:	f107 0317 	add.w	r3, r7, #23
 8000322:	2201      	movs	r2, #1
 8000324:	4619      	mov	r1, r3
 8000326:	68f8      	ldr	r0, [r7, #12]
 8000328:	f7ff ff46 	bl	80001b8 <TM1638_WriteBytes>
  TM1638_WriteBytes(Handler, DigitData, Count);
 800032c:	79bb      	ldrb	r3, [r7, #6]
 800032e:	461a      	mov	r2, r3
 8000330:	68b9      	ldr	r1, [r7, #8]
 8000332:	68f8      	ldr	r0, [r7, #12]
 8000334:	f7ff ff40 	bl	80001b8 <TM1638_WriteBytes>
  TM1638_StopComunication(Handler);
 8000338:	68f8      	ldr	r0, [r7, #12]
 800033a:	f7ff ff31 	bl	80001a0 <TM1638_StopComunication>
}
 800033e:	bf00      	nop
 8000340:	3718      	adds	r7, #24
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}

08000346 <TM1638_ScanKeyRegs>:

static void
TM1638_ScanKeyRegs(TM1638_Handler_t *Handler, uint8_t *KeyRegs)
{
 8000346:	b580      	push	{r7, lr}
 8000348:	b084      	sub	sp, #16
 800034a:	af00      	add	r7, sp, #0
 800034c:	6078      	str	r0, [r7, #4]
 800034e:	6039      	str	r1, [r7, #0]
  uint8_t Data = DataInstructionSet | ReadKeyScanData |
 8000350:	2342      	movs	r3, #66	; 0x42
 8000352:	73fb      	strb	r3, [r7, #15]
                 AutoAddressAdd | NormalMode;

  TM1638_StartComunication(Handler);
 8000354:	6878      	ldr	r0, [r7, #4]
 8000356:	f7ff ff17 	bl	8000188 <TM1638_StartComunication>
  TM1638_WriteBytes(Handler, &Data, 1);
 800035a:	f107 030f 	add.w	r3, r7, #15
 800035e:	2201      	movs	r2, #1
 8000360:	4619      	mov	r1, r3
 8000362:	6878      	ldr	r0, [r7, #4]
 8000364:	f7ff ff28 	bl	80001b8 <TM1638_WriteBytes>
  TM1638_ReadBytes(Handler, KeyRegs, 4);
 8000368:	2204      	movs	r2, #4
 800036a:	6839      	ldr	r1, [r7, #0]
 800036c:	6878      	ldr	r0, [r7, #4]
 800036e:	f7ff ff65 	bl	800023c <TM1638_ReadBytes>
  TM1638_StopComunication(Handler);
 8000372:	6878      	ldr	r0, [r7, #4]
 8000374:	f7ff ff14 	bl	80001a0 <TM1638_StopComunication>
}
 8000378:	bf00      	nop
 800037a:	3710      	adds	r7, #16
 800037c:	46bd      	mov	sp, r7
 800037e:	bd80      	pop	{r7, pc}

08000380 <TM1638_Init>:
 * @retval TM1638_Result_t
 *         - TM1638_OK: Operation was successful.
 */
TM1638_Result_t
TM1638_Init(TM1638_Handler_t *Handler, uint8_t Type)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b084      	sub	sp, #16
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]
 8000388:	460b      	mov	r3, r1
 800038a:	70fb      	strb	r3, [r7, #3]
  Handler->DisplayType = TM1638DisplayTypeComCathode;
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	2200      	movs	r2, #0
 8000390:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 // Handler->DisplayType = TM1638DisplayTypeComAnode;

#if TM1638_SUPPORT_COM_ANODE
  for (uint8_t i = 0; i < 16; i++)
 8000394:	2300      	movs	r3, #0
 8000396:	73fb      	strb	r3, [r7, #15]
 8000398:	e008      	b.n	80003ac <TM1638_Init+0x2c>
  {
    Handler->DisplayRegister[i] = 0;
 800039a:	7bfb      	ldrb	r3, [r7, #15]
 800039c:	687a      	ldr	r2, [r7, #4]
 800039e:	4413      	add	r3, r2
 80003a0:	2200      	movs	r2, #0
 80003a2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  for (uint8_t i = 0; i < 16; i++)
 80003a6:	7bfb      	ldrb	r3, [r7, #15]
 80003a8:	3301      	adds	r3, #1
 80003aa:	73fb      	strb	r3, [r7, #15]
 80003ac:	7bfb      	ldrb	r3, [r7, #15]
 80003ae:	2b0f      	cmp	r3, #15
 80003b0:	d9f3      	bls.n	800039a <TM1638_Init+0x1a>
  }
  if (Type == TM1638DisplayTypeComCathode)
 80003b2:	78fb      	ldrb	r3, [r7, #3]
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d104      	bne.n	80003c2 <TM1638_Init+0x42>
    Handler->DisplayType = TM1638DisplayTypeComCathode;
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	2200      	movs	r2, #0
 80003bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80003c0:	e003      	b.n	80003ca <TM1638_Init+0x4a>
  else
    Handler->DisplayType = TM1638DisplayTypeComAnode;
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	2201      	movs	r2, #1
 80003c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
#endif

  Handler->PlatformInit();
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	4798      	blx	r3
  return TM1638_OK;
 80003d0:	2300      	movs	r3, #0
}
 80003d2:	4618      	mov	r0, r3
 80003d4:	3710      	adds	r7, #16
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bd80      	pop	{r7, pc}

080003da <TM1638_ConfigDisplay>:
 *         - TM1638_OK: Operation was successful
 */
TM1638_Result_t
TM1638_ConfigDisplay(TM1638_Handler_t *Handler,
                     uint8_t Brightness, uint8_t DisplayState)
{
 80003da:	b580      	push	{r7, lr}
 80003dc:	b084      	sub	sp, #16
 80003de:	af00      	add	r7, sp, #0
 80003e0:	6078      	str	r0, [r7, #4]
 80003e2:	460b      	mov	r3, r1
 80003e4:	70fb      	strb	r3, [r7, #3]
 80003e6:	4613      	mov	r3, r2
 80003e8:	70bb      	strb	r3, [r7, #2]
  uint8_t Data = DisplayControlInstructionSet;
 80003ea:	2380      	movs	r3, #128	; 0x80
 80003ec:	73fb      	strb	r3, [r7, #15]
  Data |= Brightness & 0x07;
 80003ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80003f2:	f003 0307 	and.w	r3, r3, #7
 80003f6:	b25a      	sxtb	r2, r3
 80003f8:	7bfb      	ldrb	r3, [r7, #15]
 80003fa:	b25b      	sxtb	r3, r3
 80003fc:	4313      	orrs	r3, r2
 80003fe:	b25b      	sxtb	r3, r3
 8000400:	b2db      	uxtb	r3, r3
 8000402:	73fb      	strb	r3, [r7, #15]
  Data |= (DisplayState) ? (ShowTurnOn) : (ShowTurnOff);
 8000404:	78bb      	ldrb	r3, [r7, #2]
 8000406:	2b00      	cmp	r3, #0
 8000408:	d001      	beq.n	800040e <TM1638_ConfigDisplay+0x34>
 800040a:	2208      	movs	r2, #8
 800040c:	e000      	b.n	8000410 <TM1638_ConfigDisplay+0x36>
 800040e:	2200      	movs	r2, #0
 8000410:	7bfb      	ldrb	r3, [r7, #15]
 8000412:	b25b      	sxtb	r3, r3
 8000414:	4313      	orrs	r3, r2
 8000416:	b25b      	sxtb	r3, r3
 8000418:	b2db      	uxtb	r3, r3
 800041a:	73fb      	strb	r3, [r7, #15]

  TM1638_StartComunication(Handler);
 800041c:	6878      	ldr	r0, [r7, #4]
 800041e:	f7ff feb3 	bl	8000188 <TM1638_StartComunication>
  TM1638_WriteBytes(Handler, &Data, 1);
 8000422:	f107 030f 	add.w	r3, r7, #15
 8000426:	2201      	movs	r2, #1
 8000428:	4619      	mov	r1, r3
 800042a:	6878      	ldr	r0, [r7, #4]
 800042c:	f7ff fec4 	bl	80001b8 <TM1638_WriteBytes>
  TM1638_StopComunication(Handler);
 8000430:	6878      	ldr	r0, [r7, #4]
 8000432:	f7ff feb5 	bl	80001a0 <TM1638_StopComunication>

  return TM1638_OK;
 8000436:	2300      	movs	r3, #0
}
 8000438:	4618      	mov	r0, r3
 800043a:	3710      	adds	r7, #16
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}

08000440 <TM1638_SetSingleDigit>:
 *         - TM1638_OK: Operation was successful
 */
TM1638_Result_t
TM1638_SetSingleDigit(TM1638_Handler_t *Handler,
                      uint8_t DigitData, uint8_t DigitPos)
{ 
 8000440:	b580      	push	{r7, lr}
 8000442:	b082      	sub	sp, #8
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
 8000448:	460b      	mov	r3, r1
 800044a:	70fb      	strb	r3, [r7, #3]
 800044c:	4613      	mov	r3, r2
 800044e:	70bb      	strb	r3, [r7, #2]
  if (Handler->DisplayType == TM1638DisplayTypeComCathode)
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000456:	2b00      	cmp	r3, #0
 8000458:	d106      	bne.n	8000468 <TM1638_SetSingleDigit+0x28>
    TM1638_SetMultipleDisplayRegister(Handler, &DigitData, DigitPos, 1);
 800045a:	78ba      	ldrb	r2, [r7, #2]
 800045c:	1cf9      	adds	r1, r7, #3
 800045e:	2301      	movs	r3, #1
 8000460:	6878      	ldr	r0, [r7, #4]
 8000462:	f7ff ff3a 	bl	80002da <TM1638_SetMultipleDisplayRegister>
 8000466:	e005      	b.n	8000474 <TM1638_SetSingleDigit+0x34>
#if (TM1638_SUPPORT_COM_ANODE)
  else
    TM1638_SetMultipleDigit(Handler, &DigitData, DigitPos, 1);
 8000468:	78ba      	ldrb	r2, [r7, #2]
 800046a:	1cf9      	adds	r1, r7, #3
 800046c:	2301      	movs	r3, #1
 800046e:	6878      	ldr	r0, [r7, #4]
 8000470:	f000 f805 	bl	800047e <TM1638_SetMultipleDigit>
#endif
  return TM1638_OK;
 8000474:	2300      	movs	r3, #0
}
 8000476:	4618      	mov	r0, r3
 8000478:	3708      	adds	r7, #8
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}

0800047e <TM1638_SetMultipleDigit>:
 *         - TM1638_OK: Operation was successful
 */
TM1638_Result_t
TM1638_SetMultipleDigit(TM1638_Handler_t *Handler, const uint8_t *DigitData,
                        uint8_t StartAddr, uint8_t Count)
{
 800047e:	b580      	push	{r7, lr}
 8000480:	b086      	sub	sp, #24
 8000482:	af00      	add	r7, sp, #0
 8000484:	60f8      	str	r0, [r7, #12]
 8000486:	60b9      	str	r1, [r7, #8]
 8000488:	4611      	mov	r1, r2
 800048a:	461a      	mov	r2, r3
 800048c:	460b      	mov	r3, r1
 800048e:	71fb      	strb	r3, [r7, #7]
 8000490:	4613      	mov	r3, r2
 8000492:	71bb      	strb	r3, [r7, #6]
  uint8_t Shift = 0;
 8000494:	2300      	movs	r3, #0
 8000496:	75fb      	strb	r3, [r7, #23]
  uint8_t DigitDataBuff = 0;
 8000498:	2300      	movs	r3, #0
 800049a:	75bb      	strb	r3, [r7, #22]
  uint8_t i = 0, j = 0;
 800049c:	2300      	movs	r3, #0
 800049e:	757b      	strb	r3, [r7, #21]
 80004a0:	2300      	movs	r3, #0
 80004a2:	753b      	strb	r3, [r7, #20]

  if (Handler->DisplayType == TM1638DisplayTypeComCathode)
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d106      	bne.n	80004bc <TM1638_SetMultipleDigit+0x3e>
    TM1638_SetMultipleDisplayRegister(Handler, DigitData, StartAddr, Count);
 80004ae:	79bb      	ldrb	r3, [r7, #6]
 80004b0:	79fa      	ldrb	r2, [r7, #7]
 80004b2:	68b9      	ldr	r1, [r7, #8]
 80004b4:	68f8      	ldr	r0, [r7, #12]
 80004b6:	f7ff ff10 	bl	80002da <TM1638_SetMultipleDisplayRegister>
 80004ba:	e071      	b.n	80005a0 <TM1638_SetMultipleDigit+0x122>
#if (TM1638_SUPPORT_COM_ANODE)
  else
  {
    for (j = 0; j < Count; j++)
 80004bc:	2300      	movs	r3, #0
 80004be:	753b      	strb	r3, [r7, #20]
 80004c0:	e062      	b.n	8000588 <TM1638_SetMultipleDigit+0x10a>
    {
      DigitDataBuff = DigitData[j];
 80004c2:	7d3b      	ldrb	r3, [r7, #20]
 80004c4:	68ba      	ldr	r2, [r7, #8]
 80004c6:	4413      	add	r3, r2
 80004c8:	781b      	ldrb	r3, [r3, #0]
 80004ca:	75bb      	strb	r3, [r7, #22]

      if ((j + StartAddr) >= 0 && (j + StartAddr) <= 7)
 80004cc:	7d3a      	ldrb	r2, [r7, #20]
 80004ce:	79fb      	ldrb	r3, [r7, #7]
 80004d0:	4413      	add	r3, r2
 80004d2:	2b07      	cmp	r3, #7
 80004d4:	dc06      	bgt.n	80004e4 <TM1638_SetMultipleDigit+0x66>
      {
        Shift = j + StartAddr;
 80004d6:	7d3a      	ldrb	r2, [r7, #20]
 80004d8:	79fb      	ldrb	r3, [r7, #7]
 80004da:	4413      	add	r3, r2
 80004dc:	75fb      	strb	r3, [r7, #23]
        i = 0;
 80004de:	2300      	movs	r3, #0
 80004e0:	757b      	strb	r3, [r7, #21]
 80004e2:	e04b      	b.n	800057c <TM1638_SetMultipleDigit+0xfe>
      }
      else if ((j + StartAddr) == 8 || (j + StartAddr) == 9)
 80004e4:	7d3a      	ldrb	r2, [r7, #20]
 80004e6:	79fb      	ldrb	r3, [r7, #7]
 80004e8:	4413      	add	r3, r2
 80004ea:	2b08      	cmp	r3, #8
 80004ec:	d004      	beq.n	80004f8 <TM1638_SetMultipleDigit+0x7a>
 80004ee:	7d3a      	ldrb	r2, [r7, #20]
 80004f0:	79fb      	ldrb	r3, [r7, #7]
 80004f2:	4413      	add	r3, r2
 80004f4:	2b09      	cmp	r3, #9
 80004f6:	d108      	bne.n	800050a <TM1638_SetMultipleDigit+0x8c>
      {
        Shift = (j + StartAddr) - 8;
 80004f8:	7d3a      	ldrb	r2, [r7, #20]
 80004fa:	79fb      	ldrb	r3, [r7, #7]
 80004fc:	4413      	add	r3, r2
 80004fe:	b2db      	uxtb	r3, r3
 8000500:	3b08      	subs	r3, #8
 8000502:	75fb      	strb	r3, [r7, #23]
        i = 1;
 8000504:	2301      	movs	r3, #1
 8000506:	757b      	strb	r3, [r7, #21]
 8000508:	e001      	b.n	800050e <TM1638_SetMultipleDigit+0x90>
      }
      else
      {
        i = 16;
 800050a:	2310      	movs	r3, #16
 800050c:	757b      	strb	r3, [r7, #21]
      }

      for (; i < 16; i += 2, DigitDataBuff >>= 1)
 800050e:	e035      	b.n	800057c <TM1638_SetMultipleDigit+0xfe>
      {
        if (DigitDataBuff & 0x01)
 8000510:	7dbb      	ldrb	r3, [r7, #22]
 8000512:	f003 0301 	and.w	r3, r3, #1
 8000516:	2b00      	cmp	r3, #0
 8000518:	d014      	beq.n	8000544 <TM1638_SetMultipleDigit+0xc6>
          Handler->DisplayRegister[i] |= (1 << Shift);
 800051a:	7d7b      	ldrb	r3, [r7, #21]
 800051c:	68fa      	ldr	r2, [r7, #12]
 800051e:	4413      	add	r3, r2
 8000520:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000524:	b25a      	sxtb	r2, r3
 8000526:	7dfb      	ldrb	r3, [r7, #23]
 8000528:	2101      	movs	r1, #1
 800052a:	fa01 f303 	lsl.w	r3, r1, r3
 800052e:	b25b      	sxtb	r3, r3
 8000530:	4313      	orrs	r3, r2
 8000532:	b25a      	sxtb	r2, r3
 8000534:	7d7b      	ldrb	r3, [r7, #21]
 8000536:	b2d1      	uxtb	r1, r2
 8000538:	68fa      	ldr	r2, [r7, #12]
 800053a:	4413      	add	r3, r2
 800053c:	460a      	mov	r2, r1
 800053e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8000542:	e015      	b.n	8000570 <TM1638_SetMultipleDigit+0xf2>
        else
          Handler->DisplayRegister[i] &= ~(1 << Shift);
 8000544:	7d7b      	ldrb	r3, [r7, #21]
 8000546:	68fa      	ldr	r2, [r7, #12]
 8000548:	4413      	add	r3, r2
 800054a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800054e:	b25a      	sxtb	r2, r3
 8000550:	7dfb      	ldrb	r3, [r7, #23]
 8000552:	2101      	movs	r1, #1
 8000554:	fa01 f303 	lsl.w	r3, r1, r3
 8000558:	b25b      	sxtb	r3, r3
 800055a:	43db      	mvns	r3, r3
 800055c:	b25b      	sxtb	r3, r3
 800055e:	4013      	ands	r3, r2
 8000560:	b25a      	sxtb	r2, r3
 8000562:	7d7b      	ldrb	r3, [r7, #21]
 8000564:	b2d1      	uxtb	r1, r2
 8000566:	68fa      	ldr	r2, [r7, #12]
 8000568:	4413      	add	r3, r2
 800056a:	460a      	mov	r2, r1
 800056c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      for (; i < 16; i += 2, DigitDataBuff >>= 1)
 8000570:	7d7b      	ldrb	r3, [r7, #21]
 8000572:	3302      	adds	r3, #2
 8000574:	757b      	strb	r3, [r7, #21]
 8000576:	7dbb      	ldrb	r3, [r7, #22]
 8000578:	085b      	lsrs	r3, r3, #1
 800057a:	75bb      	strb	r3, [r7, #22]
 800057c:	7d7b      	ldrb	r3, [r7, #21]
 800057e:	2b0f      	cmp	r3, #15
 8000580:	d9c6      	bls.n	8000510 <TM1638_SetMultipleDigit+0x92>
    for (j = 0; j < Count; j++)
 8000582:	7d3b      	ldrb	r3, [r7, #20]
 8000584:	3301      	adds	r3, #1
 8000586:	753b      	strb	r3, [r7, #20]
 8000588:	7d3a      	ldrb	r2, [r7, #20]
 800058a:	79bb      	ldrb	r3, [r7, #6]
 800058c:	429a      	cmp	r2, r3
 800058e:	d398      	bcc.n	80004c2 <TM1638_SetMultipleDigit+0x44>
      }
    }
    TM1638_SetMultipleDisplayRegister(Handler, Handler->DisplayRegister, 0, 16);
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	f103 0125 	add.w	r1, r3, #37	; 0x25
 8000596:	2310      	movs	r3, #16
 8000598:	2200      	movs	r2, #0
 800059a:	68f8      	ldr	r0, [r7, #12]
 800059c:	f7ff fe9d 	bl	80002da <TM1638_SetMultipleDisplayRegister>
  }
#endif

  return TM1638_OK;
 80005a0:	2300      	movs	r3, #0
}
 80005a2:	4618      	mov	r0, r3
 80005a4:	3718      	adds	r7, #24
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
	...

080005ac <TM1638_SetSingleDigit_HEX>:
 *         - TM1638_OK: Operation was successful
 */
TM1638_Result_t
TM1638_SetSingleDigit_HEX(TM1638_Handler_t *Handler,
                          uint8_t DigitData, uint8_t DigitPos)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	460b      	mov	r3, r1
 80005b6:	70fb      	strb	r3, [r7, #3]
 80005b8:	4613      	mov	r3, r2
 80005ba:	70bb      	strb	r3, [r7, #2]
  uint8_t DigitDataHEX = 0;
 80005bc:	2300      	movs	r3, #0
 80005be:	73fb      	strb	r3, [r7, #15]
  uint8_t DecimalPoint = DigitData & 0x80;
 80005c0:	78fb      	ldrb	r3, [r7, #3]
 80005c2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80005c6:	73bb      	strb	r3, [r7, #14]

  DigitData &= 0x7F;
 80005c8:	78fb      	ldrb	r3, [r7, #3]
 80005ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80005ce:	70fb      	strb	r3, [r7, #3]

  if (DigitData <= 15)
 80005d0:	78fb      	ldrb	r3, [r7, #3]
 80005d2:	2b0f      	cmp	r3, #15
 80005d4:	d806      	bhi.n	80005e4 <TM1638_SetSingleDigit_HEX+0x38>
  {
    DigitDataHEX = HexTo7Seg[DigitData] | DecimalPoint;
 80005d6:	78fb      	ldrb	r3, [r7, #3]
 80005d8:	4a45      	ldr	r2, [pc, #276]	; (80006f0 <TM1638_SetSingleDigit_HEX+0x144>)
 80005da:	5cd2      	ldrb	r2, [r2, r3]
 80005dc:	7bbb      	ldrb	r3, [r7, #14]
 80005de:	4313      	orrs	r3, r2
 80005e0:	73fb      	strb	r3, [r7, #15]
 80005e2:	e07a      	b.n	80006da <TM1638_SetSingleDigit_HEX+0x12e>
  }
  else
  {
    switch (DigitData)
 80005e4:	78fb      	ldrb	r3, [r7, #3]
 80005e6:	3b41      	subs	r3, #65	; 0x41
 80005e8:	2b25      	cmp	r3, #37	; 0x25
 80005ea:	d873      	bhi.n	80006d4 <TM1638_SetSingleDigit_HEX+0x128>
 80005ec:	a201      	add	r2, pc, #4	; (adr r2, 80005f4 <TM1638_SetSingleDigit_HEX+0x48>)
 80005ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005f2:	bf00      	nop
 80005f4:	0800068d 	.word	0x0800068d
 80005f8:	08000699 	.word	0x08000699
 80005fc:	080006a5 	.word	0x080006a5
 8000600:	080006b1 	.word	0x080006b1
 8000604:	080006bd 	.word	0x080006bd
 8000608:	080006c9 	.word	0x080006c9
 800060c:	080006d5 	.word	0x080006d5
 8000610:	080006d5 	.word	0x080006d5
 8000614:	080006d5 	.word	0x080006d5
 8000618:	080006d5 	.word	0x080006d5
 800061c:	080006d5 	.word	0x080006d5
 8000620:	080006d5 	.word	0x080006d5
 8000624:	080006d5 	.word	0x080006d5
 8000628:	080006d5 	.word	0x080006d5
 800062c:	080006d5 	.word	0x080006d5
 8000630:	080006d5 	.word	0x080006d5
 8000634:	080006d5 	.word	0x080006d5
 8000638:	080006d5 	.word	0x080006d5
 800063c:	080006d5 	.word	0x080006d5
 8000640:	080006d5 	.word	0x080006d5
 8000644:	080006d5 	.word	0x080006d5
 8000648:	080006d5 	.word	0x080006d5
 800064c:	080006d5 	.word	0x080006d5
 8000650:	080006d5 	.word	0x080006d5
 8000654:	080006d5 	.word	0x080006d5
 8000658:	080006d5 	.word	0x080006d5
 800065c:	080006d5 	.word	0x080006d5
 8000660:	080006d5 	.word	0x080006d5
 8000664:	080006d5 	.word	0x080006d5
 8000668:	080006d5 	.word	0x080006d5
 800066c:	080006d5 	.word	0x080006d5
 8000670:	080006d5 	.word	0x080006d5
 8000674:	0800068d 	.word	0x0800068d
 8000678:	08000699 	.word	0x08000699
 800067c:	080006a5 	.word	0x080006a5
 8000680:	080006b1 	.word	0x080006b1
 8000684:	080006bd 	.word	0x080006bd
 8000688:	080006c9 	.word	0x080006c9
    {
    case 'A':
    case 'a':
      DigitDataHEX = HexTo7Seg[0x0A] | DecimalPoint;
 800068c:	4b18      	ldr	r3, [pc, #96]	; (80006f0 <TM1638_SetSingleDigit_HEX+0x144>)
 800068e:	7a9a      	ldrb	r2, [r3, #10]
 8000690:	7bbb      	ldrb	r3, [r7, #14]
 8000692:	4313      	orrs	r3, r2
 8000694:	73fb      	strb	r3, [r7, #15]
      break;
 8000696:	e020      	b.n	80006da <TM1638_SetSingleDigit_HEX+0x12e>

    case 'B':
    case 'b':
      DigitDataHEX = HexTo7Seg[0x0B] | DecimalPoint;
 8000698:	4b15      	ldr	r3, [pc, #84]	; (80006f0 <TM1638_SetSingleDigit_HEX+0x144>)
 800069a:	7ada      	ldrb	r2, [r3, #11]
 800069c:	7bbb      	ldrb	r3, [r7, #14]
 800069e:	4313      	orrs	r3, r2
 80006a0:	73fb      	strb	r3, [r7, #15]
      break;
 80006a2:	e01a      	b.n	80006da <TM1638_SetSingleDigit_HEX+0x12e>

    case 'C':
    case 'c':
      DigitDataHEX = HexTo7Seg[0x0C] | DecimalPoint;
 80006a4:	4b12      	ldr	r3, [pc, #72]	; (80006f0 <TM1638_SetSingleDigit_HEX+0x144>)
 80006a6:	7b1a      	ldrb	r2, [r3, #12]
 80006a8:	7bbb      	ldrb	r3, [r7, #14]
 80006aa:	4313      	orrs	r3, r2
 80006ac:	73fb      	strb	r3, [r7, #15]
      break;
 80006ae:	e014      	b.n	80006da <TM1638_SetSingleDigit_HEX+0x12e>

    case 'D':
    case 'd':
      DigitDataHEX = HexTo7Seg[0x0D] | DecimalPoint;
 80006b0:	4b0f      	ldr	r3, [pc, #60]	; (80006f0 <TM1638_SetSingleDigit_HEX+0x144>)
 80006b2:	7b5a      	ldrb	r2, [r3, #13]
 80006b4:	7bbb      	ldrb	r3, [r7, #14]
 80006b6:	4313      	orrs	r3, r2
 80006b8:	73fb      	strb	r3, [r7, #15]
      break;
 80006ba:	e00e      	b.n	80006da <TM1638_SetSingleDigit_HEX+0x12e>

    case 'E':
    case 'e':
      DigitDataHEX = HexTo7Seg[0x0E] | DecimalPoint;
 80006bc:	4b0c      	ldr	r3, [pc, #48]	; (80006f0 <TM1638_SetSingleDigit_HEX+0x144>)
 80006be:	7b9a      	ldrb	r2, [r3, #14]
 80006c0:	7bbb      	ldrb	r3, [r7, #14]
 80006c2:	4313      	orrs	r3, r2
 80006c4:	73fb      	strb	r3, [r7, #15]
      break;
 80006c6:	e008      	b.n	80006da <TM1638_SetSingleDigit_HEX+0x12e>

    case 'F':
    case 'f':
      DigitDataHEX = HexTo7Seg[0x0F] | DecimalPoint;
 80006c8:	4b09      	ldr	r3, [pc, #36]	; (80006f0 <TM1638_SetSingleDigit_HEX+0x144>)
 80006ca:	7bda      	ldrb	r2, [r3, #15]
 80006cc:	7bbb      	ldrb	r3, [r7, #14]
 80006ce:	4313      	orrs	r3, r2
 80006d0:	73fb      	strb	r3, [r7, #15]
      break;
 80006d2:	e002      	b.n	80006da <TM1638_SetSingleDigit_HEX+0x12e>

    default:
      DigitDataHEX = 0;
 80006d4:	2300      	movs	r3, #0
 80006d6:	73fb      	strb	r3, [r7, #15]
      break;
 80006d8:	bf00      	nop
    }
  }

  return TM1638_SetSingleDigit(Handler, DigitDataHEX, DigitPos);
 80006da:	78ba      	ldrb	r2, [r7, #2]
 80006dc:	7bfb      	ldrb	r3, [r7, #15]
 80006de:	4619      	mov	r1, r3
 80006e0:	6878      	ldr	r0, [r7, #4]
 80006e2:	f7ff fead 	bl	8000440 <TM1638_SetSingleDigit>
 80006e6:	4603      	mov	r3, r0
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	3710      	adds	r7, #16
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	08001c78 	.word	0x08001c78

080006f4 <TM1638_ScanKeys>:
 * @retval TM1638_Result_t
 *         - TM1638_OK: Operation was successful
 */
TM1638_Result_t
TM1638_ScanKeys(TM1638_Handler_t *Handler, uint32_t *Keys)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b086      	sub	sp, #24
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
 80006fc:	6039      	str	r1, [r7, #0]
  uint8_t KeyRegs[4];
  uint32_t KeysBuff = 0;
 80006fe:	2300      	movs	r3, #0
 8000700:	617b      	str	r3, [r7, #20]
  uint8_t Kn = 0x01;
 8000702:	2301      	movs	r3, #1
 8000704:	74fb      	strb	r3, [r7, #19]

  TM1638_ScanKeyRegs(Handler, KeyRegs);
 8000706:	f107 030c 	add.w	r3, r7, #12
 800070a:	4619      	mov	r1, r3
 800070c:	6878      	ldr	r0, [r7, #4]
 800070e:	f7ff fe1a 	bl	8000346 <TM1638_ScanKeyRegs>

  for (uint8_t i = 0; i < 3; i++)
 8000712:	2300      	movs	r3, #0
 8000714:	74bb      	strb	r3, [r7, #18]
 8000716:	e037      	b.n	8000788 <TM1638_ScanKeys+0x94>
  {
    for (int8_t i = 3; i >= 0; i--)
 8000718:	2303      	movs	r3, #3
 800071a:	747b      	strb	r3, [r7, #17]
 800071c:	e02a      	b.n	8000774 <TM1638_ScanKeys+0x80>
    {
      KeysBuff <<= 1;
 800071e:	697b      	ldr	r3, [r7, #20]
 8000720:	005b      	lsls	r3, r3, #1
 8000722:	617b      	str	r3, [r7, #20]

      if (KeyRegs[i] & (Kn << 4))
 8000724:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8000728:	3318      	adds	r3, #24
 800072a:	443b      	add	r3, r7
 800072c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000730:	461a      	mov	r2, r3
 8000732:	7cfb      	ldrb	r3, [r7, #19]
 8000734:	011b      	lsls	r3, r3, #4
 8000736:	4013      	ands	r3, r2
 8000738:	2b00      	cmp	r3, #0
 800073a:	d003      	beq.n	8000744 <TM1638_ScanKeys+0x50>
        KeysBuff |= 1;
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	f043 0301 	orr.w	r3, r3, #1
 8000742:	617b      	str	r3, [r7, #20]

      KeysBuff <<= 1;
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	005b      	lsls	r3, r3, #1
 8000748:	617b      	str	r3, [r7, #20]

      if (KeyRegs[i] & Kn)
 800074a:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800074e:	3318      	adds	r3, #24
 8000750:	443b      	add	r3, r7
 8000752:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8000756:	7cfb      	ldrb	r3, [r7, #19]
 8000758:	4013      	ands	r3, r2
 800075a:	b2db      	uxtb	r3, r3
 800075c:	2b00      	cmp	r3, #0
 800075e:	d003      	beq.n	8000768 <TM1638_ScanKeys+0x74>
        KeysBuff |= 1;
 8000760:	697b      	ldr	r3, [r7, #20]
 8000762:	f043 0301 	orr.w	r3, r3, #1
 8000766:	617b      	str	r3, [r7, #20]
    for (int8_t i = 3; i >= 0; i--)
 8000768:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800076c:	b2db      	uxtb	r3, r3
 800076e:	3b01      	subs	r3, #1
 8000770:	b2db      	uxtb	r3, r3
 8000772:	747b      	strb	r3, [r7, #17]
 8000774:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8000778:	2b00      	cmp	r3, #0
 800077a:	dad0      	bge.n	800071e <TM1638_ScanKeys+0x2a>
    }

    Kn <<= 1;
 800077c:	7cfb      	ldrb	r3, [r7, #19]
 800077e:	005b      	lsls	r3, r3, #1
 8000780:	74fb      	strb	r3, [r7, #19]
  for (uint8_t i = 0; i < 3; i++)
 8000782:	7cbb      	ldrb	r3, [r7, #18]
 8000784:	3301      	adds	r3, #1
 8000786:	74bb      	strb	r3, [r7, #18]
 8000788:	7cbb      	ldrb	r3, [r7, #18]
 800078a:	2b02      	cmp	r3, #2
 800078c:	d9c4      	bls.n	8000718 <TM1638_ScanKeys+0x24>
  }

  *Keys = KeysBuff;
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	697a      	ldr	r2, [r7, #20]
 8000792:	601a      	str	r2, [r3, #0]

  return TM1638_OK;
 8000794:	2300      	movs	r3, #0
}
 8000796:	4618      	mov	r0, r3
 8000798:	3718      	adds	r7, #24
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}

0800079e <TM1638_SetGPIO_OUT>:
 ==================================================================================
 */

#if defined(TM1638_PLATFORM_STM32)
void TM1638_SetGPIO_OUT(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin)
{
 800079e:	b580      	push	{r7, lr}
 80007a0:	b086      	sub	sp, #24
 80007a2:	af00      	add	r7, sp, #0
 80007a4:	6078      	str	r0, [r7, #4]
 80007a6:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a8:	f107 0308 	add.w	r3, r7, #8
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pin = GPIO_Pin;
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ba:	2301      	movs	r3, #1
 80007bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007be:	2300      	movs	r3, #0
 80007c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c2:	2302      	movs	r3, #2
 80007c4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80007c6:	f107 0308 	add.w	r3, r7, #8
 80007ca:	4619      	mov	r1, r3
 80007cc:	6878      	ldr	r0, [r7, #4]
 80007ce:	f000 fc89 	bl	80010e4 <HAL_GPIO_Init>
}
 80007d2:	bf00      	nop
 80007d4:	3718      	adds	r7, #24
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}

080007da <TM1638_SetGPIO_IN_PU>:
									
void TM1638_SetGPIO_IN_PU(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin)
{
 80007da:	b580      	push	{r7, lr}
 80007dc:	b086      	sub	sp, #24
 80007de:	af00      	add	r7, sp, #0
 80007e0:	6078      	str	r0, [r7, #4]
 80007e2:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e4:	f107 0308 	add.w	r3, r7, #8
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
 80007ec:	605a      	str	r2, [r3, #4]
 80007ee:	609a      	str	r2, [r3, #8]
 80007f0:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pin = GPIO_Pin;
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007f6:	2300      	movs	r3, #0
 80007f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007fa:	2301      	movs	r3, #1
 80007fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fe:	2302      	movs	r3, #2
 8000800:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000802:	f107 0308 	add.w	r3, r7, #8
 8000806:	4619      	mov	r1, r3
 8000808:	6878      	ldr	r0, [r7, #4]
 800080a:	f000 fc6b 	bl	80010e4 <HAL_GPIO_Init>
}
 800080e:	bf00      	nop
 8000810:	3718      	adds	r7, #24
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
	...

08000818 <TM1638_PlatformInit>:
}
#endif

static void
TM1638_PlatformInit(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
#if defined(TM1638_PLATFORM_AVR)
  TM1638_CLK_DDR |= (1<<TM1638_CLK_NUM);
  TM1638_DIO_DDR |= (1<<TM1638_DIO_NUM);
  TM1638_STB_DDR |= (1<<TM1638_STB_NUM);
#elif defined(TM1638_PLATFORM_STM32)
  TM1638_SetGPIO_OUT(TM1638_CLK_GPIO, TM1638_CLK_PIN);
 800081c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000820:	4809      	ldr	r0, [pc, #36]	; (8000848 <TM1638_PlatformInit+0x30>)
 8000822:	f7ff ffbc 	bl	800079e <TM1638_SetGPIO_OUT>
  TM1638_SetGPIO_OUT(TM1638_STB_GPIO, TM1638_STB_PIN);
 8000826:	2140      	movs	r1, #64	; 0x40
 8000828:	4808      	ldr	r0, [pc, #32]	; (800084c <TM1638_PlatformInit+0x34>)
 800082a:	f7ff ffb8 	bl	800079e <TM1638_SetGPIO_OUT>
  TM1638_SetGPIO_OUT(TM1638_DIO_GPIO, TM1638_DIO_PIN);
 800082e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000832:	4807      	ldr	r0, [pc, #28]	; (8000850 <TM1638_PlatformInit+0x38>)
 8000834:	f7ff ffb3 	bl	800079e <TM1638_SetGPIO_OUT>
  TM1638_SetGPIO_OUT(LED_GPIO, LED_PIN);
 8000838:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800083c:	4804      	ldr	r0, [pc, #16]	; (8000850 <TM1638_PlatformInit+0x38>)
 800083e:	f7ff ffae 	bl	800079e <TM1638_SetGPIO_OUT>
#elif defined(TM1638_PLATFORM_ESP32_IDF)
  TM1638_SetGPIO_OUT(TM1638_CLK_GPIO);
  TM1638_SetGPIO_OUT(TM1638_STB_GPIO);
#endif
}
 8000842:	bf00      	nop
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	40010c00 	.word	0x40010c00
 800084c:	40010800 	.word	0x40010800
 8000850:	40011000 	.word	0x40011000

08000854 <TM1638_PlatformDeInit>:

static void
TM1638_PlatformDeInit(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
#elif defined(TM1638_PLATFORM_ESP32_IDF)
  gpio_reset_pin(TM1638_CLK_GPIO);
  gpio_reset_pin(TM1638_STB_GPIO);
  gpio_reset_pin(TM1638_DIO_GPIO);
#endif
}
 8000858:	bf00      	nop
 800085a:	46bd      	mov	sp, r7
 800085c:	bc80      	pop	{r7}
 800085e:	4770      	bx	lr

08000860 <TM1638_DioConfigOut>:

static void
TM1638_DioConfigOut(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
#if defined(TM1638_PLATFORM_AVR)
  TM1638_DIO_DDR |= (1<<TM1638_DIO_NUM);
#elif defined(TM1638_PLATFORM_STM32)
  TM1638_SetGPIO_OUT(TM1638_DIO_GPIO, TM1638_DIO_PIN);
 8000864:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000868:	4802      	ldr	r0, [pc, #8]	; (8000874 <TM1638_DioConfigOut+0x14>)
 800086a:	f7ff ff98 	bl	800079e <TM1638_SetGPIO_OUT>
#elif defined(TM1638_PLATFORM_ESP32_IDF)
  TM1638_SetGPIO_OUT(TM1638_DIO_GPIO);
#endif
}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	40011000 	.word	0x40011000

08000878 <TM1638_DioConfigIn>:

static void
TM1638_DioConfigIn(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
#if defined(TM1638_PLATFORM_AVR)
  TM1638_DIO_DDR &= ~(1<<TM1638_DIO_NUM);
#elif defined(TM1638_PLATFORM_STM32)
  TM1638_SetGPIO_IN_PU(TM1638_DIO_GPIO, TM1638_DIO_PIN);
 800087c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000880:	4802      	ldr	r0, [pc, #8]	; (800088c <TM1638_DioConfigIn+0x14>)
 8000882:	f7ff ffaa 	bl	80007da <TM1638_SetGPIO_IN_PU>
#elif defined(TM1638_PLATFORM_ESP32_IDF)
  TM1638_SetGPIO_IN_PU(TM1638_DIO_GPIO);
#endif
}
 8000886:	bf00      	nop
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40011000 	.word	0x40011000

08000890 <TM1638_DioWrite>:

static void
TM1638_DioWrite(uint8_t Level)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	71fb      	strb	r3, [r7, #7]
  if (Level)
    TM1638_DIO_PORT |= (1<<TM1638_DIO_NUM);
  else
    TM1638_DIO_PORT &= ~(1<<TM1638_DIO_NUM);
#elif defined(TM1638_PLATFORM_STM32)
  HAL_GPIO_WritePin(TM1638_DIO_GPIO, TM1638_DIO_PIN, Level);
 800089a:	79fb      	ldrb	r3, [r7, #7]
 800089c:	461a      	mov	r2, r3
 800089e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008a2:	4803      	ldr	r0, [pc, #12]	; (80008b0 <TM1638_DioWrite+0x20>)
 80008a4:	f000 fdb9 	bl	800141a <HAL_GPIO_WritePin>
#elif defined(TM1638_PLATFORM_ESP32_IDF)
  gpio_set_level(TM1638_DIO_GPIO, Level);
#endif
}
 80008a8:	bf00      	nop
 80008aa:	3708      	adds	r7, #8
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	40011000 	.word	0x40011000

080008b4 <TM1638_DioRead>:

static uint8_t
TM1638_DioRead(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
  uint8_t Result = 1;
 80008ba:	2301      	movs	r3, #1
 80008bc:	71fb      	strb	r3, [r7, #7]
#if defined(TM1638_PLATFORM_AVR)
  Result = (TM1638_DIO_PIN & (1 << TM1638_DIO_NUM)) ? 1 : 0;
#elif defined(TM1638_PLATFORM_STM32)
  Result = HAL_GPIO_ReadPin(TM1638_DIO_GPIO, TM1638_DIO_PIN);
 80008be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008c2:	4805      	ldr	r0, [pc, #20]	; (80008d8 <TM1638_DioRead+0x24>)
 80008c4:	f000 fd92 	bl	80013ec <HAL_GPIO_ReadPin>
 80008c8:	4603      	mov	r3, r0
 80008ca:	71fb      	strb	r3, [r7, #7]
#elif defined(TM1638_PLATFORM_ESP32_IDF)
  Result = gpio_get_level(TM1638_DIO_GPIO);
#endif
  return Result;
 80008cc:	79fb      	ldrb	r3, [r7, #7]
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	3708      	adds	r7, #8
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	40011000 	.word	0x40011000

080008dc <TM1638_ClkWrite>:

static void
TM1638_ClkWrite(uint8_t Level)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4603      	mov	r3, r0
 80008e4:	71fb      	strb	r3, [r7, #7]
  if (Level)
    TM1638_CLK_PORT |= (1<<TM1638_CLK_NUM);
  else
    TM1638_CLK_PORT &= ~(1<<TM1638_CLK_NUM);
#elif defined(TM1638_PLATFORM_STM32)
  HAL_GPIO_WritePin(TM1638_CLK_GPIO, TM1638_CLK_PIN, Level);
 80008e6:	79fb      	ldrb	r3, [r7, #7]
 80008e8:	461a      	mov	r2, r3
 80008ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008ee:	4803      	ldr	r0, [pc, #12]	; (80008fc <TM1638_ClkWrite+0x20>)
 80008f0:	f000 fd93 	bl	800141a <HAL_GPIO_WritePin>
#elif defined(TM1638_PLATFORM_ESP32_IDF)
  gpio_set_level(TM1638_CLK_GPIO, Level);
#endif
}
 80008f4:	bf00      	nop
 80008f6:	3708      	adds	r7, #8
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	40010c00 	.word	0x40010c00

08000900 <TM1638_StbWrite>:

static void
TM1638_StbWrite(uint8_t Level)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	4603      	mov	r3, r0
 8000908:	71fb      	strb	r3, [r7, #7]
  if (Level)
    TM1638_STB_PORT |= (1<<TM1638_STB_NUM);
  else
    TM1638_STB_PORT &= ~(1<<TM1638_STB_NUM);
#elif defined(TM1638_PLATFORM_STM32)
  HAL_GPIO_WritePin(TM1638_STB_GPIO, TM1638_STB_PIN, Level);
 800090a:	79fb      	ldrb	r3, [r7, #7]
 800090c:	461a      	mov	r2, r3
 800090e:	2140      	movs	r1, #64	; 0x40
 8000910:	4803      	ldr	r0, [pc, #12]	; (8000920 <TM1638_StbWrite+0x20>)
 8000912:	f000 fd82 	bl	800141a <HAL_GPIO_WritePin>
#elif defined(TM1638_PLATFORM_ESP32_IDF)
  gpio_set_level(TM1638_STB_GPIO, Level);
#endif
}
 8000916:	bf00      	nop
 8000918:	3708      	adds	r7, #8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	40010800 	.word	0x40010800

08000924 <TM1638_DelayUs>:

static void
TM1638_DelayUs(uint8_t Delay)
{
 8000924:	b480      	push	{r7}
 8000926:	b085      	sub	sp, #20
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	71fb      	strb	r3, [r7, #7]
#if defined(TM1638_PLATFORM_AVR)
  for (; Delay; --Delay)
    _delay_us(1);
#elif defined(TM1638_PLATFORM_STM32)
  for (uint32_t DelayCounter = 0; DelayCounter < 100 * Delay; DelayCounter++)
 800092e:	2300      	movs	r3, #0
 8000930:	60fb      	str	r3, [r7, #12]
 8000932:	e002      	b.n	800093a <TM1638_DelayUs+0x16>
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	3301      	adds	r3, #1
 8000938:	60fb      	str	r3, [r7, #12]
 800093a:	79fb      	ldrb	r3, [r7, #7]
 800093c:	2264      	movs	r2, #100	; 0x64
 800093e:	fb02 f303 	mul.w	r3, r2, r3
 8000942:	461a      	mov	r2, r3
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	4293      	cmp	r3, r2
 8000948:	d3f4      	bcc.n	8000934 <TM1638_DelayUs+0x10>
    DelayCounter = DelayCounter;
#elif defined(TM1638_PLATFORM_ESP32_IDF)
  ets_delay_us(Delay);
#endif
}
 800094a:	bf00      	nop
 800094c:	bf00      	nop
 800094e:	3714      	adds	r7, #20
 8000950:	46bd      	mov	sp, r7
 8000952:	bc80      	pop	{r7}
 8000954:	4770      	bx	lr
	...

08000958 <TM1638_Platform_Init>:
 * @param  Handler: Pointer to handler
 * @retval None
 */
void
TM1638_Platform_Init(TM1638_Handler_t *Handler)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  Handler->PlatformInit = TM1638_PlatformInit;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	4a0f      	ldr	r2, [pc, #60]	; (80009a0 <TM1638_Platform_Init+0x48>)
 8000964:	601a      	str	r2, [r3, #0]
  Handler->PlatformDeInit = TM1638_PlatformDeInit;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	4a0e      	ldr	r2, [pc, #56]	; (80009a4 <TM1638_Platform_Init+0x4c>)
 800096a:	605a      	str	r2, [r3, #4]
  Handler->DioConfigOut = TM1638_DioConfigOut;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	4a0e      	ldr	r2, [pc, #56]	; (80009a8 <TM1638_Platform_Init+0x50>)
 8000970:	609a      	str	r2, [r3, #8]
  Handler->DioConfigIn = TM1638_DioConfigIn;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4a0d      	ldr	r2, [pc, #52]	; (80009ac <TM1638_Platform_Init+0x54>)
 8000976:	60da      	str	r2, [r3, #12]
  Handler->DioWrite = TM1638_DioWrite;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	4a0d      	ldr	r2, [pc, #52]	; (80009b0 <TM1638_Platform_Init+0x58>)
 800097c:	611a      	str	r2, [r3, #16]
  Handler->DioRead = TM1638_DioRead;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	4a0c      	ldr	r2, [pc, #48]	; (80009b4 <TM1638_Platform_Init+0x5c>)
 8000982:	615a      	str	r2, [r3, #20]
  Handler->ClkWrite = TM1638_ClkWrite;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	4a0c      	ldr	r2, [pc, #48]	; (80009b8 <TM1638_Platform_Init+0x60>)
 8000988:	619a      	str	r2, [r3, #24]
  Handler->StbWrite = TM1638_StbWrite;
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	4a0b      	ldr	r2, [pc, #44]	; (80009bc <TM1638_Platform_Init+0x64>)
 800098e:	61da      	str	r2, [r3, #28]
  Handler->DelayUs = TM1638_DelayUs;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	4a0b      	ldr	r2, [pc, #44]	; (80009c0 <TM1638_Platform_Init+0x68>)
 8000994:	621a      	str	r2, [r3, #32]
}
 8000996:	bf00      	nop
 8000998:	370c      	adds	r7, #12
 800099a:	46bd      	mov	sp, r7
 800099c:	bc80      	pop	{r7}
 800099e:	4770      	bx	lr
 80009a0:	08000819 	.word	0x08000819
 80009a4:	08000855 	.word	0x08000855
 80009a8:	08000861 	.word	0x08000861
 80009ac:	08000879 	.word	0x08000879
 80009b0:	08000891 	.word	0x08000891
 80009b4:	080008b5 	.word	0x080008b5
 80009b8:	080008dd 	.word	0x080008dd
 80009bc:	08000901 	.word	0x08000901
 80009c0:	08000925 	.word	0x08000925

080009c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b092      	sub	sp, #72	; 0x48
 80009c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ca:	f000 fa21 	bl	8000e10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ce:	f000 f8c9 	bl	8000b64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009d2:	f000 f90d 	bl	8000bf0 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  TM1638_Handler_t Handler;

  	  TM1638_Platform_Init(&Handler);
 80009d6:	f107 0308 	add.w	r3, r7, #8
 80009da:	4618      	mov	r0, r3
 80009dc:	f7ff ffbc 	bl	8000958 <TM1638_Platform_Init>
  	 TM1638_Init(&Handler, TM1638DisplayTypeComCathode);
 80009e0:	f107 0308 	add.w	r3, r7, #8
 80009e4:	2100      	movs	r1, #0
 80009e6:	4618      	mov	r0, r3
 80009e8:	f7ff fcca 	bl	8000380 <TM1638_Init>
  	//TM1638_Init(&Handler,TM1638DisplayTypeComAnode);
  	  TM1638_ConfigDisplay(&Handler, 1, TM1638DisplayStateOFF);
 80009ec:	f107 0308 	add.w	r3, r7, #8
 80009f0:	2200      	movs	r2, #0
 80009f2:	2101      	movs	r1, #1
 80009f4:	4618      	mov	r0, r3
 80009f6:	f7ff fcf0 	bl	80003da <TM1638_ConfigDisplay>
  	  HAL_Delay(100);
 80009fa:	2064      	movs	r0, #100	; 0x64
 80009fc:	f000 fa6a 	bl	8000ed4 <HAL_Delay>
  	TM1638_ConfigDisplay(&Handler, 7, TM1638DisplayStateON);
 8000a00:	f107 0308 	add.w	r3, r7, #8
 8000a04:	2201      	movs	r2, #1
 8000a06:	2107      	movs	r1, #7
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f7ff fce6 	bl	80003da <TM1638_ConfigDisplay>
  	 TM1638_SetSingleDigit_HEX(&Handler, 0, 2);
 8000a0e:	f107 0308 	add.w	r3, r7, #8
 8000a12:	2202      	movs	r2, #2
 8000a14:	2100      	movs	r1, #0
 8000a16:	4618      	mov	r0, r3
 8000a18:	f7ff fdc8 	bl	80005ac <TM1638_SetSingleDigit_HEX>
  		     HAL_Delay(100);
 8000a1c:	2064      	movs	r0, #100	; 0x64
 8000a1e:	f000 fa59 	bl	8000ed4 <HAL_Delay>
  		     TM1638_SetSingleDigit_HEX(&Handler, 0, 4);
 8000a22:	f107 0308 	add.w	r3, r7, #8
 8000a26:	2204      	movs	r2, #4
 8000a28:	2100      	movs	r1, #0
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f7ff fdbe 	bl	80005ac <TM1638_SetSingleDigit_HEX>
 //uint8_t d=112;
  	 uint8_t i=0;
 8000a30:	2300      	movs	r3, #0
 8000a32:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  	uint32_t keys = 0;//,sw1,sw2,sw3,sw4,sw5,sw6,sw7;
 8000a36:	2300      	movs	r3, #0
 8000a38:	607b      	str	r3, [r7, #4]
  	int status =0;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	643b      	str	r3, [r7, #64]	; 0x40

  /* USER CODE END 2 */
  	TM1638_SetSingleDigit_HEX(&Handler, 0, 0);
 8000a3e:	f107 0308 	add.w	r3, r7, #8
 8000a42:	2200      	movs	r2, #0
 8000a44:	2100      	movs	r1, #0
 8000a46:	4618      	mov	r0, r3
 8000a48:	f7ff fdb0 	bl	80005ac <TM1638_SetSingleDigit_HEX>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	   for (i = 0; i < 9; i++) {
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000a52:	e080      	b.n	8000b56 <main+0x192>

	     HAL_Delay(100);
 8000a54:	2064      	movs	r0, #100	; 0x64
 8000a56:	f000 fa3d 	bl	8000ed4 <HAL_Delay>
	     status = TM1638_ScanKeys(&Handler,&keys);
 8000a5a:	1d3a      	adds	r2, r7, #4
 8000a5c:	f107 0308 	add.w	r3, r7, #8
 8000a60:	4611      	mov	r1, r2
 8000a62:	4618      	mov	r0, r3
 8000a64:	f7ff fe46 	bl	80006f4 <TM1638_ScanKeys>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	643b      	str	r3, [r7, #64]	; 0x40

	     if (status == 0) {
 8000a6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d169      	bne.n	8000b46 <main+0x182>
	         switch (keys) {
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	2b20      	cmp	r3, #32
 8000a76:	d847      	bhi.n	8000b08 <main+0x144>
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d061      	beq.n	8000b40 <main+0x17c>
 8000a7c:	3b01      	subs	r3, #1
 8000a7e:	2b1f      	cmp	r3, #31
 8000a80:	d85e      	bhi.n	8000b40 <main+0x17c>
 8000a82:	a201      	add	r2, pc, #4	; (adr r2, 8000a88 <main+0xc4>)
 8000a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a88:	08000b0f 	.word	0x08000b0f
 8000a8c:	08000b15 	.word	0x08000b15
 8000a90:	08000b41 	.word	0x08000b41
 8000a94:	08000b29 	.word	0x08000b29
 8000a98:	08000b41 	.word	0x08000b41
 8000a9c:	08000b41 	.word	0x08000b41
 8000aa0:	08000b41 	.word	0x08000b41
 8000aa4:	08000b2f 	.word	0x08000b2f
 8000aa8:	08000b41 	.word	0x08000b41
 8000aac:	08000b41 	.word	0x08000b41
 8000ab0:	08000b41 	.word	0x08000b41
 8000ab4:	08000b41 	.word	0x08000b41
 8000ab8:	08000b41 	.word	0x08000b41
 8000abc:	08000b41 	.word	0x08000b41
 8000ac0:	08000b41 	.word	0x08000b41
 8000ac4:	08000b35 	.word	0x08000b35
 8000ac8:	08000b41 	.word	0x08000b41
 8000acc:	08000b41 	.word	0x08000b41
 8000ad0:	08000b41 	.word	0x08000b41
 8000ad4:	08000b41 	.word	0x08000b41
 8000ad8:	08000b41 	.word	0x08000b41
 8000adc:	08000b41 	.word	0x08000b41
 8000ae0:	08000b41 	.word	0x08000b41
 8000ae4:	08000b41 	.word	0x08000b41
 8000ae8:	08000b41 	.word	0x08000b41
 8000aec:	08000b41 	.word	0x08000b41
 8000af0:	08000b41 	.word	0x08000b41
 8000af4:	08000b41 	.word	0x08000b41
 8000af8:	08000b41 	.word	0x08000b41
 8000afc:	08000b41 	.word	0x08000b41
 8000b00:	08000b41 	.word	0x08000b41
 8000b04:	08000b3b 	.word	0x08000b3b
 8000b08:	2b40      	cmp	r3, #64	; 0x40
 8000b0a:	d01b      	beq.n	8000b44 <main+0x180>
	             case BLANK:
	                 //TM1638_SetSingleDigit_HEX(&Handler, 7, 0);
	                 break;
	             default:
	                 // Handle other cases if needed
	                 break;
 8000b0c:	e018      	b.n	8000b40 <main+0x17c>
	            	 ReverseForward();
 8000b0e:	f7ff fb35 	bl	800017c <ReverseForward>
	                 break;
 8000b12:	e018      	b.n	8000b46 <main+0x182>
	            	 	 	 bar_led_status();
 8000b14:	f7ff fb1a 	bl	800014c <bar_led_status>
	                 TM1638_SetSingleDigit_HEX(&Handler, 2, 0);
 8000b18:	f107 0308 	add.w	r3, r7, #8
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	2102      	movs	r1, #2
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff fd43 	bl	80005ac <TM1638_SetSingleDigit_HEX>
	                 break;
 8000b26:	e00e      	b.n	8000b46 <main+0x182>
	            	 StartMachine();
 8000b28:	f7ff fb22 	bl	8000170 <StartMachine>
	                 break;
 8000b2c:	e00b      	b.n	8000b46 <main+0x182>
	            	 bar_led_status();
 8000b2e:	f7ff fb0d 	bl	800014c <bar_led_status>
	                 break;
 8000b32:	e008      	b.n	8000b46 <main+0x182>
	            	 UltraSelect();
 8000b34:	f7ff fb10 	bl	8000158 <UltraSelect>
	                 break;
 8000b38:	e005      	b.n	8000b46 <main+0x182>
	            	 MotorSelect();
 8000b3a:	f7ff fb13 	bl	8000164 <MotorSelect>
	                 break;
 8000b3e:	e002      	b.n	8000b46 <main+0x182>
	                 break;
 8000b40:	bf00      	nop
 8000b42:	e000      	b.n	8000b46 <main+0x182>
	                 break;
 8000b44:	bf00      	nop
	         }
	     }
	  	HAL_Delay(100);
 8000b46:	2064      	movs	r0, #100	; 0x64
 8000b48:	f000 f9c4 	bl	8000ed4 <HAL_Delay>
	   for (i = 0; i < 9; i++) {
 8000b4c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000b50:	3301      	adds	r3, #1
 8000b52:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000b56:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000b5a:	2b08      	cmp	r3, #8
 8000b5c:	f67f af7a 	bls.w	8000a54 <main+0x90>
 8000b60:	e774      	b.n	8000a4c <main+0x88>
 8000b62:	bf00      	nop

08000b64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b090      	sub	sp, #64	; 0x40
 8000b68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b6a:	f107 0318 	add.w	r3, r7, #24
 8000b6e:	2228      	movs	r2, #40	; 0x28
 8000b70:	2100      	movs	r1, #0
 8000b72:	4618      	mov	r0, r3
 8000b74:	f001 f848 	bl	8001c08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b78:	1d3b      	adds	r3, r7, #4
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	601a      	str	r2, [r3, #0]
 8000b7e:	605a      	str	r2, [r3, #4]
 8000b80:	609a      	str	r2, [r3, #8]
 8000b82:	60da      	str	r2, [r3, #12]
 8000b84:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b86:	2301      	movs	r3, #1
 8000b88:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b8e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000b90:	2300      	movs	r3, #0
 8000b92:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b94:	2301      	movs	r3, #1
 8000b96:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b98:	2302      	movs	r3, #2
 8000b9a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b9c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ba0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8000ba2:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8000ba6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ba8:	f107 0318 	add.w	r3, r7, #24
 8000bac:	4618      	mov	r0, r3
 8000bae:	f000 fc4d 	bl	800144c <HAL_RCC_OscConfig>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000bb8:	f000 f89e 	bl	8000cf8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bbc:	230f      	movs	r3, #15
 8000bbe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bcc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bd2:	1d3b      	adds	r3, r7, #4
 8000bd4:	2102      	movs	r1, #2
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f000 feba 	bl	8001950 <HAL_RCC_ClockConfig>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000be2:	f000 f889 	bl	8000cf8 <Error_Handler>
  }
}
 8000be6:	bf00      	nop
 8000be8:	3740      	adds	r7, #64	; 0x40
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
	...

08000bf0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b088      	sub	sp, #32
 8000bf4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf6:	f107 0310 	add.w	r3, r7, #16
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
 8000bfe:	605a      	str	r2, [r3, #4]
 8000c00:	609a      	str	r2, [r3, #8]
 8000c02:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c04:	4b38      	ldr	r3, [pc, #224]	; (8000ce8 <MX_GPIO_Init+0xf8>)
 8000c06:	699b      	ldr	r3, [r3, #24]
 8000c08:	4a37      	ldr	r2, [pc, #220]	; (8000ce8 <MX_GPIO_Init+0xf8>)
 8000c0a:	f043 0310 	orr.w	r3, r3, #16
 8000c0e:	6193      	str	r3, [r2, #24]
 8000c10:	4b35      	ldr	r3, [pc, #212]	; (8000ce8 <MX_GPIO_Init+0xf8>)
 8000c12:	699b      	ldr	r3, [r3, #24]
 8000c14:	f003 0310 	and.w	r3, r3, #16
 8000c18:	60fb      	str	r3, [r7, #12]
 8000c1a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c1c:	4b32      	ldr	r3, [pc, #200]	; (8000ce8 <MX_GPIO_Init+0xf8>)
 8000c1e:	699b      	ldr	r3, [r3, #24]
 8000c20:	4a31      	ldr	r2, [pc, #196]	; (8000ce8 <MX_GPIO_Init+0xf8>)
 8000c22:	f043 0320 	orr.w	r3, r3, #32
 8000c26:	6193      	str	r3, [r2, #24]
 8000c28:	4b2f      	ldr	r3, [pc, #188]	; (8000ce8 <MX_GPIO_Init+0xf8>)
 8000c2a:	699b      	ldr	r3, [r3, #24]
 8000c2c:	f003 0320 	and.w	r3, r3, #32
 8000c30:	60bb      	str	r3, [r7, #8]
 8000c32:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c34:	4b2c      	ldr	r3, [pc, #176]	; (8000ce8 <MX_GPIO_Init+0xf8>)
 8000c36:	699b      	ldr	r3, [r3, #24]
 8000c38:	4a2b      	ldr	r2, [pc, #172]	; (8000ce8 <MX_GPIO_Init+0xf8>)
 8000c3a:	f043 0304 	orr.w	r3, r3, #4
 8000c3e:	6193      	str	r3, [r2, #24]
 8000c40:	4b29      	ldr	r3, [pc, #164]	; (8000ce8 <MX_GPIO_Init+0xf8>)
 8000c42:	699b      	ldr	r3, [r3, #24]
 8000c44:	f003 0304 	and.w	r3, r3, #4
 8000c48:	607b      	str	r3, [r7, #4]
 8000c4a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4c:	4b26      	ldr	r3, [pc, #152]	; (8000ce8 <MX_GPIO_Init+0xf8>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	4a25      	ldr	r2, [pc, #148]	; (8000ce8 <MX_GPIO_Init+0xf8>)
 8000c52:	f043 0308 	orr.w	r3, r3, #8
 8000c56:	6193      	str	r3, [r2, #24]
 8000c58:	4b23      	ldr	r3, [pc, #140]	; (8000ce8 <MX_GPIO_Init+0xf8>)
 8000c5a:	699b      	ldr	r3, [r3, #24]
 8000c5c:	f003 0308 	and.w	r3, r3, #8
 8000c60:	603b      	str	r3, [r7, #0]
 8000c62:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000c64:	2200      	movs	r2, #0
 8000c66:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c6a:	4820      	ldr	r0, [pc, #128]	; (8000cec <MX_GPIO_Init+0xfc>)
 8000c6c:	f000 fbd5 	bl	800141a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000c70:	2200      	movs	r2, #0
 8000c72:	2140      	movs	r1, #64	; 0x40
 8000c74:	481e      	ldr	r0, [pc, #120]	; (8000cf0 <MX_GPIO_Init+0x100>)
 8000c76:	f000 fbd0 	bl	800141a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c80:	481c      	ldr	r0, [pc, #112]	; (8000cf4 <MX_GPIO_Init+0x104>)
 8000c82:	f000 fbca 	bl	800141a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000c86:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c90:	2300      	movs	r3, #0
 8000c92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c94:	2302      	movs	r3, #2
 8000c96:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c98:	f107 0310 	add.w	r3, r7, #16
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4813      	ldr	r0, [pc, #76]	; (8000cec <MX_GPIO_Init+0xfc>)
 8000ca0:	f000 fa20 	bl	80010e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ca4:	2340      	movs	r3, #64	; 0x40
 8000ca6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb4:	f107 0310 	add.w	r3, r7, #16
 8000cb8:	4619      	mov	r1, r3
 8000cba:	480d      	ldr	r0, [pc, #52]	; (8000cf0 <MX_GPIO_Init+0x100>)
 8000cbc:	f000 fa12 	bl	80010e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000cc0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000cc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cd2:	f107 0310 	add.w	r3, r7, #16
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4806      	ldr	r0, [pc, #24]	; (8000cf4 <MX_GPIO_Init+0x104>)
 8000cda:	f000 fa03 	bl	80010e4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000cde:	bf00      	nop
 8000ce0:	3720      	adds	r7, #32
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40021000 	.word	0x40021000
 8000cec:	40011000 	.word	0x40011000
 8000cf0:	40010800 	.word	0x40010800
 8000cf4:	40010c00 	.word	0x40010c00

08000cf8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cfc:	b672      	cpsid	i
}
 8000cfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d00:	e7fe      	b.n	8000d00 <Error_Handler+0x8>
	...

08000d04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b085      	sub	sp, #20
 8000d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d0a:	4b15      	ldr	r3, [pc, #84]	; (8000d60 <HAL_MspInit+0x5c>)
 8000d0c:	699b      	ldr	r3, [r3, #24]
 8000d0e:	4a14      	ldr	r2, [pc, #80]	; (8000d60 <HAL_MspInit+0x5c>)
 8000d10:	f043 0301 	orr.w	r3, r3, #1
 8000d14:	6193      	str	r3, [r2, #24]
 8000d16:	4b12      	ldr	r3, [pc, #72]	; (8000d60 <HAL_MspInit+0x5c>)
 8000d18:	699b      	ldr	r3, [r3, #24]
 8000d1a:	f003 0301 	and.w	r3, r3, #1
 8000d1e:	60bb      	str	r3, [r7, #8]
 8000d20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d22:	4b0f      	ldr	r3, [pc, #60]	; (8000d60 <HAL_MspInit+0x5c>)
 8000d24:	69db      	ldr	r3, [r3, #28]
 8000d26:	4a0e      	ldr	r2, [pc, #56]	; (8000d60 <HAL_MspInit+0x5c>)
 8000d28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d2c:	61d3      	str	r3, [r2, #28]
 8000d2e:	4b0c      	ldr	r3, [pc, #48]	; (8000d60 <HAL_MspInit+0x5c>)
 8000d30:	69db      	ldr	r3, [r3, #28]
 8000d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d36:	607b      	str	r3, [r7, #4]
 8000d38:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d3a:	4b0a      	ldr	r3, [pc, #40]	; (8000d64 <HAL_MspInit+0x60>)
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	60fb      	str	r3, [r7, #12]
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d46:	60fb      	str	r3, [r7, #12]
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d4e:	60fb      	str	r3, [r7, #12]
 8000d50:	4a04      	ldr	r2, [pc, #16]	; (8000d64 <HAL_MspInit+0x60>)
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d56:	bf00      	nop
 8000d58:	3714      	adds	r7, #20
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bc80      	pop	{r7}
 8000d5e:	4770      	bx	lr
 8000d60:	40021000 	.word	0x40021000
 8000d64:	40010000 	.word	0x40010000

08000d68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d6c:	e7fe      	b.n	8000d6c <NMI_Handler+0x4>

08000d6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d6e:	b480      	push	{r7}
 8000d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d72:	e7fe      	b.n	8000d72 <HardFault_Handler+0x4>

08000d74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d78:	e7fe      	b.n	8000d78 <MemManage_Handler+0x4>

08000d7a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d7e:	e7fe      	b.n	8000d7e <BusFault_Handler+0x4>

08000d80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d84:	e7fe      	b.n	8000d84 <UsageFault_Handler+0x4>

08000d86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d86:	b480      	push	{r7}
 8000d88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d8a:	bf00      	nop
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bc80      	pop	{r7}
 8000d90:	4770      	bx	lr

08000d92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d92:	b480      	push	{r7}
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d96:	bf00      	nop
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bc80      	pop	{r7}
 8000d9c:	4770      	bx	lr

08000d9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d9e:	b480      	push	{r7}
 8000da0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000da2:	bf00      	nop
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bc80      	pop	{r7}
 8000da8:	4770      	bx	lr

08000daa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000daa:	b580      	push	{r7, lr}
 8000dac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dae:	f000 f875 	bl	8000e9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000db2:	bf00      	nop
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000db6:	b480      	push	{r7}
 8000db8:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dba:	bf00      	nop
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bc80      	pop	{r7}
 8000dc0:	4770      	bx	lr
	...

08000dc4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000dc4:	f7ff fff7 	bl	8000db6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dc8:	480b      	ldr	r0, [pc, #44]	; (8000df8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000dca:	490c      	ldr	r1, [pc, #48]	; (8000dfc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000dcc:	4a0c      	ldr	r2, [pc, #48]	; (8000e00 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000dce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dd0:	e002      	b.n	8000dd8 <LoopCopyDataInit>

08000dd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dd6:	3304      	adds	r3, #4

08000dd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ddc:	d3f9      	bcc.n	8000dd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dde:	4a09      	ldr	r2, [pc, #36]	; (8000e04 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000de0:	4c09      	ldr	r4, [pc, #36]	; (8000e08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000de2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000de4:	e001      	b.n	8000dea <LoopFillZerobss>

08000de6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000de6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000de8:	3204      	adds	r2, #4

08000dea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dec:	d3fb      	bcc.n	8000de6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dee:	f000 ff13 	bl	8001c18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000df2:	f7ff fde7 	bl	80009c4 <main>
  bx lr
 8000df6:	4770      	bx	lr
  ldr r0, =_sdata
 8000df8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dfc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e00:	08001cb0 	.word	0x08001cb0
  ldr r2, =_sbss
 8000e04:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e08:	2000002c 	.word	0x2000002c

08000e0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e0c:	e7fe      	b.n	8000e0c <ADC1_2_IRQHandler>
	...

08000e10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e14:	4b08      	ldr	r3, [pc, #32]	; (8000e38 <HAL_Init+0x28>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a07      	ldr	r2, [pc, #28]	; (8000e38 <HAL_Init+0x28>)
 8000e1a:	f043 0310 	orr.w	r3, r3, #16
 8000e1e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e20:	2003      	movs	r0, #3
 8000e22:	f000 f92b 	bl	800107c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e26:	200f      	movs	r0, #15
 8000e28:	f000 f808 	bl	8000e3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e2c:	f7ff ff6a 	bl	8000d04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e30:	2300      	movs	r3, #0
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	40022000 	.word	0x40022000

08000e3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e44:	4b12      	ldr	r3, [pc, #72]	; (8000e90 <HAL_InitTick+0x54>)
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	4b12      	ldr	r3, [pc, #72]	; (8000e94 <HAL_InitTick+0x58>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e52:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f000 f935 	bl	80010ca <HAL_SYSTICK_Config>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e00e      	b.n	8000e88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	2b0f      	cmp	r3, #15
 8000e6e:	d80a      	bhi.n	8000e86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e70:	2200      	movs	r2, #0
 8000e72:	6879      	ldr	r1, [r7, #4]
 8000e74:	f04f 30ff 	mov.w	r0, #4294967295
 8000e78:	f000 f90b 	bl	8001092 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e7c:	4a06      	ldr	r2, [pc, #24]	; (8000e98 <HAL_InitTick+0x5c>)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e82:	2300      	movs	r3, #0
 8000e84:	e000      	b.n	8000e88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	20000000 	.word	0x20000000
 8000e94:	20000008 	.word	0x20000008
 8000e98:	20000004 	.word	0x20000004

08000e9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ea0:	4b05      	ldr	r3, [pc, #20]	; (8000eb8 <HAL_IncTick+0x1c>)
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	4b05      	ldr	r3, [pc, #20]	; (8000ebc <HAL_IncTick+0x20>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	4413      	add	r3, r2
 8000eac:	4a03      	ldr	r2, [pc, #12]	; (8000ebc <HAL_IncTick+0x20>)
 8000eae:	6013      	str	r3, [r2, #0]
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr
 8000eb8:	20000008 	.word	0x20000008
 8000ebc:	20000028 	.word	0x20000028

08000ec0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ec4:	4b02      	ldr	r3, [pc, #8]	; (8000ed0 <HAL_GetTick+0x10>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bc80      	pop	{r7}
 8000ece:	4770      	bx	lr
 8000ed0:	20000028 	.word	0x20000028

08000ed4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000edc:	f7ff fff0 	bl	8000ec0 <HAL_GetTick>
 8000ee0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000eec:	d005      	beq.n	8000efa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000eee:	4b0a      	ldr	r3, [pc, #40]	; (8000f18 <HAL_Delay+0x44>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	461a      	mov	r2, r3
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	4413      	add	r3, r2
 8000ef8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000efa:	bf00      	nop
 8000efc:	f7ff ffe0 	bl	8000ec0 <HAL_GetTick>
 8000f00:	4602      	mov	r2, r0
 8000f02:	68bb      	ldr	r3, [r7, #8]
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	68fa      	ldr	r2, [r7, #12]
 8000f08:	429a      	cmp	r2, r3
 8000f0a:	d8f7      	bhi.n	8000efc <HAL_Delay+0x28>
  {
  }
}
 8000f0c:	bf00      	nop
 8000f0e:	bf00      	nop
 8000f10:	3710      	adds	r7, #16
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000008 	.word	0x20000008

08000f1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	f003 0307 	and.w	r3, r3, #7
 8000f2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f2c:	4b0c      	ldr	r3, [pc, #48]	; (8000f60 <__NVIC_SetPriorityGrouping+0x44>)
 8000f2e:	68db      	ldr	r3, [r3, #12]
 8000f30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f32:	68ba      	ldr	r2, [r7, #8]
 8000f34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f38:	4013      	ands	r3, r2
 8000f3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f4e:	4a04      	ldr	r2, [pc, #16]	; (8000f60 <__NVIC_SetPriorityGrouping+0x44>)
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	60d3      	str	r3, [r2, #12]
}
 8000f54:	bf00      	nop
 8000f56:	3714      	adds	r7, #20
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bc80      	pop	{r7}
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	e000ed00 	.word	0xe000ed00

08000f64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f68:	4b04      	ldr	r3, [pc, #16]	; (8000f7c <__NVIC_GetPriorityGrouping+0x18>)
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	0a1b      	lsrs	r3, r3, #8
 8000f6e:	f003 0307 	and.w	r3, r3, #7
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	e000ed00 	.word	0xe000ed00

08000f80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	6039      	str	r1, [r7, #0]
 8000f8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	db0a      	blt.n	8000faa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	b2da      	uxtb	r2, r3
 8000f98:	490c      	ldr	r1, [pc, #48]	; (8000fcc <__NVIC_SetPriority+0x4c>)
 8000f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9e:	0112      	lsls	r2, r2, #4
 8000fa0:	b2d2      	uxtb	r2, r2
 8000fa2:	440b      	add	r3, r1
 8000fa4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fa8:	e00a      	b.n	8000fc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	4908      	ldr	r1, [pc, #32]	; (8000fd0 <__NVIC_SetPriority+0x50>)
 8000fb0:	79fb      	ldrb	r3, [r7, #7]
 8000fb2:	f003 030f 	and.w	r3, r3, #15
 8000fb6:	3b04      	subs	r3, #4
 8000fb8:	0112      	lsls	r2, r2, #4
 8000fba:	b2d2      	uxtb	r2, r2
 8000fbc:	440b      	add	r3, r1
 8000fbe:	761a      	strb	r2, [r3, #24]
}
 8000fc0:	bf00      	nop
 8000fc2:	370c      	adds	r7, #12
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bc80      	pop	{r7}
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	e000e100 	.word	0xe000e100
 8000fd0:	e000ed00 	.word	0xe000ed00

08000fd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b089      	sub	sp, #36	; 0x24
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	60f8      	str	r0, [r7, #12]
 8000fdc:	60b9      	str	r1, [r7, #8]
 8000fde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	f003 0307 	and.w	r3, r3, #7
 8000fe6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	f1c3 0307 	rsb	r3, r3, #7
 8000fee:	2b04      	cmp	r3, #4
 8000ff0:	bf28      	it	cs
 8000ff2:	2304      	movcs	r3, #4
 8000ff4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ff6:	69fb      	ldr	r3, [r7, #28]
 8000ff8:	3304      	adds	r3, #4
 8000ffa:	2b06      	cmp	r3, #6
 8000ffc:	d902      	bls.n	8001004 <NVIC_EncodePriority+0x30>
 8000ffe:	69fb      	ldr	r3, [r7, #28]
 8001000:	3b03      	subs	r3, #3
 8001002:	e000      	b.n	8001006 <NVIC_EncodePriority+0x32>
 8001004:	2300      	movs	r3, #0
 8001006:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001008:	f04f 32ff 	mov.w	r2, #4294967295
 800100c:	69bb      	ldr	r3, [r7, #24]
 800100e:	fa02 f303 	lsl.w	r3, r2, r3
 8001012:	43da      	mvns	r2, r3
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	401a      	ands	r2, r3
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800101c:	f04f 31ff 	mov.w	r1, #4294967295
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	fa01 f303 	lsl.w	r3, r1, r3
 8001026:	43d9      	mvns	r1, r3
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800102c:	4313      	orrs	r3, r2
         );
}
 800102e:	4618      	mov	r0, r3
 8001030:	3724      	adds	r7, #36	; 0x24
 8001032:	46bd      	mov	sp, r7
 8001034:	bc80      	pop	{r7}
 8001036:	4770      	bx	lr

08001038 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	3b01      	subs	r3, #1
 8001044:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001048:	d301      	bcc.n	800104e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800104a:	2301      	movs	r3, #1
 800104c:	e00f      	b.n	800106e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800104e:	4a0a      	ldr	r2, [pc, #40]	; (8001078 <SysTick_Config+0x40>)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	3b01      	subs	r3, #1
 8001054:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001056:	210f      	movs	r1, #15
 8001058:	f04f 30ff 	mov.w	r0, #4294967295
 800105c:	f7ff ff90 	bl	8000f80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001060:	4b05      	ldr	r3, [pc, #20]	; (8001078 <SysTick_Config+0x40>)
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001066:	4b04      	ldr	r3, [pc, #16]	; (8001078 <SysTick_Config+0x40>)
 8001068:	2207      	movs	r2, #7
 800106a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800106c:	2300      	movs	r3, #0
}
 800106e:	4618      	mov	r0, r3
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	e000e010 	.word	0xe000e010

0800107c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f7ff ff49 	bl	8000f1c <__NVIC_SetPriorityGrouping>
}
 800108a:	bf00      	nop
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001092:	b580      	push	{r7, lr}
 8001094:	b086      	sub	sp, #24
 8001096:	af00      	add	r7, sp, #0
 8001098:	4603      	mov	r3, r0
 800109a:	60b9      	str	r1, [r7, #8]
 800109c:	607a      	str	r2, [r7, #4]
 800109e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010a0:	2300      	movs	r3, #0
 80010a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010a4:	f7ff ff5e 	bl	8000f64 <__NVIC_GetPriorityGrouping>
 80010a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010aa:	687a      	ldr	r2, [r7, #4]
 80010ac:	68b9      	ldr	r1, [r7, #8]
 80010ae:	6978      	ldr	r0, [r7, #20]
 80010b0:	f7ff ff90 	bl	8000fd4 <NVIC_EncodePriority>
 80010b4:	4602      	mov	r2, r0
 80010b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ba:	4611      	mov	r1, r2
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff ff5f 	bl	8000f80 <__NVIC_SetPriority>
}
 80010c2:	bf00      	nop
 80010c4:	3718      	adds	r7, #24
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b082      	sub	sp, #8
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff ffb0 	bl	8001038 <SysTick_Config>
 80010d8:	4603      	mov	r3, r0
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
	...

080010e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b08b      	sub	sp, #44	; 0x2c
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010ee:	2300      	movs	r3, #0
 80010f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80010f2:	2300      	movs	r3, #0
 80010f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010f6:	e169      	b.n	80013cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80010f8:	2201      	movs	r2, #1
 80010fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	69fa      	ldr	r2, [r7, #28]
 8001108:	4013      	ands	r3, r2
 800110a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	69fb      	ldr	r3, [r7, #28]
 8001110:	429a      	cmp	r2, r3
 8001112:	f040 8158 	bne.w	80013c6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	4a9a      	ldr	r2, [pc, #616]	; (8001384 <HAL_GPIO_Init+0x2a0>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d05e      	beq.n	80011de <HAL_GPIO_Init+0xfa>
 8001120:	4a98      	ldr	r2, [pc, #608]	; (8001384 <HAL_GPIO_Init+0x2a0>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d875      	bhi.n	8001212 <HAL_GPIO_Init+0x12e>
 8001126:	4a98      	ldr	r2, [pc, #608]	; (8001388 <HAL_GPIO_Init+0x2a4>)
 8001128:	4293      	cmp	r3, r2
 800112a:	d058      	beq.n	80011de <HAL_GPIO_Init+0xfa>
 800112c:	4a96      	ldr	r2, [pc, #600]	; (8001388 <HAL_GPIO_Init+0x2a4>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d86f      	bhi.n	8001212 <HAL_GPIO_Init+0x12e>
 8001132:	4a96      	ldr	r2, [pc, #600]	; (800138c <HAL_GPIO_Init+0x2a8>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d052      	beq.n	80011de <HAL_GPIO_Init+0xfa>
 8001138:	4a94      	ldr	r2, [pc, #592]	; (800138c <HAL_GPIO_Init+0x2a8>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d869      	bhi.n	8001212 <HAL_GPIO_Init+0x12e>
 800113e:	4a94      	ldr	r2, [pc, #592]	; (8001390 <HAL_GPIO_Init+0x2ac>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d04c      	beq.n	80011de <HAL_GPIO_Init+0xfa>
 8001144:	4a92      	ldr	r2, [pc, #584]	; (8001390 <HAL_GPIO_Init+0x2ac>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d863      	bhi.n	8001212 <HAL_GPIO_Init+0x12e>
 800114a:	4a92      	ldr	r2, [pc, #584]	; (8001394 <HAL_GPIO_Init+0x2b0>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d046      	beq.n	80011de <HAL_GPIO_Init+0xfa>
 8001150:	4a90      	ldr	r2, [pc, #576]	; (8001394 <HAL_GPIO_Init+0x2b0>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d85d      	bhi.n	8001212 <HAL_GPIO_Init+0x12e>
 8001156:	2b12      	cmp	r3, #18
 8001158:	d82a      	bhi.n	80011b0 <HAL_GPIO_Init+0xcc>
 800115a:	2b12      	cmp	r3, #18
 800115c:	d859      	bhi.n	8001212 <HAL_GPIO_Init+0x12e>
 800115e:	a201      	add	r2, pc, #4	; (adr r2, 8001164 <HAL_GPIO_Init+0x80>)
 8001160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001164:	080011df 	.word	0x080011df
 8001168:	080011b9 	.word	0x080011b9
 800116c:	080011cb 	.word	0x080011cb
 8001170:	0800120d 	.word	0x0800120d
 8001174:	08001213 	.word	0x08001213
 8001178:	08001213 	.word	0x08001213
 800117c:	08001213 	.word	0x08001213
 8001180:	08001213 	.word	0x08001213
 8001184:	08001213 	.word	0x08001213
 8001188:	08001213 	.word	0x08001213
 800118c:	08001213 	.word	0x08001213
 8001190:	08001213 	.word	0x08001213
 8001194:	08001213 	.word	0x08001213
 8001198:	08001213 	.word	0x08001213
 800119c:	08001213 	.word	0x08001213
 80011a0:	08001213 	.word	0x08001213
 80011a4:	08001213 	.word	0x08001213
 80011a8:	080011c1 	.word	0x080011c1
 80011ac:	080011d5 	.word	0x080011d5
 80011b0:	4a79      	ldr	r2, [pc, #484]	; (8001398 <HAL_GPIO_Init+0x2b4>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d013      	beq.n	80011de <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80011b6:	e02c      	b.n	8001212 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	623b      	str	r3, [r7, #32]
          break;
 80011be:	e029      	b.n	8001214 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	3304      	adds	r3, #4
 80011c6:	623b      	str	r3, [r7, #32]
          break;
 80011c8:	e024      	b.n	8001214 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	68db      	ldr	r3, [r3, #12]
 80011ce:	3308      	adds	r3, #8
 80011d0:	623b      	str	r3, [r7, #32]
          break;
 80011d2:	e01f      	b.n	8001214 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	330c      	adds	r3, #12
 80011da:	623b      	str	r3, [r7, #32]
          break;
 80011dc:	e01a      	b.n	8001214 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d102      	bne.n	80011ec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80011e6:	2304      	movs	r3, #4
 80011e8:	623b      	str	r3, [r7, #32]
          break;
 80011ea:	e013      	b.n	8001214 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	2b01      	cmp	r3, #1
 80011f2:	d105      	bne.n	8001200 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011f4:	2308      	movs	r3, #8
 80011f6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	69fa      	ldr	r2, [r7, #28]
 80011fc:	611a      	str	r2, [r3, #16]
          break;
 80011fe:	e009      	b.n	8001214 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001200:	2308      	movs	r3, #8
 8001202:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	69fa      	ldr	r2, [r7, #28]
 8001208:	615a      	str	r2, [r3, #20]
          break;
 800120a:	e003      	b.n	8001214 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800120c:	2300      	movs	r3, #0
 800120e:	623b      	str	r3, [r7, #32]
          break;
 8001210:	e000      	b.n	8001214 <HAL_GPIO_Init+0x130>
          break;
 8001212:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001214:	69bb      	ldr	r3, [r7, #24]
 8001216:	2bff      	cmp	r3, #255	; 0xff
 8001218:	d801      	bhi.n	800121e <HAL_GPIO_Init+0x13a>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	e001      	b.n	8001222 <HAL_GPIO_Init+0x13e>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	3304      	adds	r3, #4
 8001222:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	2bff      	cmp	r3, #255	; 0xff
 8001228:	d802      	bhi.n	8001230 <HAL_GPIO_Init+0x14c>
 800122a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	e002      	b.n	8001236 <HAL_GPIO_Init+0x152>
 8001230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001232:	3b08      	subs	r3, #8
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	210f      	movs	r1, #15
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	fa01 f303 	lsl.w	r3, r1, r3
 8001244:	43db      	mvns	r3, r3
 8001246:	401a      	ands	r2, r3
 8001248:	6a39      	ldr	r1, [r7, #32]
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	fa01 f303 	lsl.w	r3, r1, r3
 8001250:	431a      	orrs	r2, r3
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800125e:	2b00      	cmp	r3, #0
 8001260:	f000 80b1 	beq.w	80013c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001264:	4b4d      	ldr	r3, [pc, #308]	; (800139c <HAL_GPIO_Init+0x2b8>)
 8001266:	699b      	ldr	r3, [r3, #24]
 8001268:	4a4c      	ldr	r2, [pc, #304]	; (800139c <HAL_GPIO_Init+0x2b8>)
 800126a:	f043 0301 	orr.w	r3, r3, #1
 800126e:	6193      	str	r3, [r2, #24]
 8001270:	4b4a      	ldr	r3, [pc, #296]	; (800139c <HAL_GPIO_Init+0x2b8>)
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	f003 0301 	and.w	r3, r3, #1
 8001278:	60bb      	str	r3, [r7, #8]
 800127a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800127c:	4a48      	ldr	r2, [pc, #288]	; (80013a0 <HAL_GPIO_Init+0x2bc>)
 800127e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001280:	089b      	lsrs	r3, r3, #2
 8001282:	3302      	adds	r3, #2
 8001284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001288:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800128a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800128c:	f003 0303 	and.w	r3, r3, #3
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	220f      	movs	r2, #15
 8001294:	fa02 f303 	lsl.w	r3, r2, r3
 8001298:	43db      	mvns	r3, r3
 800129a:	68fa      	ldr	r2, [r7, #12]
 800129c:	4013      	ands	r3, r2
 800129e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	4a40      	ldr	r2, [pc, #256]	; (80013a4 <HAL_GPIO_Init+0x2c0>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d013      	beq.n	80012d0 <HAL_GPIO_Init+0x1ec>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	4a3f      	ldr	r2, [pc, #252]	; (80013a8 <HAL_GPIO_Init+0x2c4>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d00d      	beq.n	80012cc <HAL_GPIO_Init+0x1e8>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	4a3e      	ldr	r2, [pc, #248]	; (80013ac <HAL_GPIO_Init+0x2c8>)
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d007      	beq.n	80012c8 <HAL_GPIO_Init+0x1e4>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	4a3d      	ldr	r2, [pc, #244]	; (80013b0 <HAL_GPIO_Init+0x2cc>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d101      	bne.n	80012c4 <HAL_GPIO_Init+0x1e0>
 80012c0:	2303      	movs	r3, #3
 80012c2:	e006      	b.n	80012d2 <HAL_GPIO_Init+0x1ee>
 80012c4:	2304      	movs	r3, #4
 80012c6:	e004      	b.n	80012d2 <HAL_GPIO_Init+0x1ee>
 80012c8:	2302      	movs	r3, #2
 80012ca:	e002      	b.n	80012d2 <HAL_GPIO_Init+0x1ee>
 80012cc:	2301      	movs	r3, #1
 80012ce:	e000      	b.n	80012d2 <HAL_GPIO_Init+0x1ee>
 80012d0:	2300      	movs	r3, #0
 80012d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012d4:	f002 0203 	and.w	r2, r2, #3
 80012d8:	0092      	lsls	r2, r2, #2
 80012da:	4093      	lsls	r3, r2
 80012dc:	68fa      	ldr	r2, [r7, #12]
 80012de:	4313      	orrs	r3, r2
 80012e0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80012e2:	492f      	ldr	r1, [pc, #188]	; (80013a0 <HAL_GPIO_Init+0x2bc>)
 80012e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e6:	089b      	lsrs	r3, r3, #2
 80012e8:	3302      	adds	r3, #2
 80012ea:	68fa      	ldr	r2, [r7, #12]
 80012ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d006      	beq.n	800130a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80012fc:	4b2d      	ldr	r3, [pc, #180]	; (80013b4 <HAL_GPIO_Init+0x2d0>)
 80012fe:	689a      	ldr	r2, [r3, #8]
 8001300:	492c      	ldr	r1, [pc, #176]	; (80013b4 <HAL_GPIO_Init+0x2d0>)
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	4313      	orrs	r3, r2
 8001306:	608b      	str	r3, [r1, #8]
 8001308:	e006      	b.n	8001318 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800130a:	4b2a      	ldr	r3, [pc, #168]	; (80013b4 <HAL_GPIO_Init+0x2d0>)
 800130c:	689a      	ldr	r2, [r3, #8]
 800130e:	69bb      	ldr	r3, [r7, #24]
 8001310:	43db      	mvns	r3, r3
 8001312:	4928      	ldr	r1, [pc, #160]	; (80013b4 <HAL_GPIO_Init+0x2d0>)
 8001314:	4013      	ands	r3, r2
 8001316:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d006      	beq.n	8001332 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001324:	4b23      	ldr	r3, [pc, #140]	; (80013b4 <HAL_GPIO_Init+0x2d0>)
 8001326:	68da      	ldr	r2, [r3, #12]
 8001328:	4922      	ldr	r1, [pc, #136]	; (80013b4 <HAL_GPIO_Init+0x2d0>)
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	4313      	orrs	r3, r2
 800132e:	60cb      	str	r3, [r1, #12]
 8001330:	e006      	b.n	8001340 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001332:	4b20      	ldr	r3, [pc, #128]	; (80013b4 <HAL_GPIO_Init+0x2d0>)
 8001334:	68da      	ldr	r2, [r3, #12]
 8001336:	69bb      	ldr	r3, [r7, #24]
 8001338:	43db      	mvns	r3, r3
 800133a:	491e      	ldr	r1, [pc, #120]	; (80013b4 <HAL_GPIO_Init+0x2d0>)
 800133c:	4013      	ands	r3, r2
 800133e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001348:	2b00      	cmp	r3, #0
 800134a:	d006      	beq.n	800135a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800134c:	4b19      	ldr	r3, [pc, #100]	; (80013b4 <HAL_GPIO_Init+0x2d0>)
 800134e:	685a      	ldr	r2, [r3, #4]
 8001350:	4918      	ldr	r1, [pc, #96]	; (80013b4 <HAL_GPIO_Init+0x2d0>)
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	4313      	orrs	r3, r2
 8001356:	604b      	str	r3, [r1, #4]
 8001358:	e006      	b.n	8001368 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800135a:	4b16      	ldr	r3, [pc, #88]	; (80013b4 <HAL_GPIO_Init+0x2d0>)
 800135c:	685a      	ldr	r2, [r3, #4]
 800135e:	69bb      	ldr	r3, [r7, #24]
 8001360:	43db      	mvns	r3, r3
 8001362:	4914      	ldr	r1, [pc, #80]	; (80013b4 <HAL_GPIO_Init+0x2d0>)
 8001364:	4013      	ands	r3, r2
 8001366:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001370:	2b00      	cmp	r3, #0
 8001372:	d021      	beq.n	80013b8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001374:	4b0f      	ldr	r3, [pc, #60]	; (80013b4 <HAL_GPIO_Init+0x2d0>)
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	490e      	ldr	r1, [pc, #56]	; (80013b4 <HAL_GPIO_Init+0x2d0>)
 800137a:	69bb      	ldr	r3, [r7, #24]
 800137c:	4313      	orrs	r3, r2
 800137e:	600b      	str	r3, [r1, #0]
 8001380:	e021      	b.n	80013c6 <HAL_GPIO_Init+0x2e2>
 8001382:	bf00      	nop
 8001384:	10320000 	.word	0x10320000
 8001388:	10310000 	.word	0x10310000
 800138c:	10220000 	.word	0x10220000
 8001390:	10210000 	.word	0x10210000
 8001394:	10120000 	.word	0x10120000
 8001398:	10110000 	.word	0x10110000
 800139c:	40021000 	.word	0x40021000
 80013a0:	40010000 	.word	0x40010000
 80013a4:	40010800 	.word	0x40010800
 80013a8:	40010c00 	.word	0x40010c00
 80013ac:	40011000 	.word	0x40011000
 80013b0:	40011400 	.word	0x40011400
 80013b4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80013b8:	4b0b      	ldr	r3, [pc, #44]	; (80013e8 <HAL_GPIO_Init+0x304>)
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	69bb      	ldr	r3, [r7, #24]
 80013be:	43db      	mvns	r3, r3
 80013c0:	4909      	ldr	r1, [pc, #36]	; (80013e8 <HAL_GPIO_Init+0x304>)
 80013c2:	4013      	ands	r3, r2
 80013c4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80013c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c8:	3301      	adds	r3, #1
 80013ca:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013d2:	fa22 f303 	lsr.w	r3, r2, r3
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	f47f ae8e 	bne.w	80010f8 <HAL_GPIO_Init+0x14>
  }
}
 80013dc:	bf00      	nop
 80013de:	bf00      	nop
 80013e0:	372c      	adds	r7, #44	; 0x2c
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bc80      	pop	{r7}
 80013e6:	4770      	bx	lr
 80013e8:	40010400 	.word	0x40010400

080013ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b085      	sub	sp, #20
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	460b      	mov	r3, r1
 80013f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	689a      	ldr	r2, [r3, #8]
 80013fc:	887b      	ldrh	r3, [r7, #2]
 80013fe:	4013      	ands	r3, r2
 8001400:	2b00      	cmp	r3, #0
 8001402:	d002      	beq.n	800140a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001404:	2301      	movs	r3, #1
 8001406:	73fb      	strb	r3, [r7, #15]
 8001408:	e001      	b.n	800140e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800140a:	2300      	movs	r3, #0
 800140c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800140e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001410:	4618      	mov	r0, r3
 8001412:	3714      	adds	r7, #20
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr

0800141a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800141a:	b480      	push	{r7}
 800141c:	b083      	sub	sp, #12
 800141e:	af00      	add	r7, sp, #0
 8001420:	6078      	str	r0, [r7, #4]
 8001422:	460b      	mov	r3, r1
 8001424:	807b      	strh	r3, [r7, #2]
 8001426:	4613      	mov	r3, r2
 8001428:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800142a:	787b      	ldrb	r3, [r7, #1]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d003      	beq.n	8001438 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001430:	887a      	ldrh	r2, [r7, #2]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001436:	e003      	b.n	8001440 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001438:	887b      	ldrh	r3, [r7, #2]
 800143a:	041a      	lsls	r2, r3, #16
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	611a      	str	r2, [r3, #16]
}
 8001440:	bf00      	nop
 8001442:	370c      	adds	r7, #12
 8001444:	46bd      	mov	sp, r7
 8001446:	bc80      	pop	{r7}
 8001448:	4770      	bx	lr
	...

0800144c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d101      	bne.n	800145e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e272      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	2b00      	cmp	r3, #0
 8001468:	f000 8087 	beq.w	800157a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800146c:	4b92      	ldr	r3, [pc, #584]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f003 030c 	and.w	r3, r3, #12
 8001474:	2b04      	cmp	r3, #4
 8001476:	d00c      	beq.n	8001492 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001478:	4b8f      	ldr	r3, [pc, #572]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f003 030c 	and.w	r3, r3, #12
 8001480:	2b08      	cmp	r3, #8
 8001482:	d112      	bne.n	80014aa <HAL_RCC_OscConfig+0x5e>
 8001484:	4b8c      	ldr	r3, [pc, #560]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800148c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001490:	d10b      	bne.n	80014aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001492:	4b89      	ldr	r3, [pc, #548]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d06c      	beq.n	8001578 <HAL_RCC_OscConfig+0x12c>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d168      	bne.n	8001578 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e24c      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014b2:	d106      	bne.n	80014c2 <HAL_RCC_OscConfig+0x76>
 80014b4:	4b80      	ldr	r3, [pc, #512]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a7f      	ldr	r2, [pc, #508]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014be:	6013      	str	r3, [r2, #0]
 80014c0:	e02e      	b.n	8001520 <HAL_RCC_OscConfig+0xd4>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d10c      	bne.n	80014e4 <HAL_RCC_OscConfig+0x98>
 80014ca:	4b7b      	ldr	r3, [pc, #492]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a7a      	ldr	r2, [pc, #488]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014d4:	6013      	str	r3, [r2, #0]
 80014d6:	4b78      	ldr	r3, [pc, #480]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a77      	ldr	r2, [pc, #476]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014e0:	6013      	str	r3, [r2, #0]
 80014e2:	e01d      	b.n	8001520 <HAL_RCC_OscConfig+0xd4>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014ec:	d10c      	bne.n	8001508 <HAL_RCC_OscConfig+0xbc>
 80014ee:	4b72      	ldr	r3, [pc, #456]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a71      	ldr	r2, [pc, #452]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014f8:	6013      	str	r3, [r2, #0]
 80014fa:	4b6f      	ldr	r3, [pc, #444]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a6e      	ldr	r2, [pc, #440]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001500:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001504:	6013      	str	r3, [r2, #0]
 8001506:	e00b      	b.n	8001520 <HAL_RCC_OscConfig+0xd4>
 8001508:	4b6b      	ldr	r3, [pc, #428]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a6a      	ldr	r2, [pc, #424]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 800150e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001512:	6013      	str	r3, [r2, #0]
 8001514:	4b68      	ldr	r3, [pc, #416]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a67      	ldr	r2, [pc, #412]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 800151a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800151e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d013      	beq.n	8001550 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001528:	f7ff fcca 	bl	8000ec0 <HAL_GetTick>
 800152c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800152e:	e008      	b.n	8001542 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001530:	f7ff fcc6 	bl	8000ec0 <HAL_GetTick>
 8001534:	4602      	mov	r2, r0
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	2b64      	cmp	r3, #100	; 0x64
 800153c:	d901      	bls.n	8001542 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800153e:	2303      	movs	r3, #3
 8001540:	e200      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001542:	4b5d      	ldr	r3, [pc, #372]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d0f0      	beq.n	8001530 <HAL_RCC_OscConfig+0xe4>
 800154e:	e014      	b.n	800157a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001550:	f7ff fcb6 	bl	8000ec0 <HAL_GetTick>
 8001554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001556:	e008      	b.n	800156a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001558:	f7ff fcb2 	bl	8000ec0 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	2b64      	cmp	r3, #100	; 0x64
 8001564:	d901      	bls.n	800156a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e1ec      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800156a:	4b53      	ldr	r3, [pc, #332]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d1f0      	bne.n	8001558 <HAL_RCC_OscConfig+0x10c>
 8001576:	e000      	b.n	800157a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001578:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 0302 	and.w	r3, r3, #2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d063      	beq.n	800164e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001586:	4b4c      	ldr	r3, [pc, #304]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	f003 030c 	and.w	r3, r3, #12
 800158e:	2b00      	cmp	r3, #0
 8001590:	d00b      	beq.n	80015aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001592:	4b49      	ldr	r3, [pc, #292]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	f003 030c 	and.w	r3, r3, #12
 800159a:	2b08      	cmp	r3, #8
 800159c:	d11c      	bne.n	80015d8 <HAL_RCC_OscConfig+0x18c>
 800159e:	4b46      	ldr	r3, [pc, #280]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d116      	bne.n	80015d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015aa:	4b43      	ldr	r3, [pc, #268]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 0302 	and.w	r3, r3, #2
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d005      	beq.n	80015c2 <HAL_RCC_OscConfig+0x176>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	691b      	ldr	r3, [r3, #16]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d001      	beq.n	80015c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e1c0      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015c2:	4b3d      	ldr	r3, [pc, #244]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	695b      	ldr	r3, [r3, #20]
 80015ce:	00db      	lsls	r3, r3, #3
 80015d0:	4939      	ldr	r1, [pc, #228]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 80015d2:	4313      	orrs	r3, r2
 80015d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015d6:	e03a      	b.n	800164e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	691b      	ldr	r3, [r3, #16]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d020      	beq.n	8001622 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015e0:	4b36      	ldr	r3, [pc, #216]	; (80016bc <HAL_RCC_OscConfig+0x270>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e6:	f7ff fc6b 	bl	8000ec0 <HAL_GetTick>
 80015ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015ec:	e008      	b.n	8001600 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015ee:	f7ff fc67 	bl	8000ec0 <HAL_GetTick>
 80015f2:	4602      	mov	r2, r0
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d901      	bls.n	8001600 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80015fc:	2303      	movs	r3, #3
 80015fe:	e1a1      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001600:	4b2d      	ldr	r3, [pc, #180]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 0302 	and.w	r3, r3, #2
 8001608:	2b00      	cmp	r3, #0
 800160a:	d0f0      	beq.n	80015ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800160c:	4b2a      	ldr	r3, [pc, #168]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	695b      	ldr	r3, [r3, #20]
 8001618:	00db      	lsls	r3, r3, #3
 800161a:	4927      	ldr	r1, [pc, #156]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 800161c:	4313      	orrs	r3, r2
 800161e:	600b      	str	r3, [r1, #0]
 8001620:	e015      	b.n	800164e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001622:	4b26      	ldr	r3, [pc, #152]	; (80016bc <HAL_RCC_OscConfig+0x270>)
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001628:	f7ff fc4a 	bl	8000ec0 <HAL_GetTick>
 800162c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800162e:	e008      	b.n	8001642 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001630:	f7ff fc46 	bl	8000ec0 <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	2b02      	cmp	r3, #2
 800163c:	d901      	bls.n	8001642 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e180      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001642:	4b1d      	ldr	r3, [pc, #116]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f003 0302 	and.w	r3, r3, #2
 800164a:	2b00      	cmp	r3, #0
 800164c:	d1f0      	bne.n	8001630 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 0308 	and.w	r3, r3, #8
 8001656:	2b00      	cmp	r3, #0
 8001658:	d03a      	beq.n	80016d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	699b      	ldr	r3, [r3, #24]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d019      	beq.n	8001696 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001662:	4b17      	ldr	r3, [pc, #92]	; (80016c0 <HAL_RCC_OscConfig+0x274>)
 8001664:	2201      	movs	r2, #1
 8001666:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001668:	f7ff fc2a 	bl	8000ec0 <HAL_GetTick>
 800166c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800166e:	e008      	b.n	8001682 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001670:	f7ff fc26 	bl	8000ec0 <HAL_GetTick>
 8001674:	4602      	mov	r2, r0
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	2b02      	cmp	r3, #2
 800167c:	d901      	bls.n	8001682 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e160      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001682:	4b0d      	ldr	r3, [pc, #52]	; (80016b8 <HAL_RCC_OscConfig+0x26c>)
 8001684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	2b00      	cmp	r3, #0
 800168c:	d0f0      	beq.n	8001670 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800168e:	2001      	movs	r0, #1
 8001690:	f000 fa9c 	bl	8001bcc <RCC_Delay>
 8001694:	e01c      	b.n	80016d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001696:	4b0a      	ldr	r3, [pc, #40]	; (80016c0 <HAL_RCC_OscConfig+0x274>)
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800169c:	f7ff fc10 	bl	8000ec0 <HAL_GetTick>
 80016a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016a2:	e00f      	b.n	80016c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016a4:	f7ff fc0c 	bl	8000ec0 <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d908      	bls.n	80016c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e146      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
 80016b6:	bf00      	nop
 80016b8:	40021000 	.word	0x40021000
 80016bc:	42420000 	.word	0x42420000
 80016c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016c4:	4b92      	ldr	r3, [pc, #584]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80016c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c8:	f003 0302 	and.w	r3, r3, #2
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d1e9      	bne.n	80016a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f003 0304 	and.w	r3, r3, #4
 80016d8:	2b00      	cmp	r3, #0
 80016da:	f000 80a6 	beq.w	800182a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016de:	2300      	movs	r3, #0
 80016e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016e2:	4b8b      	ldr	r3, [pc, #556]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80016e4:	69db      	ldr	r3, [r3, #28]
 80016e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d10d      	bne.n	800170a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016ee:	4b88      	ldr	r3, [pc, #544]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80016f0:	69db      	ldr	r3, [r3, #28]
 80016f2:	4a87      	ldr	r2, [pc, #540]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80016f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016f8:	61d3      	str	r3, [r2, #28]
 80016fa:	4b85      	ldr	r3, [pc, #532]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80016fc:	69db      	ldr	r3, [r3, #28]
 80016fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001702:	60bb      	str	r3, [r7, #8]
 8001704:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001706:	2301      	movs	r3, #1
 8001708:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800170a:	4b82      	ldr	r3, [pc, #520]	; (8001914 <HAL_RCC_OscConfig+0x4c8>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001712:	2b00      	cmp	r3, #0
 8001714:	d118      	bne.n	8001748 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001716:	4b7f      	ldr	r3, [pc, #508]	; (8001914 <HAL_RCC_OscConfig+0x4c8>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a7e      	ldr	r2, [pc, #504]	; (8001914 <HAL_RCC_OscConfig+0x4c8>)
 800171c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001720:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001722:	f7ff fbcd 	bl	8000ec0 <HAL_GetTick>
 8001726:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001728:	e008      	b.n	800173c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800172a:	f7ff fbc9 	bl	8000ec0 <HAL_GetTick>
 800172e:	4602      	mov	r2, r0
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	1ad3      	subs	r3, r2, r3
 8001734:	2b64      	cmp	r3, #100	; 0x64
 8001736:	d901      	bls.n	800173c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001738:	2303      	movs	r3, #3
 800173a:	e103      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800173c:	4b75      	ldr	r3, [pc, #468]	; (8001914 <HAL_RCC_OscConfig+0x4c8>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001744:	2b00      	cmp	r3, #0
 8001746:	d0f0      	beq.n	800172a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d106      	bne.n	800175e <HAL_RCC_OscConfig+0x312>
 8001750:	4b6f      	ldr	r3, [pc, #444]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001752:	6a1b      	ldr	r3, [r3, #32]
 8001754:	4a6e      	ldr	r2, [pc, #440]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001756:	f043 0301 	orr.w	r3, r3, #1
 800175a:	6213      	str	r3, [r2, #32]
 800175c:	e02d      	b.n	80017ba <HAL_RCC_OscConfig+0x36e>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d10c      	bne.n	8001780 <HAL_RCC_OscConfig+0x334>
 8001766:	4b6a      	ldr	r3, [pc, #424]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001768:	6a1b      	ldr	r3, [r3, #32]
 800176a:	4a69      	ldr	r2, [pc, #420]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 800176c:	f023 0301 	bic.w	r3, r3, #1
 8001770:	6213      	str	r3, [r2, #32]
 8001772:	4b67      	ldr	r3, [pc, #412]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001774:	6a1b      	ldr	r3, [r3, #32]
 8001776:	4a66      	ldr	r2, [pc, #408]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001778:	f023 0304 	bic.w	r3, r3, #4
 800177c:	6213      	str	r3, [r2, #32]
 800177e:	e01c      	b.n	80017ba <HAL_RCC_OscConfig+0x36e>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	2b05      	cmp	r3, #5
 8001786:	d10c      	bne.n	80017a2 <HAL_RCC_OscConfig+0x356>
 8001788:	4b61      	ldr	r3, [pc, #388]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 800178a:	6a1b      	ldr	r3, [r3, #32]
 800178c:	4a60      	ldr	r2, [pc, #384]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 800178e:	f043 0304 	orr.w	r3, r3, #4
 8001792:	6213      	str	r3, [r2, #32]
 8001794:	4b5e      	ldr	r3, [pc, #376]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001796:	6a1b      	ldr	r3, [r3, #32]
 8001798:	4a5d      	ldr	r2, [pc, #372]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 800179a:	f043 0301 	orr.w	r3, r3, #1
 800179e:	6213      	str	r3, [r2, #32]
 80017a0:	e00b      	b.n	80017ba <HAL_RCC_OscConfig+0x36e>
 80017a2:	4b5b      	ldr	r3, [pc, #364]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80017a4:	6a1b      	ldr	r3, [r3, #32]
 80017a6:	4a5a      	ldr	r2, [pc, #360]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80017a8:	f023 0301 	bic.w	r3, r3, #1
 80017ac:	6213      	str	r3, [r2, #32]
 80017ae:	4b58      	ldr	r3, [pc, #352]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80017b0:	6a1b      	ldr	r3, [r3, #32]
 80017b2:	4a57      	ldr	r2, [pc, #348]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80017b4:	f023 0304 	bic.w	r3, r3, #4
 80017b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	68db      	ldr	r3, [r3, #12]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d015      	beq.n	80017ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017c2:	f7ff fb7d 	bl	8000ec0 <HAL_GetTick>
 80017c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017c8:	e00a      	b.n	80017e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017ca:	f7ff fb79 	bl	8000ec0 <HAL_GetTick>
 80017ce:	4602      	mov	r2, r0
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80017d8:	4293      	cmp	r3, r2
 80017da:	d901      	bls.n	80017e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80017dc:	2303      	movs	r3, #3
 80017de:	e0b1      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017e0:	4b4b      	ldr	r3, [pc, #300]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80017e2:	6a1b      	ldr	r3, [r3, #32]
 80017e4:	f003 0302 	and.w	r3, r3, #2
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d0ee      	beq.n	80017ca <HAL_RCC_OscConfig+0x37e>
 80017ec:	e014      	b.n	8001818 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ee:	f7ff fb67 	bl	8000ec0 <HAL_GetTick>
 80017f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017f4:	e00a      	b.n	800180c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017f6:	f7ff fb63 	bl	8000ec0 <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	f241 3288 	movw	r2, #5000	; 0x1388
 8001804:	4293      	cmp	r3, r2
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e09b      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800180c:	4b40      	ldr	r3, [pc, #256]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 800180e:	6a1b      	ldr	r3, [r3, #32]
 8001810:	f003 0302 	and.w	r3, r3, #2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d1ee      	bne.n	80017f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001818:	7dfb      	ldrb	r3, [r7, #23]
 800181a:	2b01      	cmp	r3, #1
 800181c:	d105      	bne.n	800182a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800181e:	4b3c      	ldr	r3, [pc, #240]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	4a3b      	ldr	r2, [pc, #236]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001824:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001828:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	69db      	ldr	r3, [r3, #28]
 800182e:	2b00      	cmp	r3, #0
 8001830:	f000 8087 	beq.w	8001942 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001834:	4b36      	ldr	r3, [pc, #216]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f003 030c 	and.w	r3, r3, #12
 800183c:	2b08      	cmp	r3, #8
 800183e:	d061      	beq.n	8001904 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	69db      	ldr	r3, [r3, #28]
 8001844:	2b02      	cmp	r3, #2
 8001846:	d146      	bne.n	80018d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001848:	4b33      	ldr	r3, [pc, #204]	; (8001918 <HAL_RCC_OscConfig+0x4cc>)
 800184a:	2200      	movs	r2, #0
 800184c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800184e:	f7ff fb37 	bl	8000ec0 <HAL_GetTick>
 8001852:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001854:	e008      	b.n	8001868 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001856:	f7ff fb33 	bl	8000ec0 <HAL_GetTick>
 800185a:	4602      	mov	r2, r0
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	2b02      	cmp	r3, #2
 8001862:	d901      	bls.n	8001868 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001864:	2303      	movs	r3, #3
 8001866:	e06d      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001868:	4b29      	ldr	r3, [pc, #164]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001870:	2b00      	cmp	r3, #0
 8001872:	d1f0      	bne.n	8001856 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6a1b      	ldr	r3, [r3, #32]
 8001878:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800187c:	d108      	bne.n	8001890 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800187e:	4b24      	ldr	r3, [pc, #144]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	4921      	ldr	r1, [pc, #132]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 800188c:	4313      	orrs	r3, r2
 800188e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001890:	4b1f      	ldr	r3, [pc, #124]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a19      	ldr	r1, [r3, #32]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a0:	430b      	orrs	r3, r1
 80018a2:	491b      	ldr	r1, [pc, #108]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80018a4:	4313      	orrs	r3, r2
 80018a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018a8:	4b1b      	ldr	r3, [pc, #108]	; (8001918 <HAL_RCC_OscConfig+0x4cc>)
 80018aa:	2201      	movs	r2, #1
 80018ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ae:	f7ff fb07 	bl	8000ec0 <HAL_GetTick>
 80018b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018b4:	e008      	b.n	80018c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018b6:	f7ff fb03 	bl	8000ec0 <HAL_GetTick>
 80018ba:	4602      	mov	r2, r0
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d901      	bls.n	80018c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80018c4:	2303      	movs	r3, #3
 80018c6:	e03d      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018c8:	4b11      	ldr	r3, [pc, #68]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d0f0      	beq.n	80018b6 <HAL_RCC_OscConfig+0x46a>
 80018d4:	e035      	b.n	8001942 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018d6:	4b10      	ldr	r3, [pc, #64]	; (8001918 <HAL_RCC_OscConfig+0x4cc>)
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018dc:	f7ff faf0 	bl	8000ec0 <HAL_GetTick>
 80018e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018e2:	e008      	b.n	80018f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018e4:	f7ff faec 	bl	8000ec0 <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	2b02      	cmp	r3, #2
 80018f0:	d901      	bls.n	80018f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e026      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018f6:	4b06      	ldr	r3, [pc, #24]	; (8001910 <HAL_RCC_OscConfig+0x4c4>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d1f0      	bne.n	80018e4 <HAL_RCC_OscConfig+0x498>
 8001902:	e01e      	b.n	8001942 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	69db      	ldr	r3, [r3, #28]
 8001908:	2b01      	cmp	r3, #1
 800190a:	d107      	bne.n	800191c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e019      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
 8001910:	40021000 	.word	0x40021000
 8001914:	40007000 	.word	0x40007000
 8001918:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800191c:	4b0b      	ldr	r3, [pc, #44]	; (800194c <HAL_RCC_OscConfig+0x500>)
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6a1b      	ldr	r3, [r3, #32]
 800192c:	429a      	cmp	r2, r3
 800192e:	d106      	bne.n	800193e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800193a:	429a      	cmp	r2, r3
 800193c:	d001      	beq.n	8001942 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e000      	b.n	8001944 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001942:	2300      	movs	r3, #0
}
 8001944:	4618      	mov	r0, r3
 8001946:	3718      	adds	r7, #24
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40021000 	.word	0x40021000

08001950 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b084      	sub	sp, #16
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d101      	bne.n	8001964 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e0d0      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001964:	4b6a      	ldr	r3, [pc, #424]	; (8001b10 <HAL_RCC_ClockConfig+0x1c0>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 0307 	and.w	r3, r3, #7
 800196c:	683a      	ldr	r2, [r7, #0]
 800196e:	429a      	cmp	r2, r3
 8001970:	d910      	bls.n	8001994 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001972:	4b67      	ldr	r3, [pc, #412]	; (8001b10 <HAL_RCC_ClockConfig+0x1c0>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f023 0207 	bic.w	r2, r3, #7
 800197a:	4965      	ldr	r1, [pc, #404]	; (8001b10 <HAL_RCC_ClockConfig+0x1c0>)
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	4313      	orrs	r3, r2
 8001980:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001982:	4b63      	ldr	r3, [pc, #396]	; (8001b10 <HAL_RCC_ClockConfig+0x1c0>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	683a      	ldr	r2, [r7, #0]
 800198c:	429a      	cmp	r2, r3
 800198e:	d001      	beq.n	8001994 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e0b8      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0302 	and.w	r3, r3, #2
 800199c:	2b00      	cmp	r3, #0
 800199e:	d020      	beq.n	80019e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0304 	and.w	r3, r3, #4
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d005      	beq.n	80019b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019ac:	4b59      	ldr	r3, [pc, #356]	; (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	4a58      	ldr	r2, [pc, #352]	; (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 80019b2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80019b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f003 0308 	and.w	r3, r3, #8
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d005      	beq.n	80019d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019c4:	4b53      	ldr	r3, [pc, #332]	; (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	4a52      	ldr	r2, [pc, #328]	; (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 80019ca:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80019ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019d0:	4b50      	ldr	r3, [pc, #320]	; (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	494d      	ldr	r1, [pc, #308]	; (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 80019de:	4313      	orrs	r3, r2
 80019e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 0301 	and.w	r3, r3, #1
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d040      	beq.n	8001a70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d107      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019f6:	4b47      	ldr	r3, [pc, #284]	; (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d115      	bne.n	8001a2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e07f      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d107      	bne.n	8001a1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a0e:	4b41      	ldr	r3, [pc, #260]	; (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d109      	bne.n	8001a2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e073      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a1e:	4b3d      	ldr	r3, [pc, #244]	; (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d101      	bne.n	8001a2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e06b      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a2e:	4b39      	ldr	r3, [pc, #228]	; (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	f023 0203 	bic.w	r2, r3, #3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	4936      	ldr	r1, [pc, #216]	; (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a40:	f7ff fa3e 	bl	8000ec0 <HAL_GetTick>
 8001a44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a46:	e00a      	b.n	8001a5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a48:	f7ff fa3a 	bl	8000ec0 <HAL_GetTick>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e053      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a5e:	4b2d      	ldr	r3, [pc, #180]	; (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f003 020c 	and.w	r2, r3, #12
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d1eb      	bne.n	8001a48 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a70:	4b27      	ldr	r3, [pc, #156]	; (8001b10 <HAL_RCC_ClockConfig+0x1c0>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0307 	and.w	r3, r3, #7
 8001a78:	683a      	ldr	r2, [r7, #0]
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	d210      	bcs.n	8001aa0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a7e:	4b24      	ldr	r3, [pc, #144]	; (8001b10 <HAL_RCC_ClockConfig+0x1c0>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f023 0207 	bic.w	r2, r3, #7
 8001a86:	4922      	ldr	r1, [pc, #136]	; (8001b10 <HAL_RCC_ClockConfig+0x1c0>)
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a8e:	4b20      	ldr	r3, [pc, #128]	; (8001b10 <HAL_RCC_ClockConfig+0x1c0>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 0307 	and.w	r3, r3, #7
 8001a96:	683a      	ldr	r2, [r7, #0]
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d001      	beq.n	8001aa0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e032      	b.n	8001b06 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f003 0304 	and.w	r3, r3, #4
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d008      	beq.n	8001abe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001aac:	4b19      	ldr	r3, [pc, #100]	; (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	4916      	ldr	r1, [pc, #88]	; (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0308 	and.w	r3, r3, #8
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d009      	beq.n	8001ade <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001aca:	4b12      	ldr	r3, [pc, #72]	; (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	691b      	ldr	r3, [r3, #16]
 8001ad6:	00db      	lsls	r3, r3, #3
 8001ad8:	490e      	ldr	r1, [pc, #56]	; (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001ada:	4313      	orrs	r3, r2
 8001adc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ade:	f000 f821 	bl	8001b24 <HAL_RCC_GetSysClockFreq>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	4b0b      	ldr	r3, [pc, #44]	; (8001b14 <HAL_RCC_ClockConfig+0x1c4>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	091b      	lsrs	r3, r3, #4
 8001aea:	f003 030f 	and.w	r3, r3, #15
 8001aee:	490a      	ldr	r1, [pc, #40]	; (8001b18 <HAL_RCC_ClockConfig+0x1c8>)
 8001af0:	5ccb      	ldrb	r3, [r1, r3]
 8001af2:	fa22 f303 	lsr.w	r3, r2, r3
 8001af6:	4a09      	ldr	r2, [pc, #36]	; (8001b1c <HAL_RCC_ClockConfig+0x1cc>)
 8001af8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001afa:	4b09      	ldr	r3, [pc, #36]	; (8001b20 <HAL_RCC_ClockConfig+0x1d0>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff f99c 	bl	8000e3c <HAL_InitTick>

  return HAL_OK;
 8001b04:	2300      	movs	r3, #0
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3710      	adds	r7, #16
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40022000 	.word	0x40022000
 8001b14:	40021000 	.word	0x40021000
 8001b18:	08001c84 	.word	0x08001c84
 8001b1c:	20000000 	.word	0x20000000
 8001b20:	20000004 	.word	0x20000004

08001b24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b087      	sub	sp, #28
 8001b28:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60fb      	str	r3, [r7, #12]
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60bb      	str	r3, [r7, #8]
 8001b32:	2300      	movs	r3, #0
 8001b34:	617b      	str	r3, [r7, #20]
 8001b36:	2300      	movs	r3, #0
 8001b38:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001b3e:	4b1e      	ldr	r3, [pc, #120]	; (8001bb8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f003 030c 	and.w	r3, r3, #12
 8001b4a:	2b04      	cmp	r3, #4
 8001b4c:	d002      	beq.n	8001b54 <HAL_RCC_GetSysClockFreq+0x30>
 8001b4e:	2b08      	cmp	r3, #8
 8001b50:	d003      	beq.n	8001b5a <HAL_RCC_GetSysClockFreq+0x36>
 8001b52:	e027      	b.n	8001ba4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b54:	4b19      	ldr	r3, [pc, #100]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x98>)
 8001b56:	613b      	str	r3, [r7, #16]
      break;
 8001b58:	e027      	b.n	8001baa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	0c9b      	lsrs	r3, r3, #18
 8001b5e:	f003 030f 	and.w	r3, r3, #15
 8001b62:	4a17      	ldr	r2, [pc, #92]	; (8001bc0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001b64:	5cd3      	ldrb	r3, [r2, r3]
 8001b66:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d010      	beq.n	8001b94 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b72:	4b11      	ldr	r3, [pc, #68]	; (8001bb8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	0c5b      	lsrs	r3, r3, #17
 8001b78:	f003 0301 	and.w	r3, r3, #1
 8001b7c:	4a11      	ldr	r2, [pc, #68]	; (8001bc4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001b7e:	5cd3      	ldrb	r3, [r2, r3]
 8001b80:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4a0d      	ldr	r2, [pc, #52]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x98>)
 8001b86:	fb03 f202 	mul.w	r2, r3, r2
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b90:	617b      	str	r3, [r7, #20]
 8001b92:	e004      	b.n	8001b9e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	4a0c      	ldr	r2, [pc, #48]	; (8001bc8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001b98:	fb02 f303 	mul.w	r3, r2, r3
 8001b9c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	613b      	str	r3, [r7, #16]
      break;
 8001ba2:	e002      	b.n	8001baa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ba4:	4b05      	ldr	r3, [pc, #20]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x98>)
 8001ba6:	613b      	str	r3, [r7, #16]
      break;
 8001ba8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001baa:	693b      	ldr	r3, [r7, #16]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	371c      	adds	r7, #28
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bc80      	pop	{r7}
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	007a1200 	.word	0x007a1200
 8001bc0:	08001c94 	.word	0x08001c94
 8001bc4:	08001ca4 	.word	0x08001ca4
 8001bc8:	003d0900 	.word	0x003d0900

08001bcc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001bd4:	4b0a      	ldr	r3, [pc, #40]	; (8001c00 <RCC_Delay+0x34>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a0a      	ldr	r2, [pc, #40]	; (8001c04 <RCC_Delay+0x38>)
 8001bda:	fba2 2303 	umull	r2, r3, r2, r3
 8001bde:	0a5b      	lsrs	r3, r3, #9
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	fb02 f303 	mul.w	r3, r2, r3
 8001be6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001be8:	bf00      	nop
  }
  while (Delay --);
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	1e5a      	subs	r2, r3, #1
 8001bee:	60fa      	str	r2, [r7, #12]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d1f9      	bne.n	8001be8 <RCC_Delay+0x1c>
}
 8001bf4:	bf00      	nop
 8001bf6:	bf00      	nop
 8001bf8:	3714      	adds	r7, #20
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bc80      	pop	{r7}
 8001bfe:	4770      	bx	lr
 8001c00:	20000000 	.word	0x20000000
 8001c04:	10624dd3 	.word	0x10624dd3

08001c08 <memset>:
 8001c08:	4603      	mov	r3, r0
 8001c0a:	4402      	add	r2, r0
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d100      	bne.n	8001c12 <memset+0xa>
 8001c10:	4770      	bx	lr
 8001c12:	f803 1b01 	strb.w	r1, [r3], #1
 8001c16:	e7f9      	b.n	8001c0c <memset+0x4>

08001c18 <__libc_init_array>:
 8001c18:	b570      	push	{r4, r5, r6, lr}
 8001c1a:	2600      	movs	r6, #0
 8001c1c:	4d0c      	ldr	r5, [pc, #48]	; (8001c50 <__libc_init_array+0x38>)
 8001c1e:	4c0d      	ldr	r4, [pc, #52]	; (8001c54 <__libc_init_array+0x3c>)
 8001c20:	1b64      	subs	r4, r4, r5
 8001c22:	10a4      	asrs	r4, r4, #2
 8001c24:	42a6      	cmp	r6, r4
 8001c26:	d109      	bne.n	8001c3c <__libc_init_array+0x24>
 8001c28:	f000 f81a 	bl	8001c60 <_init>
 8001c2c:	2600      	movs	r6, #0
 8001c2e:	4d0a      	ldr	r5, [pc, #40]	; (8001c58 <__libc_init_array+0x40>)
 8001c30:	4c0a      	ldr	r4, [pc, #40]	; (8001c5c <__libc_init_array+0x44>)
 8001c32:	1b64      	subs	r4, r4, r5
 8001c34:	10a4      	asrs	r4, r4, #2
 8001c36:	42a6      	cmp	r6, r4
 8001c38:	d105      	bne.n	8001c46 <__libc_init_array+0x2e>
 8001c3a:	bd70      	pop	{r4, r5, r6, pc}
 8001c3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c40:	4798      	blx	r3
 8001c42:	3601      	adds	r6, #1
 8001c44:	e7ee      	b.n	8001c24 <__libc_init_array+0xc>
 8001c46:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c4a:	4798      	blx	r3
 8001c4c:	3601      	adds	r6, #1
 8001c4e:	e7f2      	b.n	8001c36 <__libc_init_array+0x1e>
 8001c50:	08001ca8 	.word	0x08001ca8
 8001c54:	08001ca8 	.word	0x08001ca8
 8001c58:	08001ca8 	.word	0x08001ca8
 8001c5c:	08001cac 	.word	0x08001cac

08001c60 <_init>:
 8001c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c62:	bf00      	nop
 8001c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c66:	bc08      	pop	{r3}
 8001c68:	469e      	mov	lr, r3
 8001c6a:	4770      	bx	lr

08001c6c <_fini>:
 8001c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c6e:	bf00      	nop
 8001c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c72:	bc08      	pop	{r3}
 8001c74:	469e      	mov	lr, r3
 8001c76:	4770      	bx	lr
