

================================================================
== Vivado HLS Report for 'quantize_activation'
================================================================
* Date:           Wed Dec 11 23:42:50 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.685 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32275|    32275| 0.323 ms | 0.323 ms |  32275|  32275|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_j_0_j   |     7680|     7680|         5|          -|          -|  1536|    no    |
        |- l_S_j_1_j1  |    24576|    24576|        16|          -|          -|  1536|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3)" [kernel.cpp:67]   --->   Operation 40 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:70]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%v45_0 = phi float [ 0.000000e+00, %l_S_i_0_i2_begin ], [ %select_ln80, %3 ]" [kernel.cpp:80]   --->   Operation 42 'phi' 'v45_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%j_0_0 = phi i11 [ 0, %l_S_i_0_i2_begin ], [ %add_ln70, %3 ]" [kernel.cpp:70]   --->   Operation 43 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.88ns)   --->   "%icmp_ln70 = icmp eq i11 %j_0_0, -512" [kernel.cpp:70]   --->   Operation 44 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 45 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.63ns)   --->   "%add_ln70 = add i11 %j_0_0, 1" [kernel.cpp:70]   --->   Operation 46 'add' 'add_ln70' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %1, label %3" [kernel.cpp:70]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i11 %j_0_0 to i64" [kernel.cpp:71]   --->   Operation 48 'zext' 'zext_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%v22_0_addr = getelementptr [1536 x float]* %v22_0, i64 0, i64 %zext_ln71" [kernel.cpp:71]   --->   Operation 49 'getelementptr' 'v22_0_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%v22_0_load = load float* %v22_0_addr, align 4" [kernel.cpp:71]   --->   Operation 50 'load' 'v22_0_load' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_2 : Operation 51 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp olt float %v45_0, 0x3EE4F8B580000000" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 51 'fcmp' 'tmp_6' <Predicate = (icmp_ln70)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.68>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%v22_0_load = load float* %v22_0_addr, align 4" [kernel.cpp:71]   --->   Operation 52 'load' 'v22_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_3 : Operation 53 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %v22_0_load, 0.000000e+00" [kernel.cpp:72]   --->   Operation 53 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.42>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln72 = bitcast float %v22_0_load to i32" [kernel.cpp:72]   --->   Operation 54 'bitcast' 'bitcast_ln72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln72, i32 23, i32 30)" [kernel.cpp:72]   --->   Operation 55 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i32 %bitcast_ln72 to i23" [kernel.cpp:72]   --->   Operation 56 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.55ns)   --->   "%icmp_ln72 = icmp ne i8 %tmp_7, -1" [kernel.cpp:72]   --->   Operation 57 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (2.44ns)   --->   "%icmp_ln72_1 = icmp eq i23 %trunc_ln72, 0" [kernel.cpp:72]   --->   Operation 58 'icmp' 'icmp_ln72_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%or_ln72 = or i1 %icmp_ln72_1, %icmp_ln72" [kernel.cpp:72]   --->   Operation 59 'or' 'or_ln72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %v22_0_load, 0.000000e+00" [kernel.cpp:72]   --->   Operation 60 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%and_ln72 = and i1 %or_ln72, %tmp_8" [kernel.cpp:72]   --->   Operation 61 'and' 'and_ln72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%xor_ln73 = xor i32 %bitcast_ln72, -2147483648" [kernel.cpp:73]   --->   Operation 62 'xor' 'xor_ln73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln74)   --->   "%bitcast_ln73 = bitcast i32 %xor_ln73 to float" [kernel.cpp:73]   --->   Operation 63 'bitcast' 'bitcast_ln73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln74 = select i1 %and_ln72, float %v22_0_load, float %bitcast_ln73" [kernel.cpp:74]   --->   Operation 64 'select' 'select_ln74' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.43>
ST_5 : Operation 65 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp olt float %v45_0, %select_ln74" [kernel.cpp:79]   --->   Operation 65 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.10>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [kernel.cpp:70]   --->   Operation 66 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln79 = bitcast float %v45_0 to i32" [kernel.cpp:79]   --->   Operation 67 'bitcast' 'bitcast_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln79, i32 23, i32 30)" [kernel.cpp:79]   --->   Operation 68 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %bitcast_ln79 to i23" [kernel.cpp:79]   --->   Operation 69 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln79_1 = bitcast float %select_ln74 to i32" [kernel.cpp:79]   --->   Operation 70 'bitcast' 'bitcast_ln79_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln79_1, i32 23, i32 30)" [kernel.cpp:79]   --->   Operation 71 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i32 %bitcast_ln79_1 to i23" [kernel.cpp:79]   --->   Operation 72 'trunc' 'trunc_ln79_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.55ns)   --->   "%icmp_ln79 = icmp ne i8 %tmp_9, -1" [kernel.cpp:79]   --->   Operation 73 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (2.44ns)   --->   "%icmp_ln79_1 = icmp eq i23 %trunc_ln79, 0" [kernel.cpp:79]   --->   Operation 74 'icmp' 'icmp_ln79_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_1)   --->   "%or_ln79 = or i1 %icmp_ln79_1, %icmp_ln79" [kernel.cpp:79]   --->   Operation 75 'or' 'or_ln79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (1.55ns)   --->   "%icmp_ln79_2 = icmp ne i8 %tmp_s, -1" [kernel.cpp:79]   --->   Operation 76 'icmp' 'icmp_ln79_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (2.44ns)   --->   "%icmp_ln79_3 = icmp eq i23 %trunc_ln79_1, 0" [kernel.cpp:79]   --->   Operation 77 'icmp' 'icmp_ln79_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_1)   --->   "%or_ln79_1 = or i1 %icmp_ln79_3, %icmp_ln79_2" [kernel.cpp:79]   --->   Operation 78 'or' 'or_ln79_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_1)   --->   "%and_ln79 = and i1 %or_ln79, %or_ln79_1" [kernel.cpp:79]   --->   Operation 79 'and' 'and_ln79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp olt float %v45_0, %select_ln74" [kernel.cpp:79]   --->   Operation 80 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln79_1 = and i1 %and_ln79, %tmp_1" [kernel.cpp:79]   --->   Operation 81 'and' 'and_ln79_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln80 = select i1 %and_ln79_1, float %select_ln74, float %v45_0" [kernel.cpp:80]   --->   Operation 82 'select' 'select_ln80' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:70]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 5.43>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln215 = bitcast float %v45_0 to i32" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 84 'bitcast' 'bitcast_ln215' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln215, i32 23, i32 30)" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 85 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i32 %bitcast_ln215 to i23" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 86 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (1.55ns)   --->   "%icmp_ln215 = icmp ne i8 %tmp_5, -1" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 87 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (2.44ns)   --->   "%icmp_ln215_1 = icmp eq i23 %trunc_ln215, 0" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 88 'icmp' 'icmp_ln215_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp olt float %v45_0, 0x3EE4F8B580000000" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 89 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 3> <Delay = 7.05>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln86)   --->   "%or_ln215 = or i1 %icmp_ln215_1, %icmp_ln215" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 90 'or' 'or_ln215' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln86)   --->   "%and_ln215 = and i1 %or_ln215, %tmp_6" [/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86]   --->   Operation 91 'and' 'and_ln215' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln86 = select i1 %and_ln215, float 0x3EE4F8B580000000, float %v45_0" [kernel.cpp:86]   --->   Operation 92 'select' 'select_ln86' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 93 [16/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 93 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 4> <Delay = 6.07>
ST_9 : Operation 94 [15/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 94 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 6.07>
ST_10 : Operation 95 [14/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 95 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 6.07>
ST_11 : Operation 96 [13/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 96 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 6.07>
ST_12 : Operation 97 [12/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 97 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 6.07>
ST_13 : Operation 98 [11/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 98 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 6.07>
ST_14 : Operation 99 [10/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 99 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 6.07>
ST_15 : Operation 100 [9/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 100 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 6.07>
ST_16 : Operation 101 [8/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 101 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 12> <Delay = 6.07>
ST_17 : Operation 102 [7/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 102 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 13> <Delay = 6.07>
ST_18 : Operation 103 [6/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 103 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 6.07>
ST_19 : Operation 104 [5/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 104 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 15> <Delay = 6.07>
ST_20 : Operation 105 [4/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 105 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 6.07>
ST_21 : Operation 106 [3/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 106 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 6.07>
ST_22 : Operation 107 [2/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 107 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 6.07>
ST_23 : Operation 108 [1/16] (6.07ns)   --->   "%v = fdiv float 1.270000e+02, %select_ln86" [kernel.cpp:92]   --->   Operation 108 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 109 [1/1] (1.76ns)   --->   "br label %0" [kernel.cpp:97]   --->   Operation 109 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 19> <Delay = 3.25>
ST_24 : Operation 110 [1/1] (0.00ns)   --->   "%j1_0_0 = phi i11 [ 0, %1 ], [ %add_ln97, %4 ]" [kernel.cpp:97]   --->   Operation 110 'phi' 'j1_0_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 111 [1/1] (1.88ns)   --->   "%icmp_ln97 = icmp eq i11 %j1_0_0, -512" [kernel.cpp:97]   --->   Operation 111 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 112 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 112 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 113 [1/1] (1.63ns)   --->   "%add_ln97 = add i11 %j1_0_0, 1" [kernel.cpp:97]   --->   Operation 113 'add' 'add_ln97' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %l_S_i_0_i2_end, label %4" [kernel.cpp:97]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i11 %j1_0_0 to i64" [kernel.cpp:98]   --->   Operation 115 'zext' 'zext_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 116 [1/1] (0.00ns)   --->   "%v22_0_addr_1 = getelementptr [1536 x float]* %v22_0, i64 0, i64 %zext_ln98" [kernel.cpp:98]   --->   Operation 116 'getelementptr' 'v22_0_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 117 [2/2] (3.25ns)   --->   "%v22_0_load_1 = load float* %v22_0_addr_1, align 4" [kernel.cpp:98]   --->   Operation 117 'load' 'v22_0_load_1' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_24 : Operation 118 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp)" [kernel.cpp:121]   --->   Operation 118 'specregionend' 'empty' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "ret float %v" [kernel.cpp:122]   --->   Operation 119 'ret' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 25 <SV = 20> <Delay = 3.25>
ST_25 : Operation 120 [1/2] (3.25ns)   --->   "%v22_0_load_1 = load float* %v22_0_addr_1, align 4" [kernel.cpp:98]   --->   Operation 120 'load' 'v22_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>

State 26 <SV = 21> <Delay = 5.70>
ST_26 : Operation 121 [4/4] (5.70ns)   --->   "%v1 = fmul float %v22_0_load_1, %v" [kernel.cpp:100]   --->   Operation 121 'fmul' 'v1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 5.70>
ST_27 : Operation 122 [3/4] (5.70ns)   --->   "%v1 = fmul float %v22_0_load_1, %v" [kernel.cpp:100]   --->   Operation 122 'fmul' 'v1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 5.70>
ST_28 : Operation 123 [2/4] (5.70ns)   --->   "%v1 = fmul float %v22_0_load_1, %v" [kernel.cpp:100]   --->   Operation 123 'fmul' 'v1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 5.70>
ST_29 : Operation 124 [1/4] (5.70ns)   --->   "%v1 = fmul float %v22_0_load_1, %v" [kernel.cpp:100]   --->   Operation 124 'fmul' 'v1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 5.43>
ST_30 : Operation 125 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %v1, 0.000000e+00" [kernel.cpp:101]   --->   Operation 125 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 5.43>
ST_31 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln101 = bitcast float %v1 to i32" [kernel.cpp:101]   --->   Operation 126 'bitcast' 'bitcast_ln101' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln101, i32 23, i32 30)" [kernel.cpp:101]   --->   Operation 127 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i32 %bitcast_ln101 to i23" [kernel.cpp:101]   --->   Operation 128 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 129 [1/1] (1.55ns)   --->   "%icmp_ln101 = icmp ne i8 %tmp_2, -1" [kernel.cpp:101]   --->   Operation 129 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 130 [1/1] (2.44ns)   --->   "%icmp_ln101_1 = icmp eq i23 %trunc_ln101, 0" [kernel.cpp:101]   --->   Operation 130 'icmp' 'icmp_ln101_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 131 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %v1, 0.000000e+00" [kernel.cpp:101]   --->   Operation 131 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 8.23>
ST_32 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln104)   --->   "%or_ln101 = or i1 %icmp_ln101_1, %icmp_ln101" [kernel.cpp:101]   --->   Operation 132 'or' 'or_ln101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln104)   --->   "%and_ln101 = and i1 %or_ln101, %tmp_3" [kernel.cpp:101]   --->   Operation 133 'and' 'and_ln101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln104 = select i1 %and_ln101, float 5.000000e-01, float -5.000000e-01" [kernel.cpp:104]   --->   Operation 134 'select' 'select_ln104' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 135 [5/5] (7.25ns)   --->   "%x_assign = fadd float %v1, %select_ln104" [kernel.cpp:104]   --->   Operation 135 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 7.25>
ST_33 : Operation 136 [4/5] (7.25ns)   --->   "%x_assign = fadd float %v1, %select_ln104" [kernel.cpp:104]   --->   Operation 136 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 7.25>
ST_34 : Operation 137 [3/5] (7.25ns)   --->   "%x_assign = fadd float %v1, %select_ln104" [kernel.cpp:104]   --->   Operation 137 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 7.25>
ST_35 : Operation 138 [2/5] (7.25ns)   --->   "%x_assign = fadd float %v1, %select_ln104" [kernel.cpp:104]   --->   Operation 138 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 31> <Delay = 7.25>
ST_36 : Operation 139 [1/5] (7.25ns)   --->   "%x_assign = fadd float %v1, %select_ln104" [kernel.cpp:104]   --->   Operation 139 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 32> <Delay = 7.30>
ST_37 : Operation 140 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 140 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 141 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 142 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 143 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 144 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 144 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 145 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 146 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 147 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 147 'add' 'add_ln339' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 148 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 148 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 149 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 149 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 150 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 151 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 151 'select' 'ush' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 152 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 153 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 154 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 155 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 156 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 157 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln662 = zext i1 %tmp_11 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 158 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 159 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 160 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 160 'select' 'p_Val2_5' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 38 <SV = 33> <Delay = 6.97>
ST_38 : Operation 161 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 161 'sub' 'result_V_1' <Predicate = (p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 162 [1/1] (0.69ns)   --->   "%p_Val2_6 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_5" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105]   --->   Operation 162 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 163 [1/1] (2.47ns)   --->   "%icmp_ln110 = icmp slt i32 %p_Val2_6, -128" [kernel.cpp:110]   --->   Operation 163 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_12 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %p_Val2_6, i32 7, i32 31)" [kernel.cpp:112]   --->   Operation 164 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 165 [1/1] (2.45ns)   --->   "%icmp_ln112 = icmp sgt i25 %tmp_12, 0" [kernel.cpp:112]   --->   Operation 165 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln115_1)   --->   "%trunc_ln115 = trunc i32 %p_Val2_6 to i8" [kernel.cpp:115]   --->   Operation 166 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln115_1)   --->   "%select_ln115 = select i1 %icmp_ln110, i8 -128, i8 127" [kernel.cpp:115]   --->   Operation 167 'select' 'select_ln115' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln115_1)   --->   "%or_ln115 = or i1 %icmp_ln110, %icmp_ln112" [kernel.cpp:115]   --->   Operation 168 'or' 'or_ln115' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 169 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln115_1 = select i1 %or_ln115, i8 %select_ln115, i8 %trunc_ln115" [kernel.cpp:115]   --->   Operation 169 'select' 'select_ln115_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 39 <SV = 34> <Delay = 3.25>
ST_39 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [kernel.cpp:97]   --->   Operation 170 'specloopname' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 171 [1/1] (0.00ns)   --->   "%v24_0_addr = getelementptr [1536 x i8]* %v24_0, i64 0, i64 %zext_ln98" [kernel.cpp:119]   --->   Operation 171 'getelementptr' 'v24_0_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 172 [1/1] (3.25ns)   --->   "store i8 %select_ln115_1, i8* %v24_0_addr, align 1" [kernel.cpp:119]   --->   Operation 172 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_39 : Operation 173 [1/1] (0.00ns)   --->   "br label %0" [kernel.cpp:97]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v45_0', kernel.cpp:80) with incoming values : ('select_ln80', kernel.cpp:80) [6]  (1.77 ns)

 <State 2>: 5.43ns
The critical path consists of the following:
	'phi' operation ('v45_0', kernel.cpp:80) with incoming values : ('select_ln80', kernel.cpp:80) [6]  (0 ns)
	'fcmp' operation ('tmp_6', /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86) [52]  (5.43 ns)

 <State 3>: 8.69ns
The critical path consists of the following:
	'load' operation ('v22_0_load', kernel.cpp:71) on array 'v22_0' [16]  (3.25 ns)
	'fcmp' operation ('tmp_8', kernel.cpp:72) [23]  (5.43 ns)

 <State 4>: 6.42ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', kernel.cpp:72) [23]  (5.43 ns)
	'and' operation ('and_ln72', kernel.cpp:72) [24]  (0 ns)
	'select' operation ('select_ln74', kernel.cpp:74) [27]  (0.993 ns)

 <State 5>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', kernel.cpp:79) [41]  (5.43 ns)

 <State 6>: 7.11ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', kernel.cpp:79) [41]  (5.43 ns)
	'and' operation ('and_ln79_1', kernel.cpp:79) [42]  (0.978 ns)
	'select' operation ('select_ln80', kernel.cpp:80) [43]  (0.698 ns)

 <State 7>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86) [52]  (5.43 ns)

 <State 8>: 7.05ns
The critical path consists of the following:
	'or' operation ('or_ln215', /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86) [51]  (0 ns)
	'and' operation ('and_ln215', /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/bits/stl_algobase.h:215->kernel.cpp:86) [53]  (0 ns)
	'select' operation ('select_ln86', kernel.cpp:86) [54]  (0.978 ns)
	'fdiv' operation ('v', kernel.cpp:92) [55]  (6.08 ns)

 <State 9>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:92) [55]  (6.08 ns)

 <State 10>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:92) [55]  (6.08 ns)

 <State 11>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:92) [55]  (6.08 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:92) [55]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:92) [55]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:92) [55]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:92) [55]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:92) [55]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:92) [55]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:92) [55]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:92) [55]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:92) [55]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:92) [55]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:92) [55]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v', kernel.cpp:92) [55]  (6.08 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j1_0_0', kernel.cpp:97) with incoming values : ('add_ln97', kernel.cpp:97) [58]  (0 ns)
	'getelementptr' operation ('v22_0_addr_1', kernel.cpp:98) [66]  (0 ns)
	'load' operation ('v22_0_load_1', kernel.cpp:98) on array 'v22_0' [67]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'load' operation ('v22_0_load_1', kernel.cpp:98) on array 'v22_0' [67]  (3.25 ns)

 <State 26>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v1', kernel.cpp:100) [68]  (5.7 ns)

 <State 27>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v1', kernel.cpp:100) [68]  (5.7 ns)

 <State 28>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v1', kernel.cpp:100) [68]  (5.7 ns)

 <State 29>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v1', kernel.cpp:100) [68]  (5.7 ns)

 <State 30>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', kernel.cpp:101) [75]  (5.43 ns)

 <State 31>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', kernel.cpp:101) [75]  (5.43 ns)

 <State 32>: 8.23ns
The critical path consists of the following:
	'or' operation ('or_ln101', kernel.cpp:101) [74]  (0 ns)
	'and' operation ('and_ln101', kernel.cpp:101) [76]  (0 ns)
	'select' operation ('select_ln104', kernel.cpp:104) [77]  (0.978 ns)
	'fadd' operation ('x', kernel.cpp:104) [78]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', kernel.cpp:104) [78]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', kernel.cpp:104) [78]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', kernel.cpp:104) [78]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', kernel.cpp:104) [78]  (7.26 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105) [86]  (1.92 ns)
	'select' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105) [90]  (0.968 ns)
	'lshr' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105) [94]  (0 ns)
	'select' operation ('__Val2__', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105) [99]  (4.42 ns)

 <State 38>: 6.97ns
The critical path consists of the following:
	'sub' operation ('result.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105) [100]  (2.55 ns)
	'select' operation ('__Val2__', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->kernel.cpp:105) [101]  (0.698 ns)
	'icmp' operation ('icmp_ln110', kernel.cpp:110) [102]  (2.47 ns)
	'select' operation ('select_ln115', kernel.cpp:115) [106]  (0 ns)
	'select' operation ('select_ln115_1', kernel.cpp:115) [108]  (1.25 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v24_0_addr', kernel.cpp:119) [109]  (0 ns)
	'store' operation ('store_ln119', kernel.cpp:119) of variable 'select_ln115_1', kernel.cpp:115 on array 'v24_0' [110]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
