Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 18 18:20:59 2026
| Host         : JakesXPS13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab2_timing_summary_routed.rpt -pb lab2_timing_summary_routed.pb -rpx lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                        Violations  
---------  ----------------  -------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                        173         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin          2           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (173)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (542)
5. checking no_input_delay (11)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (173)
--------------------------
 There are 173 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (542)
--------------------------------------------------
 There are 542 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.600        0.000                      0                  382        0.120        0.000                      0                  382        3.000        0.000                       0                   238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                          ------------         ----------      --------------
datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                                           {0.000 40.687}       81.375          12.289          
  clk_out2_clk_wiz_1                                           {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_1                                           {0.000 5.000}        10.000          100.000         
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                           {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                           {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                                                            79.220        0.000                       0                     2  
  clk_out2_clk_wiz_1                                                14.417        0.000                      0                  207        0.163        0.000                      0                  207        9.500        0.000                       0                   117  
  clkfbout_clk_wiz_1                                                                                                                                                                                             7.845        0.000                       0                     3  
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                26.471        0.000                      0                  116        0.122        0.000                      0                  116       19.500        0.000                       0                    65  
  clk_out2_clk_wiz_0                                                 3.600        0.000                      0                   53        0.175        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.885        0.000                      0                   30        0.120        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out1_clk_wiz_1                      
(none)              clk_out2_clk_wiz_0                      
(none)              clk_out2_clk_wiz_1                      
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  To Clock:  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 40.688 }
Period(ns):         81.375
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.375      79.220     BUFGCTRL_X0Y1    datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.375      80.126     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.375      131.985    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       14.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.417ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 1.145ns (21.715%)  route 4.128ns (78.285%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 21.707 - 20.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.823     1.823    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDRE (Prop_fdre_C_Q)         0.478     2.301 f  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/Q
                         net (fo=9, routed)           1.153     3.454    datapath/Audio_Codec/initialize_audio/twi_controller/p_0_in[0]
    SLICE_X160Y114       LUT3 (Prop_lut3_I1_O)        0.295     3.749 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_7/O
                         net (fo=7, routed)           0.971     4.720    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_7_n_0
    SLICE_X161Y116       LUT5 (Prop_lut5_I4_O)        0.124     4.844 r  datapath/Audio_Codec/initialize_audio/twi_controller/DONE_O_i_4/O
                         net (fo=2, routed)           0.877     5.721    datapath/Audio_Codec/initialize_audio/twi_controller/DONE_O_i_4_n_0
    SLICE_X160Y116       LUT6 (Prop_lut6_I4_O)        0.124     5.845 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.416     6.261    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X160Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.385 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.711     7.096    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.707    21.707    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
                         clock pessimism              0.094    21.801    
                         clock uncertainty           -0.084    21.718    
    SLICE_X163Y115       FDRE (Setup_fdre_C_CE)      -0.205    21.513    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.513    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                 14.417    

Slack (MET) :             14.417ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 1.145ns (21.715%)  route 4.128ns (78.285%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 21.707 - 20.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.823     1.823    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDRE (Prop_fdre_C_Q)         0.478     2.301 f  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/Q
                         net (fo=9, routed)           1.153     3.454    datapath/Audio_Codec/initialize_audio/twi_controller/p_0_in[0]
    SLICE_X160Y114       LUT3 (Prop_lut3_I1_O)        0.295     3.749 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_7/O
                         net (fo=7, routed)           0.971     4.720    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_7_n_0
    SLICE_X161Y116       LUT5 (Prop_lut5_I4_O)        0.124     4.844 r  datapath/Audio_Codec/initialize_audio/twi_controller/DONE_O_i_4/O
                         net (fo=2, routed)           0.877     5.721    datapath/Audio_Codec/initialize_audio/twi_controller/DONE_O_i_4_n_0
    SLICE_X160Y116       LUT6 (Prop_lut6_I4_O)        0.124     5.845 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.416     6.261    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X160Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.385 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.711     7.096    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.707    21.707    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C
                         clock pessimism              0.094    21.801    
                         clock uncertainty           -0.084    21.718    
    SLICE_X163Y115       FDRE (Setup_fdre_C_CE)      -0.205    21.513    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.513    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                 14.417    

Slack (MET) :             14.417ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 1.145ns (21.715%)  route 4.128ns (78.285%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 21.707 - 20.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.823     1.823    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDRE (Prop_fdre_C_Q)         0.478     2.301 f  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/Q
                         net (fo=9, routed)           1.153     3.454    datapath/Audio_Codec/initialize_audio/twi_controller/p_0_in[0]
    SLICE_X160Y114       LUT3 (Prop_lut3_I1_O)        0.295     3.749 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_7/O
                         net (fo=7, routed)           0.971     4.720    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_7_n_0
    SLICE_X161Y116       LUT5 (Prop_lut5_I4_O)        0.124     4.844 r  datapath/Audio_Codec/initialize_audio/twi_controller/DONE_O_i_4/O
                         net (fo=2, routed)           0.877     5.721    datapath/Audio_Codec/initialize_audio/twi_controller/DONE_O_i_4_n_0
    SLICE_X160Y116       LUT6 (Prop_lut6_I4_O)        0.124     5.845 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.416     6.261    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X160Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.385 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.711     7.096    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.707    21.707    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                         clock pessimism              0.094    21.801    
                         clock uncertainty           -0.084    21.718    
    SLICE_X163Y115       FDRE (Setup_fdre_C_CE)      -0.205    21.513    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.513    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                 14.417    

Slack (MET) :             14.469ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 1.250ns (23.972%)  route 3.964ns (76.028%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 21.705 - 20.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.827     1.827    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y113       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y113       FDSE (Prop_fdse_C_Q)         0.518     2.345 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.869     3.215    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y114       LUT6 (Prop_lut6_I2_O)        0.124     3.339 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.939     4.278    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y117       LUT2 (Prop_lut2_I0_O)        0.152     4.430 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.610     5.040    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y116       LUT5 (Prop_lut5_I4_O)        0.332     5.372 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_3/O
                         net (fo=10, routed)          0.965     6.337    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_3_n_0
    SLICE_X161Y117       LUT6 (Prop_lut6_I0_O)        0.124     6.461 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     7.042    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X161Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.705    21.705    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/C
                         clock pessimism              0.094    21.799    
                         clock uncertainty           -0.084    21.716    
    SLICE_X161Y117       FDRE (Setup_fdre_C_CE)      -0.205    21.511    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         21.511    
                         arrival time                          -7.042    
  -------------------------------------------------------------------
                         slack                                 14.469    

Slack (MET) :             14.469ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 1.250ns (23.972%)  route 3.964ns (76.028%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 21.705 - 20.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.827     1.827    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y113       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y113       FDSE (Prop_fdse_C_Q)         0.518     2.345 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.869     3.215    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y114       LUT6 (Prop_lut6_I2_O)        0.124     3.339 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.939     4.278    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y117       LUT2 (Prop_lut2_I0_O)        0.152     4.430 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.610     5.040    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y116       LUT5 (Prop_lut5_I4_O)        0.332     5.372 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_3/O
                         net (fo=10, routed)          0.965     6.337    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_3_n_0
    SLICE_X161Y117       LUT6 (Prop_lut6_I0_O)        0.124     6.461 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     7.042    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0
    SLICE_X161Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.705    21.705    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/C
                         clock pessimism              0.094    21.799    
                         clock uncertainty           -0.084    21.716    
    SLICE_X161Y117       FDRE (Setup_fdre_C_CE)      -0.205    21.511    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         21.511    
                         arrival time                          -7.042    
  -------------------------------------------------------------------
                         slack                                 14.469    

Slack (MET) :             14.473ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 1.154ns (24.578%)  route 3.541ns (75.422%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.708 - 20.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.827     1.827    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y113       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y113       FDSE (Prop_fdse_C_Q)         0.518     2.345 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.869     3.215    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y114       LUT6 (Prop_lut6_I2_O)        0.124     3.339 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.939     4.278    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y117       LUT2 (Prop_lut2_I0_O)        0.152     4.430 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.881     5.311    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y116       LUT5 (Prop_lut5_I4_O)        0.360     5.671 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_1/O
                         net (fo=7, routed)           0.851     6.523    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0_0
    SLICE_X162Y113       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.708    21.708    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y113       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                         clock pessimism              0.119    21.827    
                         clock uncertainty           -0.084    21.744    
    SLICE_X162Y113       FDSE (Setup_fdse_C_S)       -0.748    20.996    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         20.996    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                 14.473    

Slack (MET) :             14.480ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/delaycnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 1.138ns (22.248%)  route 3.977ns (77.752%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 21.631 - 20.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.827     1.827    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y111       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delaycnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y111       FDRE (Prop_fdre_C_Q)         0.518     2.345 f  datapath/Audio_Codec/initialize_audio/delaycnt_reg[4]/Q
                         net (fo=3, routed)           0.819     3.165    datapath/Audio_Codec/initialize_audio/delaycnt[4]
    SLICE_X159Y112       LUT4 (Prop_lut4_I1_O)        0.124     3.289 f  datapath/Audio_Codec/initialize_audio/state[3]_i_11/O
                         net (fo=1, routed)           0.401     3.690    datapath/Audio_Codec/initialize_audio/state[3]_i_11_n_0
    SLICE_X159Y111       LUT5 (Prop_lut5_I4_O)        0.124     3.814 f  datapath/Audio_Codec/initialize_audio/state[3]_i_7/O
                         net (fo=1, routed)           1.135     4.949    datapath/Audio_Codec/initialize_audio/state[3]_i_7_n_0
    SLICE_X159Y115       LUT4 (Prop_lut4_I1_O)        0.124     5.073 f  datapath/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.333     5.405    datapath/Audio_Codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X157Y114       LUT6 (Prop_lut6_I5_O)        0.124     5.529 r  datapath/Audio_Codec/initialize_audio/initA[6]_i_3/O
                         net (fo=1, routed)           0.562     6.091    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]
    SLICE_X156Y116       LUT6 (Prop_lut6_I0_O)        0.124     6.215 r  datapath/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.728     6.943    datapath/Audio_Codec/initialize_audio/twi_controller_n_6
    SLICE_X155Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.631    21.631    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X155Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/C
                         clock pessimism              0.080    21.711    
                         clock uncertainty           -0.084    21.628    
    SLICE_X155Y115       FDRE (Setup_fdre_C_CE)      -0.205    21.423    datapath/Audio_Codec/initialize_audio/initA_reg[2]
  -------------------------------------------------------------------
                         required time                         21.423    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                 14.480    

Slack (MET) :             14.480ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/delaycnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 1.138ns (22.248%)  route 3.977ns (77.752%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 21.631 - 20.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.827     1.827    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y111       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delaycnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y111       FDRE (Prop_fdre_C_Q)         0.518     2.345 f  datapath/Audio_Codec/initialize_audio/delaycnt_reg[4]/Q
                         net (fo=3, routed)           0.819     3.165    datapath/Audio_Codec/initialize_audio/delaycnt[4]
    SLICE_X159Y112       LUT4 (Prop_lut4_I1_O)        0.124     3.289 f  datapath/Audio_Codec/initialize_audio/state[3]_i_11/O
                         net (fo=1, routed)           0.401     3.690    datapath/Audio_Codec/initialize_audio/state[3]_i_11_n_0
    SLICE_X159Y111       LUT5 (Prop_lut5_I4_O)        0.124     3.814 f  datapath/Audio_Codec/initialize_audio/state[3]_i_7/O
                         net (fo=1, routed)           1.135     4.949    datapath/Audio_Codec/initialize_audio/state[3]_i_7_n_0
    SLICE_X159Y115       LUT4 (Prop_lut4_I1_O)        0.124     5.073 f  datapath/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.333     5.405    datapath/Audio_Codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X157Y114       LUT6 (Prop_lut6_I5_O)        0.124     5.529 r  datapath/Audio_Codec/initialize_audio/initA[6]_i_3/O
                         net (fo=1, routed)           0.562     6.091    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]
    SLICE_X156Y116       LUT6 (Prop_lut6_I0_O)        0.124     6.215 r  datapath/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.728     6.943    datapath/Audio_Codec/initialize_audio/twi_controller_n_6
    SLICE_X155Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.631    21.631    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X155Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/C
                         clock pessimism              0.080    21.711    
                         clock uncertainty           -0.084    21.628    
    SLICE_X155Y115       FDRE (Setup_fdre_C_CE)      -0.205    21.423    datapath/Audio_Codec/initialize_audio/initA_reg[3]
  -------------------------------------------------------------------
                         required time                         21.423    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                 14.480    

Slack (MET) :             14.480ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/delaycnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 1.138ns (22.248%)  route 3.977ns (77.752%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 21.631 - 20.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.827     1.827    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y111       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delaycnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y111       FDRE (Prop_fdre_C_Q)         0.518     2.345 f  datapath/Audio_Codec/initialize_audio/delaycnt_reg[4]/Q
                         net (fo=3, routed)           0.819     3.165    datapath/Audio_Codec/initialize_audio/delaycnt[4]
    SLICE_X159Y112       LUT4 (Prop_lut4_I1_O)        0.124     3.289 f  datapath/Audio_Codec/initialize_audio/state[3]_i_11/O
                         net (fo=1, routed)           0.401     3.690    datapath/Audio_Codec/initialize_audio/state[3]_i_11_n_0
    SLICE_X159Y111       LUT5 (Prop_lut5_I4_O)        0.124     3.814 f  datapath/Audio_Codec/initialize_audio/state[3]_i_7/O
                         net (fo=1, routed)           1.135     4.949    datapath/Audio_Codec/initialize_audio/state[3]_i_7_n_0
    SLICE_X159Y115       LUT4 (Prop_lut4_I1_O)        0.124     5.073 f  datapath/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.333     5.405    datapath/Audio_Codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X157Y114       LUT6 (Prop_lut6_I5_O)        0.124     5.529 r  datapath/Audio_Codec/initialize_audio/initA[6]_i_3/O
                         net (fo=1, routed)           0.562     6.091    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]
    SLICE_X156Y116       LUT6 (Prop_lut6_I0_O)        0.124     6.215 r  datapath/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.728     6.943    datapath/Audio_Codec/initialize_audio/twi_controller_n_6
    SLICE_X155Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.631    21.631    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X155Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[6]/C
                         clock pessimism              0.080    21.711    
                         clock uncertainty           -0.084    21.628    
    SLICE_X155Y115       FDRE (Setup_fdre_C_CE)      -0.205    21.423    datapath/Audio_Codec/initialize_audio/initA_reg[6]
  -------------------------------------------------------------------
                         required time                         21.423    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                 14.480    

Slack (MET) :             14.588ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.154ns (25.333%)  route 3.401ns (74.667%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.708 - 20.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.827     1.827    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y113       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y113       FDSE (Prop_fdse_C_Q)         0.518     2.345 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.869     3.215    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X162Y114       LUT6 (Prop_lut6_I2_O)        0.124     3.339 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4/O
                         net (fo=2, routed)           0.939     4.278    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_4_n_0
    SLICE_X163Y117       LUT2 (Prop_lut2_I0_O)        0.152     4.430 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.881     5.311    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X162Y116       LUT5 (Prop_lut5_I4_O)        0.360     5.671 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_1/O
                         net (fo=7, routed)           0.711     6.383    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0_0
    SLICE_X162Y114       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    18.149 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    19.909    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.708    21.708    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y114       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]/C
                         clock pessimism              0.094    21.802    
                         clock uncertainty           -0.084    21.719    
    SLICE_X162Y114       FDSE (Setup_fdse_C_S)       -0.748    20.971    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         20.971    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                 14.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initWord_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.809%)  route 0.110ns (37.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.617ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.617     0.617    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X155Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y115       FDRE (Prop_fdre_C_Q)         0.141     0.758 r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/Q
                         net (fo=21, routed)          0.110     0.868    datapath/Audio_Codec/initialize_audio/initA_reg[2]
    SLICE_X154Y115       LUT6 (Prop_lut6_I0_O)        0.045     0.913 r  datapath/Audio_Codec/initialize_audio/initWord[16]_i_1/O
                         net (fo=1, routed)           0.000     0.913    datapath/Audio_Codec/initialize_audio/initWord[16]_i_1_n_0
    SLICE_X154Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.887     0.887    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X154Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[16]/C
                         clock pessimism             -0.257     0.630    
    SLICE_X154Y115       FDRE (Hold_fdre_C_D)         0.120     0.750    datapath/Audio_Codec/initialize_audio/initWord_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.642     0.642    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y117       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/Q
                         net (fo=1, routed)           0.086     0.868    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[1]
    SLICE_X161Y117       LUT4 (Prop_lut4_I1_O)        0.045     0.913 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[2]_i_1/O
                         net (fo=1, routed)           0.000     0.913    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[2]
    SLICE_X161Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     0.913    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/C
                         clock pessimism             -0.258     0.655    
    SLICE_X161Y117       FDRE (Hold_fdre_C_D)         0.091     0.746    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.440%)  route 0.122ns (39.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     0.644    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y115       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/Q
                         net (fo=26, routed)          0.122     0.906    datapath/Audio_Codec/initialize_audio/twi_controller/state[3]
    SLICE_X162Y115       LUT6 (Prop_lut6_I2_O)        0.045     0.951 r  datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_i_1/O
                         net (fo=1, routed)           0.000     0.951    datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_i_1_n_0
    SLICE_X162Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     0.915    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_reg/C
                         clock pessimism             -0.258     0.657    
    SLICE_X162Y115       FDRE (Hold_fdre_C_D)         0.121     0.778    datapath/Audio_Codec/initialize_audio/twi_controller/int_Rst_reg
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initWord_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.641     0.641    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y117       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/Audio_Codec/initialize_audio/initWord_reg[11]/Q
                         net (fo=1, routed)           0.095     0.877    datapath/Audio_Codec/initialize_audio/data2[3]
    SLICE_X159Y117       LUT5 (Prop_lut5_I2_O)        0.045     0.922 r  datapath/Audio_Codec/initialize_audio/data_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.922    datapath/Audio_Codec/initialize_audio/data_i[3]_i_1_n_0
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.912     0.912    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
                         clock pessimism             -0.257     0.655    
    SLICE_X159Y117       FDRE (Hold_fdre_C_D)         0.092     0.747    datapath/Audio_Codec/initialize_audio/data_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initWord_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.432%)  route 0.098ns (34.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.641     0.641    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X156Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y117       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/Audio_Codec/initialize_audio/initWord_reg[14]/Q
                         net (fo=1, routed)           0.098     0.880    datapath/Audio_Codec/initialize_audio/data2[6]
    SLICE_X159Y118       LUT6 (Prop_lut6_I5_O)        0.045     0.925 r  datapath/Audio_Codec/initialize_audio/data_i[6]_i_1/O
                         net (fo=1, routed)           0.000     0.925    datapath/Audio_Codec/initialize_audio/data_i[6]_i_1_n_0
    SLICE_X159Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911     0.911    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C
                         clock pessimism             -0.257     0.654    
    SLICE_X159Y118       FDRE (Hold_fdre_C_D)         0.091     0.745    datapath/Audio_Codec/initialize_audio/data_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.041%)  route 0.140ns (42.959%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.641     0.641    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y117       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/Q
                         net (fo=1, routed)           0.140     0.922    datapath/Audio_Codec/initialize_audio/twi_controller/Q[3]
    SLICE_X161Y117       LUT4 (Prop_lut4_I1_O)        0.045     0.967 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000     0.967    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[3]
    SLICE_X161Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     0.913    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]/C
                         clock pessimism             -0.234     0.679    
    SLICE_X161Y117       FDRE (Hold_fdre_C_D)         0.092     0.771    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     0.644    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y114       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.130     0.915    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]
    SLICE_X161Y114       LUT3 (Prop_lut3_I2_O)        0.048     0.963 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.963    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt0[2]
    SLICE_X161Y114       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.916     0.916    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y114       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X161Y114       FDSE (Hold_fdse_C_D)         0.107     0.764    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.172%)  route 0.131ns (40.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     0.644    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y114       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.131     0.916    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]
    SLICE_X161Y114       LUT5 (Prop_lut5_I3_O)        0.049     0.965 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.965    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt0[4]
    SLICE_X161Y114       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.916     0.916    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y114       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X161Y114       FDSE (Hold_fdse_C_D)         0.107     0.764    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/ERR_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.526%)  route 0.149ns (44.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     0.644    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y115       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/Q
                         net (fo=24, routed)          0.149     0.934    datapath/Audio_Codec/initialize_audio/twi_controller/state[0]
    SLICE_X162Y115       LUT6 (Prop_lut6_I2_O)        0.045     0.979 r  datapath/Audio_Codec/initialize_audio/twi_controller/ERR_O_i_1/O
                         net (fo=1, routed)           0.000     0.979    datapath/Audio_Codec/initialize_audio/twi_controller/ERR_O_i_1_n_0
    SLICE_X162Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/ERR_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.915     0.915    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/ERR_O_reg/C
                         clock pessimism             -0.258     0.657    
    SLICE_X162Y115       FDRE (Hold_fdre_C_D)         0.120     0.777    datapath/Audio_Codec/initialize_audio/twi_controller/ERR_O_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.866%)  route 0.130ns (41.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.644     0.644    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y114       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y114       FDSE (Prop_fdse_C_Q)         0.141     0.785 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[0]/Q
                         net (fo=7, routed)           0.130     0.915    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[0]
    SLICE_X160Y114       LUT2 (Prop_lut2_I1_O)        0.045     0.960 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.960    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt0[1]
    SLICE_X160Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.916     0.916    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X160Y114       FDRE (Hold_fdre_C_D)         0.091     0.748    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X157Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X159Y117   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X159Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X159Y117   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X157Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X159Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X159Y118   datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X159Y117   datapath/Audio_Codec/initialize_audio/data_i_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y117   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y117   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y117   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y117   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y117   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y117   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y117   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X159Y117   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X157Y116   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.471ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.426ns  (logic 4.488ns (33.427%)  route 8.938ns (66.573%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 41.705 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.819     1.819    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y131       FDRE (Prop_fdre_C_Q)         0.419     2.238 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/Q
                         net (fo=48, routed)          1.803     4.042    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/Q[2]
    SLICE_X160Y119       LUT2 (Prop_lut2_I0_O)        0.296     4.338 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     4.338    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.736 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     4.736    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X160Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.958 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry__0/O[0]
                         net (fo=3, routed)           0.362     5.320    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[4]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.299     5.619 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.619    datapath/video_inst/Inst_vga/col_map/i__carry_i_2_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.020 r  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry_n_0
    SLICE_X161Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.242 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           1.031     7.273    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[4]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.299     7.572 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_13/O
                         net (fo=1, routed)           0.689     8.261    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_4
    SLICE_X158Y120       LUT5 (Prop_lut5_I3_O)        0.124     8.385 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_2/O
                         net (fo=1, routed)           0.520     8.906    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[2]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.304 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.304    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.418    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.532    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537    11.183    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124    11.307 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624    11.931    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I4_O)        0.116    12.047 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.661    12.708    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.328    13.036 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.141    14.178    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X162Y132       LUT5 (Prop_lut5_I3_O)        0.152    14.330 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4__1/O
                         net (fo=1, routed)           0.568    14.898    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4__1_n_0
    SLICE_X161Y132       LUT6 (Prop_lut6_I2_O)        0.348    15.246 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    15.246    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    41.705    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.075    41.780    
                         clock uncertainty           -0.095    41.686    
    SLICE_X161Y132       FDRE (Setup_fdre_C_D)        0.031    41.717    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.717    
                         arrival time                         -15.246    
  -------------------------------------------------------------------
                         slack                                 26.471    

Slack (MET) :             27.216ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.680ns  (logic 4.236ns (33.408%)  route 8.444ns (66.592%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 41.705 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.819     1.819    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y131       FDRE (Prop_fdre_C_Q)         0.419     2.238 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/Q
                         net (fo=48, routed)          1.803     4.042    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/Q[2]
    SLICE_X160Y119       LUT2 (Prop_lut2_I0_O)        0.296     4.338 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     4.338    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.736 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     4.736    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X160Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.958 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry__0/O[0]
                         net (fo=3, routed)           0.362     5.320    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[4]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.299     5.619 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.619    datapath/video_inst/Inst_vga/col_map/i__carry_i_2_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.020 r  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry_n_0
    SLICE_X161Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.242 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           1.031     7.273    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[4]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.299     7.572 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_13/O
                         net (fo=1, routed)           0.689     8.261    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_4
    SLICE_X158Y120       LUT5 (Prop_lut5_I3_O)        0.124     8.385 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_2/O
                         net (fo=1, routed)           0.520     8.906    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[2]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.304 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.304    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.418    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.532    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537    11.183    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124    11.307 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624    11.931    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I4_O)        0.116    12.047 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.661    12.708    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.328    13.036 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.514    13.550    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y132       LUT6 (Prop_lut6_I1_O)        0.124    13.674 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_2/O
                         net (fo=1, routed)           0.701    14.375    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_2_n_0
    SLICE_X161Y132       LUT6 (Prop_lut6_I0_O)        0.124    14.499 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    14.499    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    41.705    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.075    41.780    
                         clock uncertainty           -0.095    41.686    
    SLICE_X161Y132       FDRE (Setup_fdre_C_D)        0.029    41.715    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         41.715    
                         arrival time                         -14.499    
  -------------------------------------------------------------------
                         slack                                 27.216    

Slack (MET) :             27.511ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.386ns  (logic 4.236ns (34.199%)  route 8.150ns (65.801%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 41.705 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.819     1.819    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y131       FDRE (Prop_fdre_C_Q)         0.419     2.238 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/Q
                         net (fo=48, routed)          1.803     4.042    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/Q[2]
    SLICE_X160Y119       LUT2 (Prop_lut2_I0_O)        0.296     4.338 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     4.338    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.736 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     4.736    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X160Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.958 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry__0/O[0]
                         net (fo=3, routed)           0.362     5.320    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[4]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.299     5.619 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.619    datapath/video_inst/Inst_vga/col_map/i__carry_i_2_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.020 r  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry_n_0
    SLICE_X161Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.242 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           1.031     7.273    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[4]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.299     7.572 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_13/O
                         net (fo=1, routed)           0.689     8.261    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_4
    SLICE_X158Y120       LUT5 (Prop_lut5_I3_O)        0.124     8.385 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_2/O
                         net (fo=1, routed)           0.520     8.906    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[2]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.304 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.304    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.418    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.532    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537    11.183    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124    11.307 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624    11.931    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I4_O)        0.116    12.047 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.661    12.708    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.328    13.036 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.315    13.351    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y131       LUT2 (Prop_lut2_I1_O)        0.124    13.475 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.606    14.082    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_0
    SLICE_X160Y132       LUT6 (Prop_lut6_I5_O)        0.124    14.206 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000    14.206    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1_n_0
    SLICE_X160Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    41.705    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism              0.075    41.780    
                         clock uncertainty           -0.095    41.686    
    SLICE_X160Y132       FDRE (Setup_fdre_C_D)        0.031    41.717    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         41.717    
                         arrival time                         -14.206    
  -------------------------------------------------------------------
                         slack                                 27.511    

Slack (MET) :             27.536ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.360ns  (logic 4.112ns (33.269%)  route 8.248ns (66.731%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.819     1.819    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y131       FDRE (Prop_fdre_C_Q)         0.419     2.238 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/Q
                         net (fo=48, routed)          1.803     4.042    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/Q[2]
    SLICE_X160Y119       LUT2 (Prop_lut2_I0_O)        0.296     4.338 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     4.338    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.736 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     4.736    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X160Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.958 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry__0/O[0]
                         net (fo=3, routed)           0.362     5.320    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[4]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.299     5.619 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.619    datapath/video_inst/Inst_vga/col_map/i__carry_i_2_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.020 r  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry_n_0
    SLICE_X161Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.242 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           1.031     7.273    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[4]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.299     7.572 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_13/O
                         net (fo=1, routed)           0.689     8.261    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_4
    SLICE_X158Y120       LUT5 (Prop_lut5_I3_O)        0.124     8.385 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_2/O
                         net (fo=1, routed)           0.520     8.906    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[2]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.304 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.304    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.418    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.532    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537    11.183    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124    11.307 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624    11.931    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I4_O)        0.116    12.047 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.661    12.708    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.328    13.036 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.019    14.055    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]_1
    SLICE_X160Y133       LUT2 (Prop_lut2_I1_O)        0.124    14.179 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/TDMS_encoder_red/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    14.179    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]_0
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                         clock pessimism              0.075    41.781    
                         clock uncertainty           -0.095    41.687    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.029    41.716    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.716    
                         arrival time                         -14.179    
  -------------------------------------------------------------------
                         slack                                 27.536    

Slack (MET) :             27.545ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.399ns  (logic 4.236ns (34.164%)  route 8.163ns (65.836%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 41.705 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.819     1.819    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y131       FDRE (Prop_fdre_C_Q)         0.419     2.238 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/Q
                         net (fo=48, routed)          1.803     4.042    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/Q[2]
    SLICE_X160Y119       LUT2 (Prop_lut2_I0_O)        0.296     4.338 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     4.338    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.736 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     4.736    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X160Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.958 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry__0/O[0]
                         net (fo=3, routed)           0.362     5.320    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[4]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.299     5.619 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.619    datapath/video_inst/Inst_vga/col_map/i__carry_i_2_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.020 r  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry_n_0
    SLICE_X161Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.242 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           1.031     7.273    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[4]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.299     7.572 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_13/O
                         net (fo=1, routed)           0.689     8.261    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_4
    SLICE_X158Y120       LUT5 (Prop_lut5_I3_O)        0.124     8.385 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_2/O
                         net (fo=1, routed)           0.520     8.906    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[2]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.304 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.304    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.418    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.532    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537    11.183    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124    11.307 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624    11.931    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I4_O)        0.116    12.047 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.661    12.708    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.328    13.036 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.315    13.351    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y131       LUT2 (Prop_lut2_I1_O)        0.124    13.475 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.619    14.094    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]_1
    SLICE_X162Y132       LUT5 (Prop_lut5_I4_O)        0.124    14.218 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000    14.218    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]_0
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    41.705    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                         clock pessimism              0.075    41.780    
                         clock uncertainty           -0.095    41.686    
    SLICE_X162Y132       FDRE (Setup_fdre_C_D)        0.077    41.763    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                         41.763    
                         arrival time                         -14.218    
  -------------------------------------------------------------------
                         slack                                 27.545    

Slack (MET) :             27.551ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.360ns  (logic 4.040ns (32.686%)  route 8.320ns (67.314%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 41.705 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.819     1.819    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y131       FDRE (Prop_fdre_C_Q)         0.419     2.238 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/Q
                         net (fo=48, routed)          1.803     4.042    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/Q[2]
    SLICE_X160Y119       LUT2 (Prop_lut2_I0_O)        0.296     4.338 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     4.338    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.736 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     4.736    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X160Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.958 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry__0/O[0]
                         net (fo=3, routed)           0.362     5.320    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[4]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.299     5.619 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.619    datapath/video_inst/Inst_vga/col_map/i__carry_i_2_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.020 r  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry_n_0
    SLICE_X161Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.242 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           1.031     7.273    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[4]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.299     7.572 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_13/O
                         net (fo=1, routed)           0.689     8.261    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_4
    SLICE_X158Y120       LUT5 (Prop_lut5_I3_O)        0.124     8.385 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_2/O
                         net (fo=1, routed)           0.520     8.906    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[2]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.304 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.304    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.418    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.532    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537    11.183    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124    11.307 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624    11.931    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I3_O)        0.124    12.055 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5__1/O
                         net (fo=12, routed)          0.727    12.782    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_6
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124    12.906 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=3, routed)           0.596    13.502    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X159Y134       LUT2 (Prop_lut2_I1_O)        0.124    13.626 f  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           0.430    14.055    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0_n_0
    SLICE_X159Y134       LUT6 (Prop_lut6_I2_O)        0.124    14.179 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.179    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X159Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    41.705    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.089    41.794    
                         clock uncertainty           -0.095    41.700    
    SLICE_X159Y134       FDRE (Setup_fdre_C_D)        0.031    41.731    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.731    
                         arrival time                         -14.179    
  -------------------------------------------------------------------
                         slack                                 27.551    

Slack (MET) :             27.554ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.388ns  (logic 4.140ns (33.419%)  route 8.248ns (66.581%))
  Logic Levels:           16  (CARRY4=8 LUT1=1 LUT2=1 LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.819     1.819    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y131       FDRE (Prop_fdre_C_Q)         0.419     2.238 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/Q
                         net (fo=48, routed)          1.803     4.042    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/Q[2]
    SLICE_X160Y119       LUT2 (Prop_lut2_I0_O)        0.296     4.338 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     4.338    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.736 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     4.736    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X160Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.958 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry__0/O[0]
                         net (fo=3, routed)           0.362     5.320    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[4]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.299     5.619 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.619    datapath/video_inst/Inst_vga/col_map/i__carry_i_2_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.020 r  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry_n_0
    SLICE_X161Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.242 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           1.031     7.273    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[4]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.299     7.572 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_13/O
                         net (fo=1, routed)           0.689     8.261    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_4
    SLICE_X158Y120       LUT5 (Prop_lut5_I3_O)        0.124     8.385 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_2/O
                         net (fo=1, routed)           0.520     8.906    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[2]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.304 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.304    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.418    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.532    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537    11.183    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124    11.307 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624    11.931    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I4_O)        0.116    12.047 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.661    12.708    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.328    13.036 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.019    14.055    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]_1
    SLICE_X160Y133       LUT3 (Prop_lut3_I2_O)        0.152    14.207 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    14.207    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706    41.706    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C
                         clock pessimism              0.075    41.781    
                         clock uncertainty           -0.095    41.687    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.075    41.762    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.762    
                         arrival time                         -14.207    
  -------------------------------------------------------------------
                         slack                                 27.554    

Slack (MET) :             27.559ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.425ns  (logic 4.262ns (34.302%)  route 8.163ns (65.698%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 41.705 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.819     1.819    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y131       FDRE (Prop_fdre_C_Q)         0.419     2.238 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/Q
                         net (fo=48, routed)          1.803     4.042    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/Q[2]
    SLICE_X160Y119       LUT2 (Prop_lut2_I0_O)        0.296     4.338 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     4.338    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.736 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     4.736    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X160Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.958 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry__0/O[0]
                         net (fo=3, routed)           0.362     5.320    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[4]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.299     5.619 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.619    datapath/video_inst/Inst_vga/col_map/i__carry_i_2_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.020 r  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry_n_0
    SLICE_X161Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.242 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           1.031     7.273    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[4]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.299     7.572 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_13/O
                         net (fo=1, routed)           0.689     8.261    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_4
    SLICE_X158Y120       LUT5 (Prop_lut5_I3_O)        0.124     8.385 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_2/O
                         net (fo=1, routed)           0.520     8.906    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[2]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.304 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.304    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.418    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.532    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537    11.183    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124    11.307 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624    11.931    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I4_O)        0.116    12.047 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.661    12.708    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.328    13.036 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.315    13.351    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y131       LUT2 (Prop_lut2_I1_O)        0.124    13.475 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.619    14.094    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]_1
    SLICE_X162Y132       LUT5 (Prop_lut5_I4_O)        0.150    14.244 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded[2]_i_1/O
                         net (fo=1, routed)           0.000    14.244    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]_0
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    41.705    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                         clock pessimism              0.075    41.780    
                         clock uncertainty           -0.095    41.686    
    SLICE_X162Y132       FDRE (Setup_fdre_C_D)        0.118    41.804    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         41.804    
                         arrival time                         -14.244    
  -------------------------------------------------------------------
                         slack                                 27.559    

Slack (MET) :             27.587ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.369ns  (logic 4.040ns (32.662%)  route 8.329ns (67.338%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 41.704 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.819     1.819    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y131       FDRE (Prop_fdre_C_Q)         0.419     2.238 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/Q
                         net (fo=48, routed)          1.803     4.042    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/Q[2]
    SLICE_X160Y119       LUT2 (Prop_lut2_I0_O)        0.296     4.338 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     4.338    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.736 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     4.736    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X160Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.958 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry__0/O[0]
                         net (fo=3, routed)           0.362     5.320    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[4]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.299     5.619 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.619    datapath/video_inst/Inst_vga/col_map/i__carry_i_2_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.020 r  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry_n_0
    SLICE_X161Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.242 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           1.031     7.273    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[4]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.299     7.572 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_13/O
                         net (fo=1, routed)           0.689     8.261    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_4
    SLICE_X158Y120       LUT5 (Prop_lut5_I3_O)        0.124     8.385 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_2/O
                         net (fo=1, routed)           0.520     8.906    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[2]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.304 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.304    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.418    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.532    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537    11.183    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124    11.307 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624    11.931    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I3_O)        0.124    12.055 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5__1/O
                         net (fo=12, routed)          0.727    12.782    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_6
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124    12.906 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=3, routed)           0.596    13.502    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X159Y134       LUT2 (Prop_lut2_I1_O)        0.124    13.626 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           0.439    14.065    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0_n_0
    SLICE_X158Y133       LUT4 (Prop_lut4_I0_O)        0.124    14.189 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    14.189    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X158Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.704    41.704    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                         clock pessimism              0.089    41.793    
                         clock uncertainty           -0.095    41.699    
    SLICE_X158Y133       FDRE (Setup_fdre_C_D)        0.077    41.776    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.776    
                         arrival time                         -14.189    
  -------------------------------------------------------------------
                         slack                                 27.587    

Slack (MET) :             27.637ns  (required time - arrival time)
  Source:                 datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.320ns  (logic 4.040ns (32.792%)  route 8.280ns (67.208%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 41.705 - 40.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.819     1.819    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y131       FDRE (Prop_fdre_C_Q)         0.419     2.238 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/Q
                         net (fo=48, routed)          1.803     4.042    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/Q[2]
    SLICE_X160Y119       LUT2 (Prop_lut2_I0_O)        0.296     4.338 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     4.338    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.736 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     4.736    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X160Y120       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.958 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry__0/O[0]
                         net (fo=3, routed)           0.362     5.320    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[4]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.299     5.619 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.619    datapath/video_inst/Inst_vga/col_map/i__carry_i_2_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.020 r  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.020    datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry_n_0
    SLICE_X161Y121       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.242 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry__0/O[0]
                         net (fo=2, routed)           1.031     7.273    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[4]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.299     7.572 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_13/O
                         net (fo=1, routed)           0.689     8.261    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_4
    SLICE_X158Y120       LUT5 (Prop_lut5_I3_O)        0.124     8.385 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_2/O
                         net (fo=1, routed)           0.520     8.906    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[2]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.304 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.304    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.418 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.418    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.532 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.532    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537    11.183    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124    11.307 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624    11.931    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I3_O)        0.124    12.055 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5__1/O
                         net (fo=12, routed)          0.727    12.782    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_6
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124    12.906 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=3, routed)           0.596    13.502    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X159Y134       LUT2 (Prop_lut2_I1_O)        0.124    13.626 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           0.390    14.015    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0_n_0
    SLICE_X158Y134       LUT6 (Prop_lut6_I5_O)        0.124    14.139 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    14.139    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1_n_0
    SLICE_X158Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    41.705    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                         clock pessimism              0.089    41.794    
                         clock uncertainty           -0.095    41.700    
    SLICE_X158Y134       FDRE (Setup_fdre_C_D)        0.077    41.777    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         41.777    
                         arrival time                         -14.139    
  -------------------------------------------------------------------
                         slack                                 27.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.641     0.641    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/Q
                         net (fo=1, routed)           0.056     0.837    datapath/video_inst/inst_dvid/TDMS_encoder_blue_n_0
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.912     0.912    datapath/video_inst/inst_dvid/CLK
    SLICE_X161Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[9]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X161Y131       FDRE (Hold_fdre_C_D)         0.075     0.716    datapath/video_inst/inst_dvid/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.643     0.643    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.058     0.841    datapath/video_inst/inst_dvid/TDMS_encoder_red_n_2
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.914     0.914    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X160Y133       FDRE (Hold_fdre_C_D)         0.071     0.714    datapath/video_inst/inst_dvid/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644     0.644    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.058     0.842    datapath/video_inst/inst_dvid/TDMS_encoder_green_n_2
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.915     0.915    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/C
                         clock pessimism             -0.271     0.644    
    SLICE_X160Y134       FDRE (Hold_fdre_C_D)         0.071     0.715    datapath/video_inst/inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644     0.644    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.065     0.850    datapath/video_inst/inst_dvid/TDMS_encoder_green_n_3
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.915     0.915    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                         clock pessimism             -0.271     0.644    
    SLICE_X160Y134       FDRE (Hold_fdre_C_D)         0.075     0.719    datapath/video_inst/inst_dvid/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.701%)  route 0.093ns (33.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     0.642    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/Q
                         net (fo=10, routed)          0.093     0.875    datapath/video_inst/inst_dvid/TDMS_encoder_blue/Q[0]
    SLICE_X160Y132       LUT6 (Prop_lut6_I1_O)        0.045     0.920 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.920    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1_n_0
    SLICE_X160Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913     0.913    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism             -0.258     0.655    
    SLICE_X160Y132       FDRE (Hold_fdre_C_D)         0.092     0.747    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.643     0.643    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/Q
                         net (fo=1, routed)           0.114     0.897    datapath/video_inst/inst_dvid/TDMS_encoder_red_n_1
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.914     0.914    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[8]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X160Y133       FDRE (Hold_fdre_C_D)         0.070     0.713    datapath/video_inst/inst_dvid/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.641     0.641    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y131       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.164     0.805 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/Q
                         net (fo=1, routed)           0.116     0.921    datapath/video_inst/inst_dvid/TDMS_encoder_blue_n_4
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.912     0.912    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X163Y131       FDRE (Hold_fdre_C_D)         0.070     0.724    datapath/video_inst/inst_dvid/latched_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.641     0.641    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y131       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.164     0.805 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/Q
                         net (fo=1, routed)           0.116     0.921    datapath/video_inst/inst_dvid/TDMS_encoder_blue_n_1
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.912     0.912    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[8]/C
                         clock pessimism             -0.258     0.654    
    SLICE_X163Y131       FDRE (Hold_fdre_C_D)         0.070     0.724    datapath/video_inst/inst_dvid/latched_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.174%)  route 0.171ns (54.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     0.642    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X159Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.171     0.954    datapath/video_inst/inst_dvid/TDMS_encoder_red_n_3
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.915     0.915    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                         clock pessimism             -0.234     0.681    
    SLICE_X160Y134       FDRE (Hold_fdre_C_D)         0.072     0.753    datapath/video_inst/inst_dvid/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.643     0.643    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y134       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/Q
                         net (fo=9, routed)           0.156     0.939    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg_n_0_[2]
    SLICE_X158Y134       LUT6 (Prop_lut6_I1_O)        0.045     0.984 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000     0.984    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1_n_0
    SLICE_X158Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.914     0.914    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                         clock pessimism             -0.258     0.656    
    SLICE_X158Y134       FDRE (Hold_fdre_C_D)         0.120     0.776    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y129   datapath/video_inst/Inst_vga/sig_gen/vga_reg[blank]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y130   datapath/video_inst/Inst_vga/sig_gen/vga_reg[hsync]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y131   datapath/video_inst/Inst_vga/sig_gen/vga_reg[vsync]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y127   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y128   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y127   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y129   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y125   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y129   datapath/video_inst/Inst_vga/sig_gen/vga_reg[blank]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y129   datapath/video_inst/Inst_vga/sig_gen/vga_reg[blank]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y130   datapath/video_inst/Inst_vga/sig_gen/vga_reg[hsync]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y130   datapath/video_inst/Inst_vga/sig_gen/vga_reg[hsync]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y131   datapath/video_inst/Inst_vga/sig_gen/vga_reg[vsync]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y131   datapath/video_inst/Inst_vga/sig_gen/vga_reg[vsync]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y127   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y127   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y128   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y128   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y129   datapath/video_inst/Inst_vga/sig_gen/vga_reg[blank]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y129   datapath/video_inst/Inst_vga/sig_gen/vga_reg[blank]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y130   datapath/video_inst/Inst_vga/sig_gen/vga_reg[hsync]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y130   datapath/video_inst/Inst_vga/sig_gen/vga_reg[hsync]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y131   datapath/video_inst/Inst_vga/sig_gen/vga_reg[vsync]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y131   datapath/video_inst/Inst_vga/sig_gen/vga_reg[vsync]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y127   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y127   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y128   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y128   datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.890ns (23.042%)  route 2.972ns (76.958%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.154 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.703 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.922     4.625    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.749 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.947     5.696    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.890ns (23.042%)  route 2.972ns (76.958%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.154 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.703 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.922     4.625    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.749 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.947     5.696    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.890ns (23.042%)  route 2.972ns (76.958%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.154 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.703 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.922     4.625    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.749 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.947     5.696    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.890ns (23.042%)  route 2.972ns (76.958%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.154 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.703 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.922     4.625    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.749 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.947     5.696    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.890ns (23.042%)  route 2.972ns (76.958%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.154 f  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.703 f  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.922     4.625    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.749 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.947     5.696    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    datapath/video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.766ns (25.659%)  route 2.219ns (74.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.116     4.819    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.089     9.795    
                         clock uncertainty           -0.072     9.723    
    SLICE_X161Y133       FDRE (Setup_fdre_C_R)       -0.429     9.294    datapath/video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.766ns (25.659%)  route 2.219ns (74.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.116     4.819    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.089     9.795    
                         clock uncertainty           -0.072     9.723    
    SLICE_X161Y133       FDRE (Setup_fdre_C_R)       -0.429     9.294    datapath/video_inst/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.766ns (25.659%)  route 2.219ns (74.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.116     4.819    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.089     9.795    
                         clock uncertainty           -0.072     9.723    
    SLICE_X161Y133       FDRE (Setup_fdre_C_R)       -0.429     9.294    datapath/video_inst/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.766ns (25.659%)  route 2.219ns (74.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.116     4.819    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.089     9.795    
                         clock uncertainty           -0.072     9.723    
    SLICE_X161Y133       FDRE (Setup_fdre_C_R)       -0.429     9.294    datapath/video_inst/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.766ns (25.659%)  route 2.219ns (74.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.116     4.819    datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.089     9.795    
                         clock uncertainty           -0.072     9.723    
    SLICE_X161Y133       FDRE (Setup_fdre_C_R)       -0.429     9.294    datapath/video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  4.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  datapath/video_inst/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.110     0.900    datapath/video_inst/inst_dvid/shift_clock__0[4]
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism             -0.260     0.662    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.063     0.725    datapath/video_inst/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128     0.940    datapath/video_inst/inst_dvid/shift_clock__0[2]
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.059     0.708    datapath/video_inst/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.123     0.936    datapath/video_inst/inst_dvid/shift_clock__0[3]
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  datapath/video_inst/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.052     0.701    datapath/video_inst/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.227ns (65.150%)  route 0.121ns (34.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643     0.643    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.128     0.771 r  datapath/video_inst/inst_dvid/shift_red_reg[8]/Q
                         net (fo=1, routed)           0.121     0.892    datapath/video_inst/inst_dvid/data1[6]
    SLICE_X160Y135       LUT3 (Prop_lut3_I0_O)        0.099     0.991 r  datapath/video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.991    datapath/video_inst/inst_dvid/shift_red[6]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism             -0.257     0.659    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.092     0.751    datapath/video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.185ns (48.377%)  route 0.197ns (51.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643     0.643    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/shift_green_reg[9]/Q
                         net (fo=1, routed)           0.197     0.981    datapath/video_inst/inst_dvid/shift_green_reg_n_0_[9]
    SLICE_X161Y135       LUT3 (Prop_lut3_I0_O)        0.044     1.025 r  datapath/video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.025    datapath/video_inst/inst_dvid/shift_green[7]
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism             -0.257     0.659    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.107     0.766    datapath/video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.314%)  route 0.191ns (50.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y135       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.191     0.976    datapath/video_inst/inst_dvid/shift_green_reg_n_0_[6]
    SLICE_X161Y135       LUT3 (Prop_lut3_I0_O)        0.045     1.021 r  datapath/video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.021    datapath/video_inst/inst_dvid/shift_green[4]
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.107     0.751    datapath/video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.188ns (44.010%)  route 0.239ns (55.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643     0.643    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.239     1.023    datapath/video_inst/inst_dvid/shift_blue_reg_n_0_[9]
    SLICE_X162Y133       LUT3 (Prop_lut3_I0_O)        0.047     1.070 r  datapath/video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.070    datapath/video_inst/inst_dvid/shift_blue[7]
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism             -0.257     0.657    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.131     0.788    datapath/video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.207ns (48.572%)  route 0.219ns (51.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643     0.643    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164     0.807 r  datapath/video_inst/inst_dvid/shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.219     1.026    datapath/video_inst/inst_dvid/shift_blue_reg_n_0_[5]
    SLICE_X162Y133       LUT3 (Prop_lut3_I0_O)        0.043     1.069 r  datapath/video_inst/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.069    datapath/video_inst/inst_dvid/shift_blue[3]
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.131     0.774    datapath/video_inst/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.184ns (45.728%)  route 0.218ns (54.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDSE (Prop_fdse_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.218     1.003    datapath/video_inst/inst_dvid/data1[5]
    SLICE_X161Y134       LUT2 (Prop_lut2_I1_O)        0.043     1.046 r  datapath/video_inst/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.046    datapath/video_inst/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.271     0.644    
    SLICE_X161Y134       FDSE (Hold_fdse_C_D)         0.107     0.751    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.227ns (58.598%)  route 0.160ns (41.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.128     0.772 r  datapath/video_inst/inst_dvid/shift_red_reg[4]/Q
                         net (fo=1, routed)           0.160     0.932    datapath/video_inst/inst_dvid/data1[2]
    SLICE_X160Y135       LUT3 (Prop_lut3_I0_O)        0.099     1.031 r  datapath/video_inst/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.031    datapath/video_inst/inst_dvid/shift_red[2]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[2]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.091     0.735    datapath/video_inst/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    datapath/video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    datapath/video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    datapath/video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    datapath/video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y133   datapath/video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.061%)  route 1.646ns (73.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.825     1.825    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.456     2.281 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.699     2.980    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X161Y134       LUT2 (Prop_lut2_I0_O)        0.124     3.104 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.947     4.051    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.061%)  route 1.646ns (73.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.825     1.825    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.456     2.281 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.699     2.980    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X161Y134       LUT2 (Prop_lut2_I0_O)        0.124     3.104 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.947     4.051    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.061%)  route 1.646ns (73.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.825     1.825    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.456     2.281 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.699     2.980    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X161Y134       LUT2 (Prop_lut2_I0_O)        0.124     3.104 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.947     4.051    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.061%)  route 1.646ns (73.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.825     1.825    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.456     2.281 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.699     2.980    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X161Y134       LUT2 (Prop_lut2_I0_O)        0.124     3.104 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.947     4.051    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.061%)  route 1.646ns (73.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.825     1.825    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.456     2.281 r  datapath/video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.699     2.980    datapath/video_inst/inst_dvid/latched_red[0]
    SLICE_X161Y134       LUT2 (Prop_lut2_I0_O)        0.124     3.104 r  datapath/video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.947     4.051    datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y134       FDSE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X161Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    datapath/video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 0.608ns (22.640%)  route 2.077ns (77.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821     1.821    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.456     2.277 r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           2.077     4.355    datapath/video_inst/inst_dvid/latched_blue[1]
    SLICE_X162Y133       LUT3 (Prop_lut3_I2_O)        0.152     4.507 r  datapath/video_inst/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     4.507    datapath/video_inst/inst_dvid/shift_blue[3]
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism             -0.128     9.578    
                         clock uncertainty           -0.215     9.364    
    SLICE_X162Y133       FDRE (Setup_fdre_C_D)        0.118     9.482    datapath/video_inst/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          9.482    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.580ns (22.175%)  route 2.036ns (77.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821     1.821    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.456     2.277 r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           2.036     4.313    datapath/video_inst/inst_dvid/latched_blue[1]
    SLICE_X162Y133       LUT3 (Prop_lut3_I2_O)        0.124     4.437 r  datapath/video_inst/inst_dvid/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     4.437    datapath/video_inst/inst_dvid/shift_blue[5]
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism             -0.128     9.578    
                         clock uncertainty           -0.215     9.364    
    SLICE_X162Y133       FDRE (Setup_fdre_C_D)        0.079     9.443    datapath/video_inst/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.606ns (22.941%)  route 2.036ns (77.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821     1.821    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.456     2.277 r  datapath/video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           2.036     4.313    datapath/video_inst/inst_dvid/latched_blue[1]
    SLICE_X162Y133       LUT3 (Prop_lut3_I2_O)        0.150     4.463 r  datapath/video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     4.463    datapath/video_inst/inst_dvid/shift_blue[7]
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism             -0.128     9.578    
                         clock uncertainty           -0.215     9.364    
    SLICE_X162Y133       FDRE (Setup_fdre_C_D)        0.118     9.482    datapath/video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          9.482    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.456ns (20.063%)  route 1.817ns (79.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821     1.821    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.456     2.277 r  datapath/video_inst/inst_dvid/latched_blue_reg[8]/Q
                         net (fo=1, routed)           1.817     4.094    datapath/video_inst/inst_dvid/latched_blue[8]
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism             -0.128     9.578    
                         clock uncertainty           -0.215     9.364    
    SLICE_X161Y133       FDRE (Setup_fdre_C_D)       -0.095     9.269    datapath/video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          9.269    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.456ns (20.318%)  route 1.788ns (79.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.824     1.824    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.456     2.280 r  datapath/video_inst/inst_dvid/latched_red_reg[9]/Q
                         net (fo=1, routed)           1.788     4.069    datapath/video_inst/inst_dvid/latched_red[9]
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[9]/C
                         clock pessimism             -0.128     9.578    
                         clock uncertainty           -0.215     9.364    
    SLICE_X161Y133       FDRE (Setup_fdre_C_D)       -0.062     9.302    datapath/video_inst/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  5.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.209ns (25.857%)  route 0.599ns (74.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     0.642    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.164     0.806 r  datapath/video_inst/inst_dvid/latched_blue_reg[2]/Q
                         net (fo=1, routed)           0.599     1.405    datapath/video_inst/inst_dvid/latched_blue[2]
    SLICE_X162Y133       LUT3 (Prop_lut3_I2_O)        0.045     1.450 r  datapath/video_inst/inst_dvid/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.450    datapath/video_inst/inst_dvid/shift_blue[2]
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[2]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.121     1.329    datapath/video_inst/inst_dvid/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.190ns (23.117%)  route 0.632ns (76.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.641     0.641    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.632     1.414    datapath/video_inst/inst_dvid/latched_blue[4]
    SLICE_X162Y133       LUT3 (Prop_lut3_I2_O)        0.049     1.463 r  datapath/video_inst/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.463    datapath/video_inst/inst_dvid/shift_blue[6]
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.131     1.339    datapath/video_inst/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.741%)  route 0.632ns (77.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.641     0.641    datapath/video_inst/inst_dvid/CLK
    SLICE_X163Y131       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDRE (Prop_fdre_C_Q)         0.141     0.782 r  datapath/video_inst/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.632     1.414    datapath/video_inst/inst_dvid/latched_blue[4]
    SLICE_X162Y133       LUT3 (Prop_lut3_I2_O)        0.045     1.459 r  datapath/video_inst/inst_dvid/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.459    datapath/video_inst/inst_dvid/shift_blue[4]
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[4]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.121     1.329    datapath/video_inst/inst_dvid/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.228ns (26.934%)  route 0.619ns (73.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644     0.644    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.128     0.772 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.619     1.390    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X161Y135       LUT3 (Prop_lut3_I2_O)        0.100     1.490 r  datapath/video_inst/inst_dvid/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.490    datapath/video_inst/inst_dvid/shift_green[1]
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.107     1.317    datapath/video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.192%)  route 0.679ns (82.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.643     0.643    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/video_inst/inst_dvid/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.679     1.463    datapath/video_inst/inst_dvid/latched_red[8]
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.075     1.283    datapath/video_inst/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.227ns (26.848%)  route 0.619ns (73.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644     0.644    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.128     0.772 r  datapath/video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.619     1.390    datapath/video_inst/inst_dvid/latched_green[0]
    SLICE_X161Y135       LUT3 (Prop_lut3_I2_O)        0.099     1.489 r  datapath/video_inst/inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.489    datapath/video_inst/inst_dvid/shift_green[0]
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.091     1.301    datapath/video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.209ns (23.420%)  route 0.683ns (76.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642     0.642    datapath/video_inst/inst_dvid/CLK
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.164     0.806 r  datapath/video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.683     1.489    datapath/video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y133       LUT3 (Prop_lut3_I2_O)        0.045     1.534 r  datapath/video_inst/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.534    datapath/video_inst/inst_dvid/shift_blue[0]
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.120     1.328    datapath/video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.652%)  route 0.706ns (83.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644     0.644    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/inst_dvid/latched_green_reg[9]/Q
                         net (fo=1, routed)           0.706     1.490    datapath/video_inst/inst_dvid/latched_green[9]
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.072     1.280    datapath/video_inst/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.227ns (25.373%)  route 0.668ns (74.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.643     0.643    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.128     0.771 r  datapath/video_inst/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.668     1.438    datapath/video_inst/inst_dvid/latched_red[2]
    SLICE_X160Y135       LUT3 (Prop_lut3_I2_O)        0.099     1.537 r  datapath/video_inst/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.537    datapath/video_inst/inst_dvid/shift_red[4]
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X160Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.107     1.317    datapath/video_inst/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 datapath/video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.224ns (25.010%)  route 0.672ns (74.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644     0.644    datapath/video_inst/inst_dvid/CLK
    SLICE_X160Y134       FDRE                                         r  datapath/video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.128     0.772 r  datapath/video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.672     1.443    datapath/video_inst/inst_dvid/latched_green[2]
    SLICE_X161Y135       LUT3 (Prop_lut3_I2_O)        0.096     1.539 r  datapath/video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.539    datapath/video_inst/inst_dvid/shift_green[4]
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  datapath/video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.107     1.317    datapath/video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.222    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           524 Endpoints
Min Delay           524 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.461ns  (logic 1.317ns (10.572%)  route 11.144ns (89.428%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.274    11.343    datapath/row_stepper/btn_IBUF[0]
    SLICE_X160Y124       LUT2 (Prop_lut2_I0_O)        0.124    11.467 r  datapath/row_stepper/process_q[6]_i_5/O
                         net (fo=5, routed)           0.870    12.337    datapath/row_stepper/process_q[6]_i_5_n_0
    SLICE_X161Y123       LUT6 (Prop_lut6_I3_O)        0.124    12.461 r  datapath/row_stepper/process_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    12.461    datapath/row_stepper/process_q[9]_i_1__0_n_0
    SLICE_X161Y123       FDRE                                         r  datapath/row_stepper/process_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.394ns  (logic 1.317ns (10.629%)  route 11.077ns (89.371%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.274    11.343    datapath/row_stepper/btn_IBUF[0]
    SLICE_X160Y124       LUT2 (Prop_lut2_I0_O)        0.124    11.467 r  datapath/row_stepper/process_q[6]_i_5/O
                         net (fo=5, routed)           0.803    12.270    datapath/row_stepper/process_q[6]_i_5_n_0
    SLICE_X162Y124       LUT6 (Prop_lut6_I0_O)        0.124    12.394 r  datapath/row_stepper/process_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    12.394    datapath/row_stepper/process_q[2]_i_1__0_n_0
    SLICE_X162Y124       FDRE                                         r  datapath/row_stepper/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.379ns  (logic 1.317ns (10.643%)  route 11.061ns (89.357%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.274    11.343    datapath/row_stepper/btn_IBUF[0]
    SLICE_X160Y124       LUT2 (Prop_lut2_I0_O)        0.124    11.467 r  datapath/row_stepper/process_q[6]_i_5/O
                         net (fo=5, routed)           0.788    12.255    datapath/row_stepper/process_q[6]_i_5_n_0
    SLICE_X163Y122       LUT6 (Prop_lut6_I4_O)        0.124    12.379 r  datapath/row_stepper/process_q[4]_i_1/O
                         net (fo=1, routed)           0.000    12.379    datapath/row_stepper/p_0_in[4]
    SLICE_X163Y122       FDRE                                         r  datapath/row_stepper/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.305ns  (logic 1.551ns (12.608%)  route 10.753ns (87.392%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.071    11.140    datapath/row_stepper/btn_IBUF[0]
    SLICE_X160Y122       LUT3 (Prop_lut3_I2_O)        0.150    11.290 f  datapath/row_stepper/process_q[3]_i_3/O
                         net (fo=1, routed)           0.682    11.973    datapath/row_stepper/process_q[3]_i_3_n_0
    SLICE_X160Y122       LUT6 (Prop_lut6_I5_O)        0.332    12.305 r  datapath/row_stepper/process_q[3]_i_1/O
                         net (fo=1, routed)           0.000    12.305    datapath/row_stepper/p_0_in[3]
    SLICE_X160Y122       FDRE                                         r  datapath/row_stepper/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.281ns  (logic 1.221ns (9.946%)  route 11.060ns (90.054%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.274    11.343    datapath/row_stepper/btn_IBUF[0]
    SLICE_X160Y124       LUT5 (Prop_lut5_I3_O)        0.152    11.495 r  datapath/row_stepper/process_q[7]_i_1/O
                         net (fo=11, routed)          0.786    12.281    datapath/row_stepper/process_q[7]_i_1_n_0
    SLICE_X160Y122       FDRE                                         r  datapath/row_stepper/process_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.281ns  (logic 1.221ns (9.946%)  route 11.060ns (90.054%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.274    11.343    datapath/row_stepper/btn_IBUF[0]
    SLICE_X160Y124       LUT5 (Prop_lut5_I3_O)        0.152    11.495 r  datapath/row_stepper/process_q[7]_i_1/O
                         net (fo=11, routed)          0.786    12.281    datapath/row_stepper/process_q[7]_i_1_n_0
    SLICE_X160Y122       FDRE                                         r  datapath/row_stepper/process_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.280ns  (logic 1.221ns (9.947%)  route 11.058ns (90.053%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.274    11.343    datapath/row_stepper/btn_IBUF[0]
    SLICE_X160Y124       LUT5 (Prop_lut5_I3_O)        0.152    11.495 r  datapath/row_stepper/process_q[7]_i_1/O
                         net (fo=11, routed)          0.785    12.280    datapath/row_stepper/process_q[7]_i_1_n_0
    SLICE_X163Y122       FDRE                                         r  datapath/row_stepper/process_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.280ns  (logic 1.221ns (9.947%)  route 11.058ns (90.053%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.274    11.343    datapath/row_stepper/btn_IBUF[0]
    SLICE_X160Y124       LUT5 (Prop_lut5_I3_O)        0.152    11.495 r  datapath/row_stepper/process_q[7]_i_1/O
                         net (fo=11, routed)          0.785    12.280    datapath/row_stepper/process_q[7]_i_1_n_0
    SLICE_X163Y122       FDRE                                         r  datapath/row_stepper/process_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.205ns  (logic 1.317ns (10.794%)  route 10.888ns (89.206%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.274    11.343    datapath/row_stepper/btn_IBUF[0]
    SLICE_X160Y124       LUT2 (Prop_lut2_I0_O)        0.124    11.467 r  datapath/row_stepper/process_q[6]_i_5/O
                         net (fo=5, routed)           0.614    12.081    datapath/row_stepper/process_q[6]_i_5_n_0
    SLICE_X161Y123       LUT6 (Prop_lut6_I3_O)        0.124    12.205 r  datapath/row_stepper/process_q[10]_i_2/O
                         net (fo=1, routed)           0.000    12.205    datapath/row_stepper/process_q[10]_i_2_n_0
    SLICE_X161Y123       FDRE                                         r  datapath/row_stepper/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/row_stepper/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.079ns  (logic 1.317ns (10.906%)  route 10.762ns (89.094%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=11, routed)         10.274    11.343    datapath/row_stepper/btn_IBUF[0]
    SLICE_X160Y124       LUT2 (Prop_lut2_I0_O)        0.124    11.467 r  datapath/row_stepper/process_q[6]_i_5/O
                         net (fo=5, routed)           0.488    11.955    datapath/row_stepper/process_q[6]_i_5_n_0
    SLICE_X163Y122       LUT6 (Prop_lut6_I4_O)        0.124    12.079 r  datapath/row_stepper/process_q[6]_i_1/O
                         net (fo=1, routed)           0.000    12.079    datapath/row_stepper/p_0_in[6]
    SLICE_X163Y122       FDRE                                         r  datapath/row_stepper/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_R_O_int_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y122       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[19]/C
    SLICE_X155Y122       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[19]/Q
                         net (fo=3, routed)           0.068     0.209    datapath/Audio_Codec/audio_inout/Data_In_int[19]
    SLICE_X154Y122       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_R_O_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y123       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[9]/C
    SLICE_X159Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[9]/Q
                         net (fo=1, routed)           0.110     0.251    datapath/Audio_Codec/audio_inout/Data_In_int[9]
    SLICE_X159Y124       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/audio_counter/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/audio_counter/processQ_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y113       FDRE                         0.000     0.000 r  datapath/audio_counter/processQ_reg[4]/C
    SLICE_X156Y113       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/audio_counter/processQ_reg[4]/Q
                         net (fo=7, routed)           0.073     0.214    datapath/audio_counter/writeCntr[4]
    SLICE_X157Y113       LUT4 (Prop_lut4_I1_O)        0.045     0.259 r  datapath/audio_counter/processQ[6]_i_1/O
                         net (fo=1, routed)           0.000     0.259    datapath/audio_counter/plusOp[6]
    SLICE_X157Y113       FDRE                                         r  datapath/audio_counter/processQ_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/audio_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/audio_counter/processQ_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.186ns (71.276%)  route 0.075ns (28.724%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y113       FDRE                         0.000     0.000 r  datapath/audio_counter/processQ_reg[5]/C
    SLICE_X156Y113       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/audio_counter/processQ_reg[5]/Q
                         net (fo=6, routed)           0.075     0.216    datapath/audio_counter/writeCntr[5]
    SLICE_X157Y113       LUT6 (Prop_lut6_I1_O)        0.045     0.261 r  datapath/audio_counter/processQ[8]_i_1/O
                         net (fo=1, routed)           0.000     0.261    datapath/audio_counter/plusOp[8]
    SLICE_X157Y113       FDRE                                         r  datapath/audio_counter/processQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y122       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[29]/C
    SLICE_X155Y122       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[29]/Q
                         net (fo=3, routed)           0.135     0.263    datapath/Audio_Codec/audio_inout/Data_In_int[29]
    SLICE_X155Y122       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y122       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[30]/C
    SLICE_X155Y122       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[30]/Q
                         net (fo=3, routed)           0.135     0.263    datapath/Audio_Codec/audio_inout/Data_In_int[30]
    SLICE_X155Y122       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.426%)  route 0.123ns (46.574%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y121       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[21]/C
    SLICE_X153Y121       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[21]/Q
                         net (fo=3, routed)           0.123     0.264    datapath/Audio_Codec/audio_inout/Data_In_int[21]
    SLICE_X153Y121       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_L_O_int_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.333%)  route 0.123ns (46.667%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y121       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[23]/C
    SLICE_X153Y121       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[23]/Q
                         net (fo=3, routed)           0.123     0.264    datapath/Audio_Codec/audio_inout/Data_In_int[23]
    SLICE_X154Y120       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_L_O_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_R_O_int_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.936%)  route 0.139ns (52.064%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y121       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[28]/C
    SLICE_X153Y121       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[28]/Q
                         net (fo=3, routed)           0.139     0.267    datapath/Audio_Codec/audio_inout/Data_In_int[28]
    SLICE_X154Y122       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_R_O_int_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_L_O_int_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.713%)  route 0.126ns (47.287%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y122       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[18]/C
    SLICE_X155Y122       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[18]/Q
                         net (fo=3, routed)           0.126     0.267    datapath/Audio_Codec/audio_inout/Data_In_int[18]
    SLICE_X154Y120       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_L_O_int_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.402ns  (logic 0.518ns (21.563%)  route 1.884ns (78.437%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.815     1.815    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X162Y127       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y127       FDRE (Prop_fdre_C_Q)         0.518     2.333 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/Q
                         net (fo=26, routed)          1.884     4.218    datapath/leftChannelMemory/Q[0]
    RAMB18_X8Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.402ns  (logic 0.518ns (21.563%)  route 1.884ns (78.437%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.815     1.815    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X162Y127       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y127       FDRE (Prop_fdre_C_Q)         0.518     2.333 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/Q
                         net (fo=26, routed)          1.884     4.218    datapath/rightChannelMemory/Q[0]
    RAMB18_X8Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.334ns  (logic 0.518ns (22.192%)  route 1.816ns (77.808%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.815     1.815    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X162Y127       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y127       FDRE (Prop_fdre_C_Q)         0.518     2.333 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/Q
                         net (fo=60, routed)          1.816     4.150    datapath/leftChannelMemory/Q[2]
    RAMB18_X8Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.334ns  (logic 0.518ns (22.192%)  route 1.816ns (77.808%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.815     1.815    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X162Y127       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y127       FDRE (Prop_fdre_C_Q)         0.518     2.333 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/Q
                         net (fo=60, routed)          1.816     4.150    datapath/rightChannelMemory/Q[2]
    RAMB18_X8Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.078ns  (logic 0.518ns (24.932%)  route 1.560ns (75.068%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.810     1.810    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X158Y125       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.518     2.328 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[5]/Q
                         net (fo=40, routed)          1.560     3.888    datapath/leftChannelMemory/Q[5]
    RAMB18_X8Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.078ns  (logic 0.518ns (24.932%)  route 1.560ns (75.068%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.810     1.810    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X158Y125       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.518     2.328 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[5]/Q
                         net (fo=40, routed)          1.560     3.888    datapath/rightChannelMemory/Q[5]
    RAMB18_X8Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.018ns  (logic 0.518ns (25.671%)  route 1.500ns (74.329%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.817     1.817    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X158Y129       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDRE (Prop_fdre_C_Q)         0.518     2.335 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/Q
                         net (fo=57, routed)          1.500     3.835    datapath/leftChannelMemory/Q[3]
    RAMB18_X8Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.018ns  (logic 0.518ns (25.671%)  route 1.500ns (74.329%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.817     1.817    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X158Y129       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDRE (Prop_fdre_C_Q)         0.518     2.335 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/Q
                         net (fo=57, routed)          1.500     3.835    datapath/rightChannelMemory/Q[3]
    RAMB18_X8Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.871ns  (logic 0.456ns (24.375%)  route 1.415ns (75.625%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.812     1.812    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X159Y126       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.456     2.268 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[7]/Q
                         net (fo=26, routed)          1.415     3.683    datapath/leftChannelMemory/Q[7]
    RAMB18_X8Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.871ns  (logic 0.456ns (24.375%)  route 1.415ns (75.625%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.812     1.812    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X159Y126       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.456     2.268 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[7]/Q
                         net (fo=26, routed)          1.415     3.683    datapath/rightChannelMemory/Q[7]
    RAMB18_X8Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.128ns (19.968%)  route 0.513ns (80.032%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635     0.635    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X159Y126       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.128     0.763 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]/Q
                         net (fo=23, routed)          0.513     1.276    datapath/leftChannelMemory/Q[9]
    RAMB18_X8Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.128ns (19.968%)  route 0.513ns (80.032%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635     0.635    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X159Y126       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.128     0.763 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]/Q
                         net (fo=23, routed)          0.513     1.276    datapath/rightChannelMemory/Q[9]
    RAMB18_X8Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.141ns (21.314%)  route 0.521ns (78.686%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635     0.635    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X159Y126       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.141     0.776 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[8]/Q
                         net (fo=26, routed)          0.521     1.296    datapath/leftChannelMemory/Q[8]
    RAMB18_X8Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.141ns (21.314%)  route 0.521ns (78.686%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.635     0.635    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X159Y126       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y126       FDRE (Prop_fdre_C_Q)         0.141     0.776 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[8]/Q
                         net (fo=26, routed)          0.521     1.296    datapath/rightChannelMemory/Q[8]
    RAMB18_X8Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.128ns (17.016%)  route 0.624ns (82.984%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.634     0.634    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X159Y125       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y125       FDRE (Prop_fdre_C_Q)         0.128     0.762 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/Q
                         net (fo=44, routed)          0.624     1.386    datapath/leftChannelMemory/Q[4]
    RAMB18_X8Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.128ns (17.016%)  route 0.624ns (82.984%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.634     0.634    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X159Y125       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y125       FDRE (Prop_fdre_C_Q)         0.128     0.762 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/Q
                         net (fo=44, routed)          0.624     1.386    datapath/rightChannelMemory/Q[4]
    RAMB18_X8Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.141ns (17.976%)  route 0.643ns (82.024%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.634     0.634    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X159Y125       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y125       FDRE (Prop_fdre_C_Q)         0.141     0.775 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/Q
                         net (fo=30, routed)          0.643     1.418    datapath/leftChannelMemory/Q[6]
    RAMB18_X8Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.141ns (17.976%)  route 0.643ns (82.024%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.634     0.634    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X159Y125       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y125       FDRE (Prop_fdre_C_Q)         0.141     0.775 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/Q
                         net (fo=30, routed)          0.643     1.418    datapath/rightChannelMemory/Q[6]
    RAMB18_X8Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.799ns  (logic 0.141ns (17.644%)  route 0.658ns (82.356%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.638     0.638    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X160Y128       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/Q
                         net (fo=30, routed)          0.658     1.437    datapath/leftChannelMemory/Q[1]
    RAMB18_X8Y46         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.799ns  (logic 0.141ns (17.644%)  route 0.658ns (82.356%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.638     0.638    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X160Y128       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/Q
                         net (fo=30, routed)          0.658     1.437    datapath/rightChannelMemory/Q[1]
    RAMB18_X8Y47         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 3.632ns (42.233%)  route 4.969ns (57.767%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     40.688    40.688 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.688 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.761    42.449    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    38.748 f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    40.591    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.687 f  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/O
                         net (fo=1, routed)           3.125    43.813    ac_mclk_OBUF
    U6                   OBUF (Prop_obuf_I_O)         3.536    47.349 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    47.349    ac_mclk
    U6                                                                f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.263ns (48.503%)  route 1.341ns (51.497%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     0.796    ac_mclk_OBUF
    U6                   OBUF (Prop_obuf_I_O)         1.237     2.034 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     2.034    ac_mclk
    U6                                                                r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     8.201 r  datapath/video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     8.201    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     8.201 r  datapath/video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     8.201    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     8.200 r  datapath/video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     8.200    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     8.200 r  datapath/video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     8.200    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     8.193 r  datapath/video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     8.193    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     8.192 r  datapath/video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     8.192    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     8.179 r  datapath/video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     8.179    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     8.178 r  datapath/video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     8.178    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     1.634 r  datapath/video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     1.634    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  datapath/video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     1.635 r  datapath/video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     1.635    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     1.648 r  datapath/video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     1.648    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  datapath/video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     1.649 r  datapath/video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     1.649    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     1.657 r  datapath/video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     1.657    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     1.658 r  datapath/video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     1.658    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     1.659 r  datapath/video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     1.659    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  datapath/video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     1.660 r  datapath/video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     1.660    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.869ns  (logic 4.083ns (69.573%)  route 1.786ns (30.427%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.823     1.823    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDRE (Prop_fdre_C_Q)         0.518     2.341 f  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/Q
                         net (fo=3, routed)           1.786     4.127    scl_IOBUF_inst/T
    W5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.565     7.692 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.692    scl
    W5                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.779ns  (logic 4.004ns (69.286%)  route 1.775ns (30.714%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.701    -1.939 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843    -0.096    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.824     1.824    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDRE (Prop_fdre_C_Q)         0.456     2.280 f  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/Q
                         net (fo=3, routed)           1.775     4.055    sda_IOBUF_inst/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.548     7.603 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.603    sda
    V5                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.614ns  (logic 0.965ns (59.795%)  route 0.649ns (40.205%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.643     0.643    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y116       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/Q
                         net (fo=3, routed)           0.649     1.432    sda_IOBUF_inst/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.256 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.256    sda
    V5                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 0.988ns (60.002%)  route 0.659ns (39.998%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.642     0.642    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y117       FDRE (Prop_fdre_C_Q)         0.164     0.806 r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/Q
                         net (fo=3, routed)           0.659     1.464    scl_IOBUF_inst/T
    W5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.288 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.288    scl
    W5                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         2.106     7.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900     2.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697     4.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     5.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           2.106     7.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.701ns  (logic 0.096ns (2.594%)  route 3.605ns (97.406%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.761     6.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.701     3.061 f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.843     4.904    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     5.000 f  datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.761     6.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.026ns (2.202%)  route 1.155ns (97.798%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.180    -0.571 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.545    -0.026    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.238ns  (logic 4.557ns (34.423%)  route 8.681ns (65.577%))
  Logic Levels:           16  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=4 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE                         0.000     0.000 r  datapath/row_stepper/process_q_reg[1]/C
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.499     2.017    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X160Y119       LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     2.141    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/O[2]
                         net (fo=3, routed)           0.436     3.157    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[2]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.302     3.459 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.459    datapath/video_inst/Inst_vga/col_map/i__carry_i_4_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.686 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/O[1]
                         net (fo=2, routed)           1.020     4.706    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[1]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.325     5.031 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_16/O
                         net (fo=1, routed)           0.859     5.891    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_3
    SLICE_X159Y120       LUT5 (Prop_lut5_I4_O)        0.356     6.247 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_3/O
                         net (fo=1, routed)           0.335     6.581    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[1]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     7.296 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.296    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.410    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.524    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537     9.176    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124     9.300 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624     9.924    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I4_O)        0.116    10.040 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.661    10.701    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.328    11.029 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.141    12.170    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X162Y132       LUT5 (Prop_lut5_I3_O)        0.152    12.322 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4__1/O
                         net (fo=1, routed)           0.568    12.890    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4__1_n_0
    SLICE_X161Y132       LUT6 (Prop_lut6_I2_O)        0.348    13.238 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    13.238    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705     1.705    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 datapath/row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.492ns  (logic 4.305ns (34.463%)  route 8.187ns (65.537%))
  Logic Levels:           16  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE                         0.000     0.000 r  datapath/row_stepper/process_q_reg[1]/C
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.499     2.017    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X160Y119       LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     2.141    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/O[2]
                         net (fo=3, routed)           0.436     3.157    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[2]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.302     3.459 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.459    datapath/video_inst/Inst_vga/col_map/i__carry_i_4_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.686 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/O[1]
                         net (fo=2, routed)           1.020     4.706    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[1]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.325     5.031 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_16/O
                         net (fo=1, routed)           0.859     5.891    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_3
    SLICE_X159Y120       LUT5 (Prop_lut5_I4_O)        0.356     6.247 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_3/O
                         net (fo=1, routed)           0.335     6.581    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[1]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     7.296 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.296    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.410    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.524    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537     9.176    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124     9.300 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624     9.924    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I4_O)        0.116    10.040 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.661    10.701    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.328    11.029 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.514    11.542    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y132       LUT6 (Prop_lut6_I1_O)        0.124    11.666 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_2/O
                         net (fo=1, routed)           0.701    12.368    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_2_n_0
    SLICE_X161Y132       LUT6 (Prop_lut6_I0_O)        0.124    12.492 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    12.492    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705     1.705    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 datapath/row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.237ns  (logic 4.331ns (35.393%)  route 7.906ns (64.607%))
  Logic Levels:           16  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=4 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE                         0.000     0.000 r  datapath/row_stepper/process_q_reg[1]/C
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.499     2.017    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X160Y119       LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     2.141    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/O[2]
                         net (fo=3, routed)           0.436     3.157    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[2]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.302     3.459 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.459    datapath/video_inst/Inst_vga/col_map/i__carry_i_4_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.686 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/O[1]
                         net (fo=2, routed)           1.020     4.706    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[1]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.325     5.031 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_16/O
                         net (fo=1, routed)           0.859     5.891    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_3
    SLICE_X159Y120       LUT5 (Prop_lut5_I4_O)        0.356     6.247 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_3/O
                         net (fo=1, routed)           0.335     6.581    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[1]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     7.296 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.296    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.410    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.524    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537     9.176    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124     9.300 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624     9.924    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I4_O)        0.116    10.040 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.661    10.701    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.328    11.029 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.315    11.344    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y131       LUT2 (Prop_lut2_I1_O)        0.124    11.468 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.619    12.087    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]_1
    SLICE_X162Y132       LUT5 (Prop_lut5_I4_O)        0.150    12.237 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded[2]_i_1/O
                         net (fo=1, routed)           0.000    12.237    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]_0
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705     1.705    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C

Slack:                    inf
  Source:                 datapath/row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.211ns  (logic 4.305ns (35.255%)  route 7.906ns (64.745%))
  Logic Levels:           16  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=4 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE                         0.000     0.000 r  datapath/row_stepper/process_q_reg[1]/C
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.499     2.017    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X160Y119       LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     2.141    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/O[2]
                         net (fo=3, routed)           0.436     3.157    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[2]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.302     3.459 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.459    datapath/video_inst/Inst_vga/col_map/i__carry_i_4_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.686 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/O[1]
                         net (fo=2, routed)           1.020     4.706    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[1]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.325     5.031 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_16/O
                         net (fo=1, routed)           0.859     5.891    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_3
    SLICE_X159Y120       LUT5 (Prop_lut5_I4_O)        0.356     6.247 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_3/O
                         net (fo=1, routed)           0.335     6.581    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[1]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     7.296 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.296    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.410    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.524    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537     9.176    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124     9.300 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624     9.924    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I4_O)        0.116    10.040 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.661    10.701    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.328    11.029 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.315    11.344    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y131       LUT2 (Prop_lut2_I1_O)        0.124    11.468 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.619    12.087    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded_reg[9]_1
    SLICE_X162Y132       LUT5 (Prop_lut5_I4_O)        0.124    12.211 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000    12.211    datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]_0
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705     1.705    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C

Slack:                    inf
  Source:                 datapath/row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.200ns  (logic 4.209ns (34.500%)  route 7.991ns (65.500%))
  Logic Levels:           15  (CARRY4=6 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE                         0.000     0.000 r  datapath/row_stepper/process_q_reg[1]/C
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.499     2.017    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X160Y119       LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     2.141    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/O[2]
                         net (fo=3, routed)           0.436     3.157    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[2]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.302     3.459 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.459    datapath/video_inst/Inst_vga/col_map/i__carry_i_4_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.686 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/O[1]
                         net (fo=2, routed)           1.020     4.706    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[1]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.325     5.031 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_16/O
                         net (fo=1, routed)           0.859     5.891    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_3
    SLICE_X159Y120       LUT5 (Prop_lut5_I4_O)        0.356     6.247 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_3/O
                         net (fo=1, routed)           0.335     6.581    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[1]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     7.296 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.296    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.410    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.524    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537     9.176    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124     9.300 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624     9.924    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I4_O)        0.116    10.040 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.661    10.701    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.328    11.029 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.019    12.048    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]_1
    SLICE_X160Y133       LUT3 (Prop_lut3_I2_O)        0.152    12.200 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    12.200    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706     1.706    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C

Slack:                    inf
  Source:                 datapath/row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.198ns  (logic 4.305ns (35.291%)  route 7.893ns (64.708%))
  Logic Levels:           16  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE                         0.000     0.000 r  datapath/row_stepper/process_q_reg[1]/C
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.499     2.017    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X160Y119       LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     2.141    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/O[2]
                         net (fo=3, routed)           0.436     3.157    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[2]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.302     3.459 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.459    datapath/video_inst/Inst_vga/col_map/i__carry_i_4_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.686 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/O[1]
                         net (fo=2, routed)           1.020     4.706    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[1]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.325     5.031 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_16/O
                         net (fo=1, routed)           0.859     5.891    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_3
    SLICE_X159Y120       LUT5 (Prop_lut5_I4_O)        0.356     6.247 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_3/O
                         net (fo=1, routed)           0.335     6.581    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[1]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     7.296 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.296    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.410    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.524    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537     9.176    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124     9.300 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624     9.924    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I4_O)        0.116    10.040 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.661    10.701    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.328    11.029 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          0.315    11.344    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X160Y131       LUT2 (Prop_lut2_I1_O)        0.124    11.468 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.606    12.074    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_0
    SLICE_X160Y132       LUT6 (Prop_lut6_I5_O)        0.124    12.198 r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000    12.198    datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1_n_0
    SLICE_X160Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705     1.705    datapath/video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y132       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 datapath/row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.181ns  (logic 4.109ns (33.732%)  route 8.072ns (66.268%))
  Logic Levels:           16  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE                         0.000     0.000 r  datapath/row_stepper/process_q_reg[1]/C
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.499     2.017    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X160Y119       LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     2.141    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/O[2]
                         net (fo=3, routed)           0.436     3.157    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[2]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.302     3.459 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.459    datapath/video_inst/Inst_vga/col_map/i__carry_i_4_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.686 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/O[1]
                         net (fo=2, routed)           1.020     4.706    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[1]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.325     5.031 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_16/O
                         net (fo=1, routed)           0.859     5.891    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_3
    SLICE_X159Y120       LUT5 (Prop_lut5_I4_O)        0.356     6.247 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_3/O
                         net (fo=1, routed)           0.335     6.581    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[1]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     7.296 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.296    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.410    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.524    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537     9.176    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124     9.300 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624     9.924    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I3_O)        0.124    10.048 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5__1/O
                         net (fo=12, routed)          0.727    10.774    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_6
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124    10.898 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=3, routed)           0.596    11.494    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X159Y134       LUT2 (Prop_lut2_I1_O)        0.124    11.618 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           0.439    12.057    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0_n_0
    SLICE_X158Y133       LUT4 (Prop_lut4_I0_O)        0.124    12.181 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    12.181    datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X158Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.704     1.704    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C

Slack:                    inf
  Source:                 datapath/row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.172ns  (logic 4.109ns (33.758%)  route 8.063ns (66.242%))
  Logic Levels:           16  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE                         0.000     0.000 r  datapath/row_stepper/process_q_reg[1]/C
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.499     2.017    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X160Y119       LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     2.141    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/O[2]
                         net (fo=3, routed)           0.436     3.157    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[2]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.302     3.459 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.459    datapath/video_inst/Inst_vga/col_map/i__carry_i_4_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.686 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/O[1]
                         net (fo=2, routed)           1.020     4.706    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[1]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.325     5.031 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_16/O
                         net (fo=1, routed)           0.859     5.891    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_3
    SLICE_X159Y120       LUT5 (Prop_lut5_I4_O)        0.356     6.247 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_3/O
                         net (fo=1, routed)           0.335     6.581    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[1]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     7.296 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.296    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.410    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.524    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537     9.176    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124     9.300 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624     9.924    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I3_O)        0.124    10.048 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5__1/O
                         net (fo=12, routed)          0.727    10.774    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_6
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124    10.898 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=3, routed)           0.596    11.494    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X159Y134       LUT2 (Prop_lut2_I1_O)        0.124    11.618 f  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           0.430    12.048    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0_n_0
    SLICE_X159Y134       LUT6 (Prop_lut6_I2_O)        0.124    12.172 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    12.172    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X159Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705     1.705    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 datapath/row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.172ns  (logic 4.181ns (34.349%)  route 7.991ns (65.651%))
  Logic Levels:           15  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE                         0.000     0.000 r  datapath/row_stepper/process_q_reg[1]/C
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.499     2.017    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X160Y119       LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     2.141    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/O[2]
                         net (fo=3, routed)           0.436     3.157    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[2]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.302     3.459 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.459    datapath/video_inst/Inst_vga/col_map/i__carry_i_4_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.686 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/O[1]
                         net (fo=2, routed)           1.020     4.706    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[1]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.325     5.031 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_16/O
                         net (fo=1, routed)           0.859     5.891    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_3
    SLICE_X159Y120       LUT5 (Prop_lut5_I4_O)        0.356     6.247 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_3/O
                         net (fo=1, routed)           0.335     6.581    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[1]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     7.296 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.296    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.410    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.524    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537     9.176    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124     9.300 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624     9.924    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I4_O)        0.116    10.040 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.661    10.701    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X159Y131       LUT6 (Prop_lut6_I5_O)        0.328    11.029 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__1/O
                         net (fo=10, routed)          1.019    12.048    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]_1
    SLICE_X160Y133       LUT2 (Prop_lut2_I1_O)        0.124    12.172 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/TDMS_encoder_red/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    12.172    datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]_0
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706     1.706    datapath/video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y133       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C

Slack:                    inf
  Source:                 datapath/row_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.132ns  (logic 4.109ns (33.869%)  route 8.023ns (66.131%))
  Logic Levels:           16  (CARRY4=6 FDRE=1 LUT1=1 LUT2=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y124       FDRE                         0.000     0.000 r  datapath/row_stepper/process_q_reg[1]/C
    SLICE_X162Y124       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  datapath/row_stepper/process_q_reg[1]/Q
                         net (fo=24, routed)          1.499     2.017    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X160Y119       LUT2 (Prop_lut2_I1_O)        0.124     2.141 r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_3/O
                         net (fo=1, routed)           0.000     2.141    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_4[1]
    SLICE_X160Y119       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.721 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt5_carry/O[2]
                         net (fo=3, routed)           0.436     3.157    datapath/video_inst/Inst_vga/col_map/is_trigger_volt5[2]
    SLICE_X161Y120       LUT1 (Prop_lut1_I0_O)        0.302     3.459 r  datapath/video_inst/Inst_vga/col_map/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.459    datapath/video_inst/Inst_vga/col_map/i__carry_i_4_n_0
    SLICE_X161Y120       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.686 f  datapath/video_inst/Inst_vga/col_map/_inferred__2/i__carry/O[1]
                         net (fo=2, routed)           1.020     4.706    datapath/video_inst/Inst_vga/col_map/is_trigger_volt3[1]
    SLICE_X158Y120       LUT3 (Prop_lut3_I2_O)        0.325     5.031 f  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_i_16/O
                         net (fo=1, routed)           0.859     5.891    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_3
    SLICE_X159Y120       LUT5 (Prop_lut5_I4_O)        0.356     6.247 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry_i_3/O
                         net (fo=1, routed)           0.335     6.581    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_0[1]
    SLICE_X159Y121       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715     7.296 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.296    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry_n_0
    SLICE_X159Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.410    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X159Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.524 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.524    datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X159Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.638 r  datapath/video_inst/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           1.537     9.176    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_2__0_1[0]
    SLICE_X157Y129       LUT5 (Prop_lut5_I4_O)        0.124     9.300 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0/O
                         net (fo=4, routed)           0.624     9.924    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_5__0_n_0
    SLICE_X158Y131       LUT5 (Prop_lut5_I3_O)        0.124    10.048 f  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5__1/O
                         net (fo=12, routed)          0.727    10.774    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_6
    SLICE_X158Y131       LUT6 (Prop_lut6_I5_O)        0.124    10.898 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/dc_bias[2]_i_3__0/O
                         net (fo=3, routed)           0.596    11.494    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]_0
    SLICE_X159Y134       LUT2 (Prop_lut2_I1_O)        0.124    11.618 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0/O
                         net (fo=4, routed)           0.390    12.008    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4__0_n_0
    SLICE_X158Y134       LUT6 (Prop_lut6_I5_O)        0.124    12.132 r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    12.132    datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1_n_0
    SLICE_X158Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705     1.705    datapath/video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y134       FDRE                                         r  datapath/video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.229ns (13.922%)  route 1.415ns (86.078%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.219     1.405    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X160Y129       LUT2 (Prop_lut2_I1_O)        0.043     1.448 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.196     1.644    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y128       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.909     0.909    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X160Y128       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.231ns (14.002%)  route 1.418ns (85.998%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.219     1.405    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X160Y129       LUT3 (Prop_lut3_I2_O)        0.045     1.450 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1__1/O
                         net (fo=10, routed)          0.199     1.649    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.911     0.911    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.231ns (14.002%)  route 1.418ns (85.998%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.219     1.405    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X160Y129       LUT3 (Prop_lut3_I2_O)        0.045     1.450 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1__1/O
                         net (fo=10, routed)          0.199     1.649    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X158Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.911     0.911    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X158Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.231ns (14.002%)  route 1.418ns (85.998%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.219     1.405    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X160Y129       LUT3 (Prop_lut3_I2_O)        0.045     1.450 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1__1/O
                         net (fo=10, routed)          0.199     1.649    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.911     0.911    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.231ns (14.002%)  route 1.418ns (85.998%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.219     1.405    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X160Y129       LUT3 (Prop_lut3_I2_O)        0.045     1.450 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1__1/O
                         net (fo=10, routed)          0.199     1.649    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.911     0.911    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.231ns (14.002%)  route 1.418ns (85.998%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.219     1.405    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X160Y129       LUT3 (Prop_lut3_I2_O)        0.045     1.450 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1__1/O
                         net (fo=10, routed)          0.199     1.649    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.911     0.911    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.229ns (13.521%)  route 1.464ns (86.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.219     1.405    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X160Y129       LUT2 (Prop_lut2_I1_O)        0.043     1.448 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.245     1.693    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1__0_n_0
    SLICE_X162Y127       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.908     0.908    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X162Y127       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.229ns (13.521%)  route 1.464ns (86.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.219     1.405    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X160Y129       LUT2 (Prop_lut2_I1_O)        0.043     1.448 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.245     1.693    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1__0_n_0
    SLICE_X162Y127       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.908     0.908    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X162Y127       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.231ns (13.112%)  route 1.530ns (86.888%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.219     1.405    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X160Y129       LUT3 (Prop_lut3_I2_O)        0.045     1.450 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1__1/O
                         net (fo=10, routed)          0.311     1.761    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X156Y129       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.909     0.909    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X156Y129       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.231ns (13.112%)  route 1.530ns (86.888%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.219     1.405    datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X160Y129       LUT3 (Prop_lut3_I2_O)        0.045     1.450 r  datapath/video_inst/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1__1/O
                         net (fo=10, routed)          0.311     1.761    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X156Y129       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.909     0.909    datapath/video_inst/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X156Y129       FDRE                                         r  datapath/video_inst/Inst_vga/sig_gen/vertical_counter/processQ_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_1

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.186ns  (logic 1.434ns (19.952%)  route 5.752ns (80.048%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  reset_n_IBUF_inst/O
                         net (fo=63, routed)          3.955     5.017    datapath/Audio_Codec/initialize_audio/twi_controller/reset_n_IBUF
    SLICE_X160Y116       LUT5 (Prop_lut5_I4_O)        0.124     5.141 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10/O
                         net (fo=1, routed)           0.670     5.811    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10_n_0
    SLICE_X160Y116       LUT6 (Prop_lut6_I3_O)        0.124     5.935 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.416     6.351    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X160Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.475 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.711     7.186    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.707     1.707    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.186ns  (logic 1.434ns (19.952%)  route 5.752ns (80.048%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  reset_n_IBUF_inst/O
                         net (fo=63, routed)          3.955     5.017    datapath/Audio_Codec/initialize_audio/twi_controller/reset_n_IBUF
    SLICE_X160Y116       LUT5 (Prop_lut5_I4_O)        0.124     5.141 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10/O
                         net (fo=1, routed)           0.670     5.811    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10_n_0
    SLICE_X160Y116       LUT6 (Prop_lut6_I3_O)        0.124     5.935 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.416     6.351    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X160Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.475 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.711     7.186    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.707     1.707    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.186ns  (logic 1.434ns (19.952%)  route 5.752ns (80.048%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  reset_n_IBUF_inst/O
                         net (fo=63, routed)          3.955     5.017    datapath/Audio_Codec/initialize_audio/twi_controller/reset_n_IBUF
    SLICE_X160Y116       LUT5 (Prop_lut5_I4_O)        0.124     5.141 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10/O
                         net (fo=1, routed)           0.670     5.811    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10_n_0
    SLICE_X160Y116       LUT6 (Prop_lut6_I3_O)        0.124     5.935 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.416     6.351    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X160Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.475 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.711     7.186    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.707     1.707    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.897ns  (logic 1.434ns (20.788%)  route 5.463ns (79.212%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  reset_n_IBUF_inst/O
                         net (fo=63, routed)          3.955     5.017    datapath/Audio_Codec/initialize_audio/twi_controller/reset_n_IBUF
    SLICE_X160Y116       LUT5 (Prop_lut5_I4_O)        0.124     5.141 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10/O
                         net (fo=1, routed)           0.670     5.811    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_10_n_0
    SLICE_X160Y116       LUT6 (Prop_lut6_I3_O)        0.124     5.935 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.416     6.351    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_3_n_0
    SLICE_X160Y115       LUT6 (Prop_lut6_I0_O)        0.124     6.475 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.422     6.897    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X161Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.707     1.707    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.461ns  (logic 1.214ns (18.787%)  route 5.247ns (81.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=63, routed)          3.966     5.027    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X153Y122       LUT1 (Prop_lut1_I0_O)        0.152     5.179 r  datapath/Audio_Codec/audio_inout/process_q[10]_i_1__0/O
                         net (fo=95, routed)          1.281     6.461    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X156Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.705     1.705    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X156Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.456ns  (logic 1.214ns (18.799%)  route 5.243ns (81.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=63, routed)          3.966     5.027    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X153Y122       LUT1 (Prop_lut1_I0_O)        0.152     5.179 r  datapath/Audio_Codec/audio_inout/process_q[10]_i_1__0/O
                         net (fo=95, routed)          1.277     6.456    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X157Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.705     1.705    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y115       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.456ns  (logic 1.214ns (18.799%)  route 5.243ns (81.201%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=63, routed)          3.966     5.027    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X153Y122       LUT1 (Prop_lut1_I0_O)        0.152     5.179 r  datapath/Audio_Codec/audio_inout/process_q[10]_i_1__0/O
                         net (fo=95, routed)          1.277     6.456    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X157Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.705     1.705    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y115       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.450ns  (logic 1.310ns (20.305%)  route 5.141ns (79.695%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 r  reset_n_IBUF_inst/O
                         net (fo=63, routed)          4.476     5.537    datapath/Audio_Codec/initialize_audio/twi_controller/reset_n_IBUF
    SLICE_X157Y114       LUT4 (Prop_lut4_I2_O)        0.124     5.661 r  datapath/Audio_Codec/initialize_audio/twi_controller/initEn_i_2/O
                         net (fo=1, routed)           0.665     6.326    datapath/Audio_Codec/initialize_audio/twi_controller/initEn_i_2_n_0
    SLICE_X157Y114       LUT5 (Prop_lut5_I1_O)        0.124     6.450 r  datapath/Audio_Codec/initialize_audio/twi_controller/initEn_i_1/O
                         net (fo=1, routed)           0.000     6.450    datapath/Audio_Codec/initialize_audio/twi_controller_n_8
    SLICE_X157Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.706     1.706    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y114       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initEn_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.311ns  (logic 1.214ns (19.233%)  route 5.097ns (80.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=63, routed)          3.966     5.027    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X153Y122       LUT1 (Prop_lut1_I0_O)        0.152     5.179 r  datapath/Audio_Codec/audio_inout/process_q[10]_i_1__0/O
                         net (fo=95, routed)          1.132     6.311    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X156Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.704     1.704    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X156Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.077ns  (logic 1.214ns (19.973%)  route 4.863ns (80.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=63, routed)          3.966     5.027    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X153Y122       LUT1 (Prop_lut1_I0_O)        0.152     5.179 r  datapath/Audio_Codec/audio_inout/process_q[10]_i_1__0/O
                         net (fo=95, routed)          0.898     6.077    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X154Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.494    -1.851 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.091    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.629     1.629    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X154Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.246ns (45.367%)  route 0.296ns (54.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.296     0.541    datapath/Audio_Codec/initialize_audio/twi_controller/sda_IBUF
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     0.913    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/C

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.263ns (44.130%)  route 0.332ns (55.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    scl_IOBUF_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.332     0.595    datapath/Audio_Codec/initialize_audio/twi_controller/scl_IBUF
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.912     0.912    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X163Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.656ns  (logic 0.186ns (11.225%)  route 1.470ns (88.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.470     1.656    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X159Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911     0.911    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y118       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/delayEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.231ns (13.538%)  route 1.475ns (86.462%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.475     1.661    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X159Y119       LUT6 (Prop_lut6_I5_O)        0.045     1.706 r  datapath/Audio_Codec/initialize_audio/delayEn_i_1/O
                         net (fo=1, routed)           0.000     1.706    datapath/Audio_Codec/initialize_audio/delayEn_i_1_n_0
    SLICE_X159Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delayEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     0.910    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delayEn_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.739ns  (logic 0.186ns (10.692%)  route 1.553ns (89.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.553     1.739    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.912     0.912    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.739ns  (logic 0.186ns (10.692%)  route 1.553ns (89.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.553     1.739    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.912     0.912    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.739ns  (logic 0.186ns (10.692%)  route 1.553ns (89.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.912ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.553     1.739    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.912     0.912    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.781ns  (logic 0.186ns (10.439%)  route 1.595ns (89.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.595     1.781    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X157Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     0.913    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.781ns  (logic 0.186ns (10.439%)  route 1.595ns (89.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.595     1.781    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X157Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     0.913    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.811ns  (logic 0.186ns (10.263%)  route 1.626ns (89.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=63, routed)          1.626     1.811    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X159Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.502    -0.624 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -0.029    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     0.913    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y116       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C





