{"top":"global.DFF_init0_has_ceFalse_has_resetTrue_has_async_resetFalse",
"namespaces":{
  "global":{
    "modules":{
      "DFF_init0_has_ceFalse_has_resetTrue_has_async_resetFalse":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["RESET","BitIn"]
        ]],
        "instances":{
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst1":{
            "modref":"global.Mux2xNone"
          }
        },
        "connections":[
          ["inst1.I1","bit_const_0_None.out"],
          ["self.CLK","inst0.clk"],
          ["inst1.O","inst0.in.0"],
          ["self.O","inst0.out.0"],
          ["self.I","inst1.I0"],
          ["self.RESET","inst1.S"]
        ]
      },
      "Mux2xNone":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["S","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",1]}
          }
        },
        "connections":[
          ["self.I0","inst0.in.data.0.0"],
          ["self.I1","inst0.in.data.1.0"],
          ["self.S","inst0.in.sel.0"],
          ["self.O","inst0.out.0"]
        ]
      }
    }
  }
}
}
