Analysis & Synthesis report for exp12
Wed Dec 18 22:23:23 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for vga_top:v|vga_display:v2|vga_font:read|altsyncram:altsyncram_component|altsyncram_apf1:auto_generated
 17. Source assignments for instructionmem:instmem|altsyncram:altsyncram_component|altsyncram_5od1:auto_generated
 18. Source assignments for kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated
 19. Source assignments for clockmem:cmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated
 20. Source assignments for ledrmem:lmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated
 21. Source assignments for keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated
 22. Source assignments for vgamem:vmem|altsyncram:altsyncram_component|altsyncram_eai2:auto_generated
 23. Source assignments for exp08:debug|ps2_keyboard:p|altsyncram:fifo_rtl_0|altsyncram_edi1:auto_generated
 24. Parameter Settings for User Entity Instance: clkgen:c1
 25. Parameter Settings for User Entity Instance: e_clock:ec|clkgen:myclk_1s
 26. Parameter Settings for User Entity Instance: vga_top:v|clkgen:my_vgaclk
 27. Parameter Settings for User Entity Instance: vga_top:v|vga_ctrl:v1
 28. Parameter Settings for User Entity Instance: vga_top:v|vga_display:v2|vga_font:read|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: instructionmem:instmem|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: kernelmem:kemem|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: clockmem:cmem|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: ledrmem:lmem|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: keyboardmem:kbmem|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: vgamem:vmem|altsyncram:altsyncram_component
 35. Parameter Settings for Inferred Entity Instance: exp08:debug|ps2_keyboard:p|altsyncram:fifo_rtl_0
 36. altsyncram Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "turn7seg:d2"
 38. Port Connectivity Checks: "turn7seg:d"
 39. Port Connectivity Checks: "turn7seg:mem"
 40. Port Connectivity Checks: "turn7seg:tpc2"
 41. Port Connectivity Checks: "turn7seg:tpc1"
 42. Port Connectivity Checks: "vgamem:vmem"
 43. Port Connectivity Checks: "keyboardmem:kbmem"
 44. Port Connectivity Checks: "ledrmem:lmem"
 45. Port Connectivity Checks: "clockmem:cmem"
 46. Port Connectivity Checks: "kernelmem:kemem"
 47. Port Connectivity Checks: "cpu:sc|mux4x32:nextpc"
 48. Port Connectivity Checks: "cpu:sc|mux2x32:alu_a"
 49. Port Connectivity Checks: "cpu:sc|dffe32:ip"
 50. Port Connectivity Checks: "cpu:sc"
 51. Port Connectivity Checks: "vga_top:v|clkgen:my_vgaclk"
 52. Port Connectivity Checks: "exp08:debug|ps2_keyboard:p"
 53. Port Connectivity Checks: "e_clock:ec|clkgen:myclk_1s"
 54. Port Connectivity Checks: "clkgen:c1"
 55. Post-Synthesis Netlist Statistics for Top Partition
 56. Elapsed Time Per Partition
 57. Analysis & Synthesis Messages
 58. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Dec 18 22:23:23 2019       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; exp12                                       ;
; Top-level Entity Name           ; exp12                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1263                                        ;
; Total pins                      ; 168                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 85,504                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; exp12              ; exp12              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; cpu/alu.v                        ; yes             ; User Verilog HDL File                  ; F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/alu.v                 ;         ;
; cpu/cpu.v                        ; yes             ; User Verilog HDL File                  ; F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v                 ;         ;
; mux2x5.v                         ; yes             ; User Verilog HDL File                  ; F:/github/Computer_system_Verilog/Single-cycle CPU/mux2x5.v                  ;         ;
; mux4x32.v                        ; yes             ; User Verilog HDL File                  ; F:/github/Computer_system_Verilog/Single-cycle CPU/mux4x32.v                 ;         ;
; cpu/dffe32.v                     ; yes             ; User Verilog HDL File                  ; F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/dffe32.v              ;         ;
; cpu/regfile.v                    ; yes             ; User Verilog HDL File                  ; F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/regfile.v             ;         ;
; cpu/cpu_control_single.v         ; yes             ; User Verilog HDL File                  ; F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v  ;         ;
; instructionmem.v                 ; yes             ; User Wizard-Generated File             ; F:/github/Computer_system_Verilog/Single-cycle CPU/instructionmem.v          ;         ;
; kernelmem.v                      ; yes             ; User Wizard-Generated File             ; F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v               ;         ;
; turn7seg.v                       ; yes             ; User Verilog HDL File                  ; F:/github/Computer_system_Verilog/Single-cycle CPU/turn7seg.v                ;         ;
; clkgen.v                         ; yes             ; User Verilog HDL File                  ; F:/github/Computer_system_Verilog/Single-cycle CPU/clkgen.v                  ;         ;
; clockmem.v                       ; yes             ; User Wizard-Generated File             ; F:/github/Computer_system_Verilog/Single-cycle CPU/clockmem.v                ;         ;
; ledrmem.v                        ; yes             ; User Wizard-Generated File             ; F:/github/Computer_system_Verilog/Single-cycle CPU/ledrmem.v                 ;         ;
; keyboardmem.v                    ; yes             ; User Wizard-Generated File             ; F:/github/Computer_system_Verilog/Single-cycle CPU/keyboardmem.v             ;         ;
; clock/e_clock.v                  ; yes             ; User Verilog HDL File                  ; F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v           ;         ;
; clock/num2ascii.v                ; yes             ; User Verilog HDL File                  ; F:/github/Computer_system_Verilog/Single-cycle CPU/clock/num2ascii.v         ;         ;
; vgamem.v                         ; yes             ; User Wizard-Generated File             ; F:/github/Computer_system_Verilog/Single-cycle CPU/vgamem.v                  ;         ;
; vga/vga_top.v                    ; yes             ; User Verilog HDL File                  ; F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top.v             ;         ;
; vga/vga_ctrl.v                   ; yes             ; User Verilog HDL File                  ; F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_ctrl.v            ;         ;
; vga/vga_display.v                ; yes             ; User Verilog HDL File                  ; F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v         ;         ;
; vga/vga_font.v                   ; yes             ; User Wizard-Generated File             ; F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_font.v            ;         ;
; temp-debug/exp08.v               ; yes             ; User Verilog HDL File                  ; F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v        ;         ;
; temp-debug/ps2_keyboard.v        ; yes             ; User Verilog HDL File                  ; F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ps2_keyboard.v ;         ;
; temp-debug/ram.v                 ; yes             ; User Verilog HDL File                  ; F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v          ;         ;
; temp-debug/scancode.txt          ; yes             ; Auto-Found File                        ; F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/scancode.txt   ;         ;
; exp12.v                          ; yes             ; Auto-Found Verilog HDL File            ; F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; f:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; f:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; f:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; f:/quartus/quartus/libraries/megafunctions/aglobal171.inc                    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; f:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; f:/quartus/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; f:/quartus/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; f:/quartus/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_apf1.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_apf1.tdf    ;         ;
; mux2x32.v                        ; yes             ; Auto-Found Verilog HDL File            ; F:/github/Computer_system_Verilog/Single-cycle CPU/mux2x32.v                 ;         ;
; db/altsyncram_5od1.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf    ;         ;
; inst.mif                         ; yes             ; Auto-Found Memory Initialization File  ; F:/github/Computer_system_Verilog/Single-cycle CPU/inst.mif                  ;         ;
; db/altsyncram_24i2.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf    ;         ;
; db/altsyncram_k0i2.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf    ;         ;
; db/altsyncram_eai2.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_eai2.tdf    ;         ;
; db/altsyncram_edi1.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_edi1.tdf    ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 1558         ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 1962         ;
;     -- 7 input functions                    ; 31           ;
;     -- 6 input functions                    ; 1011         ;
;     -- 5 input functions                    ; 262          ;
;     -- 4 input functions                    ; 222          ;
;     -- <=3 input functions                  ; 436          ;
;                                             ;              ;
; Dedicated logic registers                   ; 1263         ;
;                                             ;              ;
; I/O pins                                    ; 168          ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 85504        ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 1063         ;
; Total fan-out                               ; 16795        ;
; Average fan-out                             ; 4.43         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Entity Name        ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |exp12                                          ; 1962 (112)          ; 1263 (1)                  ; 85504             ; 0          ; 168  ; 0            ; |exp12                                                                                                       ; exp12              ; work         ;
;    |clkgen:c1|                                  ; 39 (39)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |exp12|clkgen:c1                                                                                             ; clkgen             ; work         ;
;    |clockmem:cmem|                              ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |exp12|clockmem:cmem                                                                                         ; clockmem           ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |exp12|clockmem:cmem|altsyncram:altsyncram_component                                                         ; altsyncram         ; work         ;
;          |altsyncram_k0i2:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |exp12|clockmem:cmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated                          ; altsyncram_k0i2    ; work         ;
;    |cpu:sc|                                     ; 1396 (65)           ; 1024 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |exp12|cpu:sc                                                                                                ; cpu                ; work         ;
;       |alu:al_unit|                             ; 400 (400)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|cpu:sc|alu:al_unit                                                                                    ; alu                ; work         ;
;       |cpu_control_single:control|              ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|cpu:sc|cpu_control_single:control                                                                     ; cpu_control_single ; work         ;
;       |dffe32:ip|                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |exp12|cpu:sc|dffe32:ip                                                                                      ; dffe32             ; work         ;
;       |mux2x32:alu_a|                           ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|cpu:sc|mux2x32:alu_a                                                                                  ; mux2x32            ; work         ;
;       |mux2x32:alu_b|                           ; 52 (52)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|cpu:sc|mux2x32:alu_b                                                                                  ; mux2x32            ; work         ;
;       |mux2x32:link|                            ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|cpu:sc|mux2x32:link                                                                                   ; mux2x32            ; work         ;
;       |mux4x32:nextpc|                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|cpu:sc|mux4x32:nextpc                                                                                 ; mux4x32            ; work         ;
;       |regfile:rf|                              ; 754 (754)           ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |exp12|cpu:sc|regfile:rf                                                                                     ; regfile            ; work         ;
;    |e_clock:ec|                                 ; 130 (71)            ; 81 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |exp12|e_clock:ec                                                                                            ; e_clock            ; work         ;
;       |clkgen:myclk_1s|                         ; 39 (39)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |exp12|e_clock:ec|clkgen:myclk_1s                                                                            ; clkgen             ; work         ;
;       |num2ascii:i0|                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|e_clock:ec|num2ascii:i0                                                                               ; num2ascii          ; work         ;
;       |num2ascii:i1|                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|e_clock:ec|num2ascii:i1                                                                               ; num2ascii          ; work         ;
;       |num2ascii:i2|                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|e_clock:ec|num2ascii:i2                                                                               ; num2ascii          ; work         ;
;       |num2ascii:i3|                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|e_clock:ec|num2ascii:i3                                                                               ; num2ascii          ; work         ;
;    |exp08:debug|                                ; 87 (9)              ; 51 (12)                   ; 64                ; 0          ; 0    ; 0            ; |exp12|exp08:debug                                                                                           ; exp08              ; work         ;
;       |ps2_keyboard:p|                          ; 46 (46)             ; 39 (39)                   ; 64                ; 0          ; 0    ; 0            ; |exp12|exp08:debug|ps2_keyboard:p                                                                            ; ps2_keyboard       ; work         ;
;          |altsyncram:fifo_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |exp12|exp08:debug|ps2_keyboard:p|altsyncram:fifo_rtl_0                                                      ; altsyncram         ; work         ;
;             |altsyncram_edi1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |exp12|exp08:debug|ps2_keyboard:p|altsyncram:fifo_rtl_0|altsyncram_edi1:auto_generated                       ; altsyncram_edi1    ; work         ;
;       |ram:r|                                   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|exp08:debug|ram:r                                                                                     ; ram                ; work         ;
;    |instructionmem:instmem|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |exp12|instructionmem:instmem                                                                                ; instructionmem     ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |exp12|instructionmem:instmem|altsyncram:altsyncram_component                                                ; altsyncram         ; work         ;
;          |altsyncram_5od1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |exp12|instructionmem:instmem|altsyncram:altsyncram_component|altsyncram_5od1:auto_generated                 ; altsyncram_5od1    ; work         ;
;    |kernelmem:kemem|                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |exp12|kernelmem:kemem                                                                                       ; kernelmem          ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |exp12|kernelmem:kemem|altsyncram:altsyncram_component                                                       ; altsyncram         ; work         ;
;          |altsyncram_24i2:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |exp12|kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated                        ; altsyncram_24i2    ; work         ;
;    |keyboardmem:kbmem|                          ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |exp12|keyboardmem:kbmem                                                                                     ; keyboardmem        ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |exp12|keyboardmem:kbmem|altsyncram:altsyncram_component                                                     ; altsyncram         ; work         ;
;          |altsyncram_k0i2:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |exp12|keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated                      ; altsyncram_k0i2    ; work         ;
;    |ledrmem:lmem|                               ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |exp12|ledrmem:lmem                                                                                          ; ledrmem            ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |exp12|ledrmem:lmem|altsyncram:altsyncram_component                                                          ; altsyncram         ; work         ;
;          |altsyncram_k0i2:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |exp12|ledrmem:lmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated                           ; altsyncram_k0i2    ; work         ;
;    |turn7seg:d2|                                ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|turn7seg:d2                                                                                           ; turn7seg           ; work         ;
;    |turn7seg:d|                                 ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|turn7seg:d                                                                                            ; turn7seg           ; work         ;
;    |turn7seg:mem|                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|turn7seg:mem                                                                                          ; turn7seg           ; work         ;
;    |turn7seg:tpc1|                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|turn7seg:tpc1                                                                                         ; turn7seg           ; work         ;
;    |turn7seg:tpc2|                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |exp12|turn7seg:tpc2                                                                                         ; turn7seg           ; work         ;
;    |vga_top:v|                                  ; 163 (37)            ; 73 (0)                    ; 24576             ; 0          ; 0    ; 0            ; |exp12|vga_top:v                                                                                             ; vga_top            ; work         ;
;       |clkgen:my_vgaclk|                        ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |exp12|vga_top:v|clkgen:my_vgaclk                                                                            ; clkgen             ; work         ;
;       |vga_ctrl:v1|                             ; 69 (69)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |exp12|vga_top:v|vga_ctrl:v1                                                                                 ; vga_ctrl           ; work         ;
;       |vga_display:v2|                          ; 17 (17)             ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |exp12|vga_top:v|vga_display:v2                                                                              ; vga_display        ; work         ;
;          |vga_font:read|                        ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |exp12|vga_top:v|vga_display:v2|vga_font:read                                                                ; vga_font           ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |exp12|vga_top:v|vga_display:v2|vga_font:read|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;                |altsyncram_apf1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |exp12|vga_top:v|vga_display:v2|vga_font:read|altsyncram:altsyncram_component|altsyncram_apf1:auto_generated ; altsyncram_apf1    ; work         ;
;    |vgamem:vmem|                                ; 0 (0)               ; 0 (0)                     ; 26880             ; 0          ; 0    ; 0            ; |exp12|vgamem:vmem                                                                                           ; vgamem             ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 26880             ; 0          ; 0    ; 0            ; |exp12|vgamem:vmem|altsyncram:altsyncram_component                                                           ; altsyncram         ; work         ;
;          |altsyncram_eai2:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 26880             ; 0          ; 0    ; 0            ; |exp12|vgamem:vmem|altsyncram:altsyncram_component|altsyncram_eai2:auto_generated                            ; altsyncram_eai2    ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; clockmem:cmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ALTSYNCRAM                          ; AUTO ; True Dual Port   ; 2            ; 32           ; 2            ; 32           ; 64    ; None         ;
; exp08:debug|ps2_keyboard:p|altsyncram:fifo_rtl_0|altsyncram_edi1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None         ;
; instructionmem:instmem|altsyncram:altsyncram_component|altsyncram_5od1:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768 ; inst.mif     ;
; kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ALTSYNCRAM                        ; AUTO ; True Dual Port   ; 32           ; 32           ; 32           ; 32           ; 1024  ; None         ;
; keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ALTSYNCRAM                      ; AUTO ; True Dual Port   ; 2            ; 32           ; 2            ; 32           ; 64    ; None         ;
; ledrmem:lmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated|ALTSYNCRAM                           ; AUTO ; True Dual Port   ; 2            ; 32           ; 2            ; 32           ; 64    ; None         ;
; vga_top:v|vga_display:v2|vga_font:read|altsyncram:altsyncram_component|altsyncram_apf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 2048         ; 12           ; --           ; --           ; 24576 ; vga_font.mif ;
; vgamem:vmem|altsyncram:altsyncram_component|altsyncram_eai2:auto_generated|ALTSYNCRAM                            ; AUTO ; True Dual Port   ; 960          ; 32           ; 960          ; 32           ; 30720 ; None         ;
+------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                            ;
+--------+--------------+---------+--------------+--------------+-------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+-------------------------------+------------------+
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |exp12|clockmem:cmem          ; clockmem.v       ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |exp12|instructionmem:instmem ; instructionmem.v ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |exp12|keyboardmem:kbmem      ; keyboardmem.v    ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |exp12|kernelmem:kemem        ; kernelmem.v      ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |exp12|ledrmem:lmem           ; ledrmem.v        ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |exp12|vgamem:vmem            ; vgamem.v         ;
+--------+--------------+---------+--------------+--------------+-------------------------------+------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; memout[0]                                           ; Mux1                ; yes                    ;
; memout[1]                                           ; Mux1                ; yes                    ;
; memout[2]                                           ; Mux1                ; yes                    ;
; memout[3]                                           ; Mux1                ; yes                    ;
; memout[4]                                           ; Mux1                ; yes                    ;
; memout[5]                                           ; Mux1                ; yes                    ;
; memout[6]                                           ; Mux1                ; yes                    ;
; memout[7]                                           ; Mux1                ; yes                    ;
; memout[8]                                           ; Mux1                ; yes                    ;
; memout[9]                                           ; Mux1                ; yes                    ;
; memout[10]                                          ; Mux1                ; yes                    ;
; memout[11]                                          ; Mux1                ; yes                    ;
; memout[12]                                          ; Mux1                ; yes                    ;
; memout[13]                                          ; Mux1                ; yes                    ;
; memout[14]                                          ; Mux1                ; yes                    ;
; memout[15]                                          ; Mux1                ; yes                    ;
; memout[16]                                          ; Mux1                ; yes                    ;
; memout[17]                                          ; Mux1                ; yes                    ;
; memout[18]                                          ; Mux1                ; yes                    ;
; memout[19]                                          ; Mux1                ; yes                    ;
; memout[20]                                          ; Mux1                ; yes                    ;
; memout[21]                                          ; Mux1                ; yes                    ;
; memout[22]                                          ; Mux1                ; yes                    ;
; memout[23]                                          ; Mux1                ; yes                    ;
; memout[24]                                          ; Mux1                ; yes                    ;
; memout[25]                                          ; Mux1                ; yes                    ;
; memout[26]                                          ; Mux1                ; yes                    ;
; memout[27]                                          ; Mux1                ; yes                    ;
; memout[28]                                          ; Mux1                ; yes                    ;
; memout[29]                                          ; Mux1                ; yes                    ;
; memout[30]                                          ; Mux1                ; yes                    ;
; memout[31]                                          ; Mux1                ; yes                    ;
; ledrmem_enable                                      ; Mux34               ; yes                    ;
; ledrmem_addr                                        ; Decoder0            ; yes                    ;
; kernelmem_enable                                    ; Mux34               ; yes                    ;
; kernelmem_addr[0]                                   ; Decoder0            ; yes                    ;
; kernelmem_addr[1]                                   ; Decoder0            ; yes                    ;
; kernelmem_addr[2]                                   ; Decoder0            ; yes                    ;
; kernelmem_addr[3]                                   ; Decoder0            ; yes                    ;
; kernelmem_addr[4]                                   ; Decoder0            ; yes                    ;
; keyboard_enable                                     ; Mux34               ; yes                    ;
; keyboard_addr                                       ; Decoder0            ; yes                    ;
; clockmem_enable                                     ; Mux34               ; yes                    ;
; clockmem_addr                                       ; Decoder0            ; yes                    ;
; vga_enable                                          ; Mux34               ; yes                    ;
; vga_addr[0]                                         ; Decoder0            ; yes                    ;
; vga_addr[1]                                         ; Decoder0            ; yes                    ;
; vga_addr[2]                                         ; Decoder0            ; yes                    ;
; vga_addr[3]                                         ; Decoder0            ; yes                    ;
; vga_addr[4]                                         ; Decoder0            ; yes                    ;
; vga_addr[5]                                         ; Decoder0            ; yes                    ;
; vga_addr[6]                                         ; Decoder0            ; yes                    ;
; vga_addr[7]                                         ; Decoder0            ; yes                    ;
; vga_addr[8]                                         ; Decoder0            ; yes                    ;
; vga_addr[9]                                         ; Decoder0            ; yes                    ;
; Number of user-specified and inferred latches = 55  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; cnt[1..3]                             ; Lost fanout        ;
; Total Number of Removed Registers = 3 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1263  ;
; Number of registers using Synchronous Clear  ; 155   ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 1045  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1083  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vga_top:v|vga_ctrl:v1|x_cnt[0]         ; 4       ;
; exp08:debug|flag                       ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                               ;
+--------------------------------------------------+---------------------------------------+
; Register Name                                    ; RAM Name                              ;
+--------------------------------------------------+---------------------------------------+
; exp08:debug|ps2_keyboard:p|fifo_rtl_0_bypass[0]  ; exp08:debug|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:debug|ps2_keyboard:p|fifo_rtl_0_bypass[1]  ; exp08:debug|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:debug|ps2_keyboard:p|fifo_rtl_0_bypass[2]  ; exp08:debug|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:debug|ps2_keyboard:p|fifo_rtl_0_bypass[3]  ; exp08:debug|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:debug|ps2_keyboard:p|fifo_rtl_0_bypass[4]  ; exp08:debug|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:debug|ps2_keyboard:p|fifo_rtl_0_bypass[5]  ; exp08:debug|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:debug|ps2_keyboard:p|fifo_rtl_0_bypass[6]  ; exp08:debug|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:debug|ps2_keyboard:p|fifo_rtl_0_bypass[7]  ; exp08:debug|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:debug|ps2_keyboard:p|fifo_rtl_0_bypass[8]  ; exp08:debug|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:debug|ps2_keyboard:p|fifo_rtl_0_bypass[9]  ; exp08:debug|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:debug|ps2_keyboard:p|fifo_rtl_0_bypass[10] ; exp08:debug|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:debug|ps2_keyboard:p|fifo_rtl_0_bypass[11] ; exp08:debug|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:debug|ps2_keyboard:p|fifo_rtl_0_bypass[12] ; exp08:debug|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:debug|ps2_keyboard:p|fifo_rtl_0_bypass[13] ; exp08:debug|ps2_keyboard:p|fifo_rtl_0 ;
; exp08:debug|ps2_keyboard:p|fifo_rtl_0_bypass[14] ; exp08:debug|ps2_keyboard:p|fifo_rtl_0 ;
+--------------------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |exp12|cpu:sc|dffe32:ip|q[0]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |exp12|cpu:sc|dffe32:ip|q[30]                 ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |exp12|cpu:sc|dffe32:ip|q[19]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |exp12|vga_top:v|clkgen:my_vgaclk|clkcount[2] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |exp12|exp08:debug|ps2_keyboard:p|w_ptr[1]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |exp12|vga_top:v|vga_ctrl:v1|col[0]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |exp12|e_clock:ec|clkgen:myclk_1s|clkcount[8] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |exp12|exp08:debug|ps2_keyboard:p|count[3]    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |exp12|vga_top:v|vga_ctrl:v1|y_cnt[1]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |exp12|vga_top:v|vga_ctrl:v1|width[3]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |exp12|vga_top:v|vga_ctrl:v1|row[1]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |exp12|e_clock:ec|min_l[3]                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |exp12|e_clock:ec|min_h[2]                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |exp12|vga_top:v|vga_ctrl:v1|height[1]        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |exp12|e_clock:ec|hour_l[0]                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |exp12|e_clock:ec|hour_h[0]                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |exp12|cpu:sc|mux2x32:link|y[14]              ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |exp12|cpu:sc|alu:al_unit|ShiftRight0         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |exp12|cpu:sc|alu:al_unit|ShiftRight0         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |exp12|cpu:sc|alu:al_unit|ShiftRight0         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |exp12|cpu:sc|alu:al_unit|ShiftRight0         ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |exp12|cpu:sc|alu:al_unit|ShiftLeft0          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |exp12|cpu:sc|alu:al_unit|ShiftLeft0          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |exp12|cpu:sc|alu:al_unit|ShiftLeft0          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |exp12|cpu:sc|alu:al_unit|ShiftRight1         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |exp12|cpu:sc|alu:al_unit|ShiftLeft0          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |exp12|vga_top:v|ShiftLeft0                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |exp12|vga_top:v|Mux5                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |exp12|vga_top:v|vga_display:v2|ShiftLeft0    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |exp12|vga_top:v|vga_display:v2|ShiftLeft0    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |exp12|exp08:debug|ps2_keyboard:p|r_ptr       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |exp12|vga_top:v|ShiftLeft0                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |exp12|Mux3                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |exp12|vga_top:v|ShiftLeft0                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |exp12|vga_top:v|ShiftLeft0                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |exp12|vga_top:v|vga_display:v2|ShiftLeft0    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |exp12|Mux35                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |exp12|Mux37                                  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |exp12|cpu:sc|regfile:rf|qb[20]               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |exp12|cpu:sc|regfile:rf|qa[8]                ;
; 14:1               ; 12 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |exp12|cpu:sc|alu:al_unit|Mux11               ;
; 18:1               ; 12 bits   ; 144 LEs       ; 132 LEs              ; 12 LEs                 ; No         ; |exp12|cpu:sc|alu:al_unit|Mux18               ;
; 17:1               ; 3 bits    ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |exp12|cpu:sc|alu:al_unit|Mux3                ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |exp12|cpu:sc|alu:al_unit|Mux29               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_top:v|vga_display:v2|vga_font:read|altsyncram:altsyncram_component|altsyncram_apf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for instructionmem:instmem|altsyncram:altsyncram_component|altsyncram_5od1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for clockmem:cmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ledrmem:lmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for keyboardmem:kbmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for vgamem:vmem|altsyncram:altsyncram_component|altsyncram_eai2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for exp08:debug|ps2_keyboard:p|altsyncram:fifo_rtl_0|altsyncram_edi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:c1 ;
+----------------+----------+----------------------------+
; Parameter Name ; Value    ; Type                       ;
+----------------+----------+----------------------------+
; clk_freq       ; 1        ; Signed Integer             ;
; countlimit     ; 25000000 ; Signed Integer             ;
+----------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: e_clock:ec|clkgen:myclk_1s ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; clk_freq       ; 1        ; Signed Integer                              ;
; countlimit     ; 25000000 ; Signed Integer                              ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_top:v|clkgen:my_vgaclk ;
+----------------+----------+---------------------------------------------+
; Parameter Name ; Value    ; Type                                        ;
+----------------+----------+---------------------------------------------+
; clk_freq       ; 25000000 ; Signed Integer                              ;
; countlimit     ; 1        ; Signed Integer                              ;
+----------------+----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_top:v|vga_ctrl:v1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; h_frontporch   ; 96    ; Signed Integer                            ;
; h_active       ; 144   ; Signed Integer                            ;
; h_backporch    ; 784   ; Signed Integer                            ;
; h_total        ; 800   ; Signed Integer                            ;
; v_frontporch   ; 2     ; Signed Integer                            ;
; v_active       ; 35    ; Signed Integer                            ;
; v_backporch    ; 515   ; Signed Integer                            ;
; v_total        ; 525   ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_top:v|vga_display:v2|vga_font:read|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 12                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; vga_font.mif         ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_apf1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instructionmem:instmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK1               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; inst.mif             ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_5od1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: kernelmem:kemem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                   ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_24i2      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockmem:cmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 2                    ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                 ;
; NUMWORDS_B                         ; 2                    ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_k0i2      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ledrmem:lmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                ;
; NUMWORDS_A                         ; 2                    ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                ;
; NUMWORDS_B                         ; 2                    ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_k0i2      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboardmem:kbmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 2                    ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                     ;
; NUMWORDS_B                         ; 2                    ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_k0i2      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgamem:vmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 960                  ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 32                   ; Signed Integer               ;
; WIDTHAD_B                          ; 10                   ; Signed Integer               ;
; NUMWORDS_B                         ; 960                  ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_eai2      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: exp08:debug|ps2_keyboard:p|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Untyped                               ;
; WIDTHAD_A                          ; 3                    ; Untyped                               ;
; NUMWORDS_A                         ; 8                    ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 8                    ; Untyped                               ;
; WIDTHAD_B                          ; 3                    ; Untyped                               ;
; NUMWORDS_B                         ; 8                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_edi1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                      ;
; Entity Instance                           ; vga_top:v|vga_display:v2|vga_font:read|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 12                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                 ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; instructionmem:instmem|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK1                                                                 ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; kernelmem:kemem|altsyncram:altsyncram_component                        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                 ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; clockmem:cmem|altsyncram:altsyncram_component                          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 2                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                 ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 2                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; ledrmem:lmem|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 2                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                 ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 2                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; keyboardmem:kbmem|altsyncram:altsyncram_component                      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 2                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                 ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 2                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; vgamem:vmem|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 960                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                 ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 960                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; exp08:debug|ps2_keyboard:p|altsyncram:fifo_rtl_0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 8                                                                      ;
;     -- NUMWORDS_B                         ; 8                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "turn7seg:d2" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; en   ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+----------------------------------------+
; Port Connectivity Checks: "turn7seg:d" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; en   ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "turn7seg:mem" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; en   ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+-------------------------------------------+
; Port Connectivity Checks: "turn7seg:tpc2" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; en   ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "turn7seg:tpc1" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; en   ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vgamem:vmem"                                                                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wren_b ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; data_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; q_a    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboardmem:kbmem"                                                                                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; address_b     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; data_b[31..8] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; q_b           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ledrmem:lmem"                                                                                                                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; data_b    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clockmem:cmem"                                                                                                                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren_b     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren_b[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; q_b        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "kernelmem:kemem"                                                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input  ; Warning  ; Input port expression (12 bits) is wider than the input port (5 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                      ;
; clock_b   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                      ;
; data_b    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                      ;
; wren_b    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                      ;
; q_b       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "cpu:sc|mux4x32:nextpc" ;
+----------+-------+----------+---------------------+
; Port     ; Type  ; Severity ; Details             ;
+----------+-------+----------+---------------------+
; a3[1..0] ; Input ; Info     ; Stuck at GND        ;
+----------+-------+----------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:sc|mux2x32:alu_a"                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; a1   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "a1[31..1]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "cpu:sc|dffe32:ip" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; e    ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:sc"                                                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; pc[31..12]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc[1..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu[31..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "vga_top:v|clkgen:my_vgaclk" ;
+-------+-------+----------+-----------------------------+
; Port  ; Type  ; Severity ; Details                     ;
+-------+-------+----------+-----------------------------+
; clken ; Input ; Info     ; Stuck at VCC                ;
+-------+-------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp08:debug|ps2_keyboard:p"                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "e_clock:ec|clkgen:myclk_1s" ;
+-------+-------+----------+-----------------------------+
; Port  ; Type  ; Severity ; Details                     ;
+-------+-------+----------+-----------------------------+
; clken ; Input ; Info     ; Stuck at VCC                ;
+-------+-------+----------+-----------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "clkgen:c1"   ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; rst   ; Input ; Info     ; Stuck at GND ;
; clken ; Input ; Info     ; Stuck at VCC ;
+-------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1263                        ;
;     CLR               ; 31                          ;
;     CLR SCLR          ; 9                           ;
;     ENA               ; 33                          ;
;     ENA CLR           ; 998                         ;
;     ENA CLR SCLR      ; 7                           ;
;     ENA SCLR          ; 41                          ;
;     ENA SLD           ; 4                           ;
;     SCLR              ; 98                          ;
;     SLD               ; 1                           ;
;     plain             ; 41                          ;
; arriav_io_obuf        ; 24                          ;
; arriav_lcell_comb     ; 1968                        ;
;     arith             ; 256                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 192                         ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 32                          ;
;     extend            ; 31                          ;
;         7 data inputs ; 31                          ;
;     normal            ; 1681                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 142                         ;
;         4 data inputs ; 221                         ;
;         5 data inputs ; 230                         ;
;         6 data inputs ; 1011                        ;
; boundary_port         ; 168                         ;
; stratixv_ram_block    ; 208                         ;
;                       ;                             ;
; Max LUT depth         ; 12.80                       ;
; Average LUT depth     ; 8.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Dec 18 22:23:04 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp12 -c exp12
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu.v
    Info (12023): Found entity 1: alu File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/alu.v Line: 1
Warning (12019): Can't analyze file -- file regfile.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.v
    Info (12023): Found entity 1: cpu File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2x5.v
    Info (12023): Found entity 1: mux2x5 File: F:/github/Computer_system_Verilog/Single-cycle CPU/mux2x5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4x32.v
    Info (12023): Found entity 1: mux4x32 File: F:/github/Computer_system_Verilog/Single-cycle CPU/mux4x32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/dffe32.v
    Info (12023): Found entity 1: dffe32 File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/dffe32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/regfile.v
    Info (12023): Found entity 1: regfile File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/regfile.v Line: 1
Warning (10463): Verilog HDL Declaration warning at cpu_control_single.v(18): "type" is SystemVerilog-2005 keyword File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu_control_single.v
    Info (12023): Found entity 1: cpu_control_single File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file instructionmem.v
    Info (12023): Found entity 1: instructionmem File: F:/github/Computer_system_Verilog/Single-cycle CPU/instructionmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file kernelmem.v
    Info (12023): Found entity 1: kernelmem File: F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file turn7seg.v
    Info (12023): Found entity 1: turn7seg File: F:/github/Computer_system_Verilog/Single-cycle CPU/turn7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clkgen.v
    Info (12023): Found entity 1: clkgen File: F:/github/Computer_system_Verilog/Single-cycle CPU/clkgen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clockmem.v
    Info (12023): Found entity 1: clockmem File: F:/github/Computer_system_Verilog/Single-cycle CPU/clockmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ledrmem.v
    Info (12023): Found entity 1: ledrmem File: F:/github/Computer_system_Verilog/Single-cycle CPU/ledrmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file keyboardmem.v
    Info (12023): Found entity 1: keyboardmem File: F:/github/Computer_system_Verilog/Single-cycle CPU/keyboardmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file clock/e_clock.v
    Info (12023): Found entity 1: e_clock File: F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock/num2ascii.v
    Info (12023): Found entity 1: num2ascii File: F:/github/Computer_system_Verilog/Single-cycle CPU/clock/num2ascii.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgamem.v
    Info (12023): Found entity 1: vgamem File: F:/github/Computer_system_Verilog/Single-cycle CPU/vgamem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_top.v
    Info (12023): Found entity 1: vga_top File: F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl File: F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_display.v
    Info (12023): Found entity 1: vga_display File: F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_font.v
    Info (12023): Found entity 1: vga_font File: F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_font.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file temp-debug/exp08.v
    Info (12023): Found entity 1: exp08 File: F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file temp-debug/ps2_keyboard.v
    Info (12023): Found entity 1: ps2_keyboard File: F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ps2_keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file temp-debug/ram.v
    Info (12023): Found entity 1: ram File: F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(32): created implicit net for "sa" File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v Line: 32
Warning (12125): Using design file exp12.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: exp12 File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 6
Info (12127): Elaborating entity "exp12" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at exp12.v(108): object "cpuclk_hand" assigned a value but never read File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at exp12.v(230): object "in" assigned a value but never read File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 230
Warning (10036): Verilog HDL or VHDL warning at exp12.v(233): object "cpuclk_debug" assigned a value but never read File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 233
Warning (10230): Verilog HDL assignment warning at exp12.v(101): truncated value with size 32 to match size of target (4) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 101
Warning (10240): Verilog HDL Always Construct warning at exp12.v(178): inferring latch(es) for variable "ledrmem_enable", which holds its previous value in one or more paths through the always construct File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Warning (10240): Verilog HDL Always Construct warning at exp12.v(178): inferring latch(es) for variable "ledrmem_addr", which holds its previous value in one or more paths through the always construct File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Warning (10240): Verilog HDL Always Construct warning at exp12.v(178): inferring latch(es) for variable "kernelmem_enable", which holds its previous value in one or more paths through the always construct File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Warning (10240): Verilog HDL Always Construct warning at exp12.v(178): inferring latch(es) for variable "keyboard_enable", which holds its previous value in one or more paths through the always construct File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Warning (10240): Verilog HDL Always Construct warning at exp12.v(178): inferring latch(es) for variable "clockmem_enable", which holds its previous value in one or more paths through the always construct File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Warning (10240): Verilog HDL Always Construct warning at exp12.v(178): inferring latch(es) for variable "vga_enable", which holds its previous value in one or more paths through the always construct File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Warning (10240): Verilog HDL Always Construct warning at exp12.v(178): inferring latch(es) for variable "memout", which holds its previous value in one or more paths through the always construct File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Warning (10240): Verilog HDL Always Construct warning at exp12.v(178): inferring latch(es) for variable "clockmem_addr", which holds its previous value in one or more paths through the always construct File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Warning (10240): Verilog HDL Always Construct warning at exp12.v(178): inferring latch(es) for variable "keyboard_addr", which holds its previous value in one or more paths through the always construct File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Warning (10240): Verilog HDL Always Construct warning at exp12.v(178): inferring latch(es) for variable "vga_addr", which holds its previous value in one or more paths through the always construct File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Warning (10240): Verilog HDL Always Construct warning at exp12.v(178): inferring latch(es) for variable "kernelmem_addr", which holds its previous value in one or more paths through the always construct File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at exp12.v(258): variable "pc" is read inside the Always Construct but isn't in the Always Construct's Event Control File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 258
Warning (10034): Output port "HEX5" at exp12.v(29) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 29
Warning (10034): Output port "DRAM_ADDR" at exp12.v(32) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 32
Warning (10034): Output port "DRAM_BA" at exp12.v(33) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 33
Warning (10034): Output port "DRAM_CAS_N" at exp12.v(34) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 34
Warning (10034): Output port "DRAM_CKE" at exp12.v(35) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 35
Warning (10034): Output port "DRAM_CLK" at exp12.v(36) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 36
Warning (10034): Output port "DRAM_CS_N" at exp12.v(37) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 37
Warning (10034): Output port "DRAM_LDQM" at exp12.v(39) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 39
Warning (10034): Output port "DRAM_RAS_N" at exp12.v(40) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 40
Warning (10034): Output port "DRAM_UDQM" at exp12.v(41) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 41
Warning (10034): Output port "DRAM_WE_N" at exp12.v(42) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 42
Warning (10034): Output port "TD_RESET_N" at exp12.v(48) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 48
Warning (10034): Output port "AUD_DACDAT" at exp12.v(65) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 65
Warning (10034): Output port "AUD_XCK" at exp12.v(67) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 67
Warning (10034): Output port "ADC_CONVST" at exp12.v(76) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 76
Warning (10034): Output port "ADC_DIN" at exp12.v(77) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 77
Warning (10034): Output port "ADC_SCLK" at exp12.v(79) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 79
Warning (10034): Output port "FPGA_I2C_SCLK" at exp12.v(82) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 82
Warning (10034): Output port "IRDA_TXD" at exp12.v(88) has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 88
Info (10041): Inferred latch for "kernelmem_addr[0]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "kernelmem_addr[1]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "kernelmem_addr[2]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "kernelmem_addr[3]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "kernelmem_addr[4]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "kernelmem_addr[5]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "kernelmem_addr[6]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "kernelmem_addr[7]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "kernelmem_addr[8]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "kernelmem_addr[9]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "kernelmem_addr[10]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "kernelmem_addr[11]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "vga_addr[0]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "vga_addr[1]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "vga_addr[2]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "vga_addr[3]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "vga_addr[4]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "vga_addr[5]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "vga_addr[6]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "vga_addr[7]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "vga_addr[8]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "vga_addr[9]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "keyboard_addr" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "clockmem_addr" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[0]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[1]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[2]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[3]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[4]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[5]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[6]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[7]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[8]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[9]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[10]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[11]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[12]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[13]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[14]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[15]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[16]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[17]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[18]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[19]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[20]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[21]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[22]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[23]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[24]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[25]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[26]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[27]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[28]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[29]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[30]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "memout[31]" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "vga_enable" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "clockmem_enable" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "keyboard_enable" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "kernelmem_enable" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "ledrmem_addr" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (10041): Inferred latch for "ledrmem_enable" at exp12.v(178) File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:c1" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 106
Info (12128): Elaborating entity "e_clock" for hierarchy "e_clock:ec" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 118
Warning (10230): Verilog HDL assignment warning at e_clock.v(30): truncated value with size 32 to match size of target (4) File: F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v Line: 30
Warning (10230): Verilog HDL assignment warning at e_clock.v(33): truncated value with size 32 to match size of target (4) File: F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v Line: 33
Warning (10230): Verilog HDL assignment warning at e_clock.v(36): truncated value with size 32 to match size of target (4) File: F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v Line: 36
Warning (10230): Verilog HDL assignment warning at e_clock.v(39): truncated value with size 32 to match size of target (4) File: F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v Line: 39
Info (12128): Elaborating entity "num2ascii" for hierarchy "e_clock:ec|num2ascii:i0" File: F:/github/Computer_system_Verilog/Single-cycle CPU/clock/e_clock.v Line: 51
Info (12128): Elaborating entity "exp08" for hierarchy "exp08:debug" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 143
Warning (10036): Verilog HDL or VHDL warning at exp08.v(53): object "count" assigned a value but never read File: F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v Line: 53
Warning (10230): Verilog HDL assignment warning at exp08.v(76): truncated value with size 32 to match size of target (8) File: F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v Line: 76
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "exp08:debug|ps2_keyboard:p" File: F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v Line: 51
Info (12128): Elaborating entity "ram" for hierarchy "exp08:debug|ram:r" File: F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at ram.v(17): variable "CapsLock" is read inside the Always Construct but isn't in the Always Construct's Event Control File: F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v Line: 17
Warning (10235): Verilog HDL Always Construct warning at ram.v(18): variable "now" is read inside the Always Construct but isn't in the Always Construct's Event Control File: F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v Line: 18
Warning (10235): Verilog HDL Always Construct warning at ram.v(19): variable "now" is read inside the Always Construct but isn't in the Always Construct's Event Control File: F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v Line: 19
Warning (10235): Verilog HDL Always Construct warning at ram.v(21): variable "now" is read inside the Always Construct but isn't in the Always Construct's Event Control File: F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at ram.v(24): variable "now" is read inside the Always Construct but isn't in the Always Construct's Event Control File: F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v Line: 24
Warning (10030): Net "ram.data_a" at ram.v(5) has no driver or initial value, using a default initial value '0' File: F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v Line: 5
Warning (10030): Net "ram.waddr_a" at ram.v(5) has no driver or initial value, using a default initial value '0' File: F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v Line: 5
Warning (10030): Net "ram.we_a" at ram.v(5) has no driver or initial value, using a default initial value '0' File: F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/ram.v Line: 5
Info (12128): Elaborating entity "vga_top" for hierarchy "vga_top:v" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 154
Info (12128): Elaborating entity "clkgen" for hierarchy "vga_top:v|clkgen:my_vgaclk" File: F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top.v Line: 24
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "vga_top:v|vga_ctrl:v1" File: F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top.v Line: 41
Warning (10230): Verilog HDL assignment warning at vga_ctrl.v(53): truncated value with size 32 to match size of target (7) File: F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_ctrl.v Line: 53
Warning (10230): Verilog HDL assignment warning at vga_ctrl.v(57): truncated value with size 32 to match size of target (4) File: F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_ctrl.v Line: 57
Warning (10230): Verilog HDL assignment warning at vga_ctrl.v(78): truncated value with size 32 to match size of target (10) File: F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_ctrl.v Line: 78
Warning (10230): Verilog HDL assignment warning at vga_ctrl.v(81): truncated value with size 32 to match size of target (5) File: F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_ctrl.v Line: 81
Warning (10230): Verilog HDL assignment warning at vga_ctrl.v(85): truncated value with size 32 to match size of target (4) File: F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_ctrl.v Line: 85
Info (12128): Elaborating entity "vga_display" for hierarchy "vga_top:v|vga_display:v2" File: F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top.v Line: 50
Info (12128): Elaborating entity "vga_font" for hierarchy "vga_top:v|vga_display:v2|vga_font:read" File: F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_display.v Line: 15
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_top:v|vga_display:v2|vga_font:read|altsyncram:altsyncram_component" File: F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_font.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_top:v|vga_display:v2|vga_font:read|altsyncram:altsyncram_component" File: F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_font.v Line: 81
Info (12133): Instantiated megafunction "vga_top:v|vga_display:v2|vga_font:read|altsyncram:altsyncram_component" with the following parameter: File: F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_font.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "vga_font.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_apf1.tdf
    Info (12023): Found entity 1: altsyncram_apf1 File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_apf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_apf1" for hierarchy "vga_top:v|vga_display:v2|vga_font:read|altsyncram:altsyncram_component|altsyncram_apf1:auto_generated" File: f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:sc" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 159
Info (12128): Elaborating entity "cpu_control_single" for hierarchy "cpu:sc|cpu_control_single:control" File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v Line: 16
Info (12128): Elaborating entity "dffe32" for hierarchy "cpu:sc|dffe32:ip" File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v Line: 22
Warning (12125): Using design file mux2x32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux2x32 File: F:/github/Computer_system_Verilog/Single-cycle CPU/mux2x32.v Line: 1
Info (12128): Elaborating entity "mux2x32" for hierarchy "cpu:sc|mux2x32:alu_b" File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v Line: 31
Info (12128): Elaborating entity "mux2x5" for hierarchy "cpu:sc|mux2x5:reg_wn" File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v Line: 35
Info (12128): Elaborating entity "mux4x32" for hierarchy "cpu:sc|mux4x32:nextpc" File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v Line: 40
Info (12128): Elaborating entity "regfile" for hierarchy "cpu:sc|regfile:rf" File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v Line: 42
Info (12128): Elaborating entity "alu" for hierarchy "cpu:sc|alu:al_unit" File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu.v Line: 43
Info (12128): Elaborating entity "instructionmem" for hierarchy "instructionmem:instmem" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 162
Info (12128): Elaborating entity "altsyncram" for hierarchy "instructionmem:instmem|altsyncram:altsyncram_component" File: F:/github/Computer_system_Verilog/Single-cycle CPU/instructionmem.v Line: 83
Info (12130): Elaborated megafunction instantiation "instructionmem:instmem|altsyncram:altsyncram_component" File: F:/github/Computer_system_Verilog/Single-cycle CPU/instructionmem.v Line: 83
Info (12133): Instantiated megafunction "instructionmem:instmem|altsyncram:altsyncram_component" with the following parameter: File: F:/github/Computer_system_Verilog/Single-cycle CPU/instructionmem.v Line: 83
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "inst.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5od1.tdf
    Info (12023): Found entity 1: altsyncram_5od1 File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_5od1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5od1" for hierarchy "instructionmem:instmem|altsyncram:altsyncram_component|altsyncram_5od1:auto_generated" File: f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "kernelmem" for hierarchy "kernelmem:kemem" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 164
Info (12128): Elaborating entity "altsyncram" for hierarchy "kernelmem:kemem|altsyncram:altsyncram_component" File: F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v Line: 99
Info (12130): Elaborated megafunction instantiation "kernelmem:kemem|altsyncram:altsyncram_component" File: F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v Line: 99
Info (12133): Instantiated megafunction "kernelmem:kemem|altsyncram:altsyncram_component" with the following parameter: File: F:/github/Computer_system_Verilog/Single-cycle CPU/kernelmem.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_24i2.tdf
    Info (12023): Found entity 1: altsyncram_24i2 File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_24i2" for hierarchy "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated" File: f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "clockmem" for hierarchy "clockmem:cmem" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 166
Info (12128): Elaborating entity "altsyncram" for hierarchy "clockmem:cmem|altsyncram:altsyncram_component" File: F:/github/Computer_system_Verilog/Single-cycle CPU/clockmem.v Line: 99
Info (12130): Elaborated megafunction instantiation "clockmem:cmem|altsyncram:altsyncram_component" File: F:/github/Computer_system_Verilog/Single-cycle CPU/clockmem.v Line: 99
Info (12133): Instantiated megafunction "clockmem:cmem|altsyncram:altsyncram_component" with the following parameter: File: F:/github/Computer_system_Verilog/Single-cycle CPU/clockmem.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2"
    Info (12134): Parameter "numwords_b" = "2"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k0i2.tdf
    Info (12023): Found entity 1: altsyncram_k0i2 File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_k0i2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k0i2" for hierarchy "clockmem:cmem|altsyncram:altsyncram_component|altsyncram_k0i2:auto_generated" File: f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ledrmem" for hierarchy "ledrmem:lmem" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 168
Info (12128): Elaborating entity "keyboardmem" for hierarchy "keyboardmem:kbmem" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 170
Info (12128): Elaborating entity "vgamem" for hierarchy "vgamem:vmem" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "vgamem:vmem|altsyncram:altsyncram_component" File: F:/github/Computer_system_Verilog/Single-cycle CPU/vgamem.v Line: 99
Info (12130): Elaborated megafunction instantiation "vgamem:vmem|altsyncram:altsyncram_component" File: F:/github/Computer_system_Verilog/Single-cycle CPU/vgamem.v Line: 99
Info (12133): Instantiated megafunction "vgamem:vmem|altsyncram:altsyncram_component" with the following parameter: File: F:/github/Computer_system_Verilog/Single-cycle CPU/vgamem.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "960"
    Info (12134): Parameter "numwords_b" = "960"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eai2.tdf
    Info (12023): Found entity 1: altsyncram_eai2 File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_eai2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_eai2" for hierarchy "vgamem:vmem|altsyncram:altsyncram_component|altsyncram_eai2:auto_generated" File: f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "turn7seg" for hierarchy "turn7seg:tpc1" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 242
Warning (276020): Inferred RAM node "exp08:debug|ps2_keyboard:p|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "exp08:debug|ps2_keyboard:p|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "exp08:debug|ps2_keyboard:p|altsyncram:fifo_rtl_0"
Info (12133): Instantiated megafunction "exp08:debug|ps2_keyboard:p|altsyncram:fifo_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf
    Info (12023): Found entity 1: altsyncram_edi1 File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_edi1.tdf Line: 27
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 70
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 71
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 72
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 38
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 63
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 64
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 66
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 83
Warning (13012): Latch memout[0] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[1] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[2] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[3] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[4] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[5] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[6] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[7] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[8] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[9] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[10] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[11] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[12] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[13] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[14] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[15] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[16] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[17] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[18] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[19] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[20] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[21] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[22] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[23] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[24] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[25] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[26] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[27] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[28] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[29] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[30] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch memout[31] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch ledrmem_enable has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 128
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch ledrmem_addr has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 129
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch kernelmem_enable has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 122
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|wmem File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 6
Warning (13012): Latch kernelmem_addr[0] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch kernelmem_addr[1] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch kernelmem_addr[2] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch kernelmem_addr[3] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch kernelmem_addr[4] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch keyboard_enable has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 136
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|wmem File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 6
Warning (13012): Latch keyboard_addr has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch clockmem_enable has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|wmem File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 6
Warning (13012): Latch clockmem_addr has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 112
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch vga_enable has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 149
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|wmem File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 6
Warning (13012): Latch vga_addr[0] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch vga_addr[1] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch vga_addr[2] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch vga_addr[3] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch vga_addr[4] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch vga_addr[5] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch vga_addr[6] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch vga_addr[7] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch vga_addr[8] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13012): Latch vga_addr[9] has unsafe behavior File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 178
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu:sc|cpu_control_single:control|aluc[3] File: F:/github/Computer_system_Verilog/Single-cycle CPU/cpu/cpu_control_single.v Line: 10
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 29
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 29
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 29
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 32
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 33
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 33
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 34
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 35
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 36
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 37
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 39
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 40
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 41
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 42
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 48
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 58
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 65
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 67
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 76
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 77
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 79
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 82
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 88
Info (286030): Timing-Driven Synthesis is running
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vgamem:vmem|altsyncram:altsyncram_component|altsyncram_eai2:auto_generated|q_a[7]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_eai2.tdf Line: 314
        Warning (14320): Synthesized away node "vgamem:vmem|altsyncram:altsyncram_component|altsyncram_eai2:auto_generated|q_a[15]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_eai2.tdf Line: 626
        Warning (14320): Synthesized away node "vgamem:vmem|altsyncram:altsyncram_component|altsyncram_eai2:auto_generated|q_a[23]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_eai2.tdf Line: 938
        Warning (14320): Synthesized away node "vgamem:vmem|altsyncram:altsyncram_component|altsyncram_eai2:auto_generated|q_a[31]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_eai2.tdf Line: 1250
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a0" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a1" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a2" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a3" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a4" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a5" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a6" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a7" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a8" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a10" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a9" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a11" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a12" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a14" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a13" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a15" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a16" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a17" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a18" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a19" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a20" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a21" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a22" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a23" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a24" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a25" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a26" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a27" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a28" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a29" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a30" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (15400): WYSIWYG primitive "kernelmem:kemem|altsyncram:altsyncram_component|altsyncram_24i2:auto_generated|ram_block1a31" has a port clk1 that is stuck at GND File: F:/github/Computer_system_Verilog/Single-cycle CPU/db/altsyncram_24i2.tdf Line: 35
Warning (21074): Design contains 23 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[2]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 15
    Warning (15610): No output dependent on input pin "SW[6]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 18
    Warning (15610): No output dependent on input pin "TD_CLK27" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 45
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 46
    Warning (15610): No output dependent on input pin "TD_HS" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 47
    Warning (15610): No output dependent on input pin "TD_VS" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 49
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 62
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 78
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.v Line: 86
Info (21057): Implemented 3442 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 112 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 3066 logic cells
    Info (21064): Implemented 208 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 299 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Wed Dec 18 22:23:23 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/github/Computer_system_Verilog/Single-cycle CPU/exp12.map.smsg.


