{"sha": "24cdff345943891ddb12d2e302ba47a3258a7692", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjRjZGZmMzQ1OTQzODkxZGRiMTJkMmUzMDJiYTQ3YTMyNThhNzY5Mg==", "commit": {"author": {"name": "Bernd Schmidt", "email": "bernds@redhat.com", "date": "2001-05-18T12:45:03Z"}, "committer": {"name": "Bernd Schmidt", "email": "bernds@gcc.gnu.org", "date": "2001-05-18T12:45:03Z"}, "message": "Revert an incorrect change\n\nFrom-SVN: r42262", "tree": {"sha": "3e5fa177131163ceee004ed65c592792ec1f31d8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/3e5fa177131163ceee004ed65c592792ec1f31d8"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/24cdff345943891ddb12d2e302ba47a3258a7692", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/24cdff345943891ddb12d2e302ba47a3258a7692", "html_url": "https://github.com/Rust-GCC/gccrs/commit/24cdff345943891ddb12d2e302ba47a3258a7692", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/24cdff345943891ddb12d2e302ba47a3258a7692/comments", "author": null, "committer": null, "parents": [{"sha": "5a2c9d7035789e6ae0740a67df8f36ea11d5b033", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5a2c9d7035789e6ae0740a67df8f36ea11d5b033", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5a2c9d7035789e6ae0740a67df8f36ea11d5b033"}], "stats": {"total": 19, "additions": 13, "deletions": 6}, "files": [{"sha": "a2ee872c903a25d898a65e5319dbcc3d3c4b0034", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/24cdff345943891ddb12d2e302ba47a3258a7692/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/24cdff345943891ddb12d2e302ba47a3258a7692/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=24cdff345943891ddb12d2e302ba47a3258a7692", "patch": "@@ -1,3 +1,10 @@\n+2001-05-18  Bernd Schmidt  <bernds@redhat.com>\n+\n+\tRevert\n+\t2001-02-09  Nick Clifton  <nickc@redhat.com>\n+\t* config/arm/arm.md: Change output constraint on post inc\n+\tload/store multiple patterns to be a read/write constraint.\n+\n 2001-05-18  Mark Mitchell  <mark@codesourcery.com>\n \n \t* function.c (expand_function_start): Avoid creating BLKmode"}, {"sha": "17c40b0b9dda13c03848929a20fbb1b26e7866ff", "filename": "gcc/config/arm/arm.md", "status": "modified", "additions": 6, "deletions": 6, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/24cdff345943891ddb12d2e302ba47a3258a7692/gcc%2Fconfig%2Farm%2Farm.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/24cdff345943891ddb12d2e302ba47a3258a7692/gcc%2Fconfig%2Farm%2Farm.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.md?ref=24cdff345943891ddb12d2e302ba47a3258a7692", "patch": "@@ -5239,7 +5239,7 @@\n \n (define_insn \"*ldmsi_postinc4\"\n   [(match_parallel 0 \"load_multiple_operation\"\n-    [(set (match_operand:SI 1 \"s_register_operand\" \"+r\")\n+    [(set (match_operand:SI 1 \"s_register_operand\" \"=r\")\n \t  (plus:SI (match_operand:SI 2 \"s_register_operand\" \"1\")\n \t\t   (const_int 16)))\n      (set (match_operand:SI 3 \"arm_hard_register_operand\" \"\")\n@@ -5258,7 +5258,7 @@\n \n (define_insn \"*ldmsi_postinc3\"\n   [(match_parallel 0 \"load_multiple_operation\"\n-    [(set (match_operand:SI 1 \"s_register_operand\" \"+r\")\n+    [(set (match_operand:SI 1 \"s_register_operand\" \"=r\")\n \t  (plus:SI (match_operand:SI 2 \"s_register_operand\" \"1\")\n \t\t   (const_int 12)))\n      (set (match_operand:SI 3 \"arm_hard_register_operand\" \"\")\n@@ -5275,7 +5275,7 @@\n \n (define_insn \"*ldmsi_postinc2\"\n   [(match_parallel 0 \"load_multiple_operation\"\n-    [(set (match_operand:SI 1 \"s_register_operand\" \"+r\")\n+    [(set (match_operand:SI 1 \"s_register_operand\" \"=r\")\n \t  (plus:SI (match_operand:SI 2 \"s_register_operand\" \"1\")\n \t\t   (const_int 8)))\n      (set (match_operand:SI 3 \"arm_hard_register_operand\" \"\")\n@@ -5361,7 +5361,7 @@\n \n (define_insn \"*stmsi_postinc4\"\n   [(match_parallel 0 \"store_multiple_operation\"\n-    [(set (match_operand:SI 1 \"s_register_operand\" \"+r\")\n+    [(set (match_operand:SI 1 \"s_register_operand\" \"=r\")\n \t  (plus:SI (match_operand:SI 2 \"s_register_operand\" \"1\")\n \t\t   (const_int 16)))\n      (set (mem:SI (match_dup 2))\n@@ -5380,7 +5380,7 @@\n \n (define_insn \"*stmsi_postinc3\"\n   [(match_parallel 0 \"store_multiple_operation\"\n-    [(set (match_operand:SI 1 \"s_register_operand\" \"+r\")\n+    [(set (match_operand:SI 1 \"s_register_operand\" \"=r\")\n \t  (plus:SI (match_operand:SI 2 \"s_register_operand\" \"1\")\n \t\t   (const_int 12)))\n      (set (mem:SI (match_dup 2))\n@@ -5397,7 +5397,7 @@\n \n (define_insn \"*stmsi_postinc2\"\n   [(match_parallel 0 \"store_multiple_operation\"\n-    [(set (match_operand:SI 1 \"s_register_operand\" \"+r\")\n+    [(set (match_operand:SI 1 \"s_register_operand\" \"=r\")\n \t  (plus:SI (match_operand:SI 2 \"s_register_operand\" \"1\")\n \t\t   (const_int 8)))\n      (set (mem:SI (match_dup 2))"}]}