<!doctype html><html class="not-ready lg:text-base" style=--bg:#fff lang=en-gb><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>iCE40 FPGA Toolchain on Linux - Project F</title>
<meta name=theme-color><meta name=description content="In this post, I provide a quick guide to building an open-source FPGA toolchain for iCE40 boards, such as iCEBreaker, on Linux. This guide is designed for Ubuntu or Pop!_OS 20.04, but should be straightforward to adjust to your own distro."><meta name=author content="Will Green"><link rel="preload stylesheet" as=style href=https://projectf.io/main.min.css><link rel=preload as=image href=https://projectf.io/theme.png><link rel=preload as=image href=https://projectf.io/twitter.svg><link rel=preload as=image href=https://projectf.io/github.svg><link rel=preload as=image href=https://projectf.io/mastodon.svg><link rel=preload as=image href=https://projectf.io/rss.svg><script defer src=https://projectf.io/highlight.min.js onload=hljs.initHighlightingOnLoad()></script><link rel=icon href=https://projectf.io/favicon.ico><link rel=apple-touch-icon href=https://projectf.io/apple-touch-icon.png><meta name=generator content="Hugo 0.125.3"><script src=https://cdn-eu.usefathom.com/script.js data-site=EVCGKVDN defer></script><meta itemprop=name content="iCE40 FPGA Toolchain on Linux"><meta itemprop=description content="In this post, I provide a quick guide to building an open-source FPGA toolchain for iCE40 boards, such as iCEBreaker, on Linux. This guide is designed for Ubuntu or Pop!_OS 20.04, but should be straightforward to adjust to your own distro."><meta itemprop=datePublished content="2020-11-11T00:00:00+00:00"><meta itemprop=dateModified content="2022-02-01T00:00:00+00:00"><meta itemprop=wordCount content="953"><meta itemprop=image content="https://projectf.io/img/posts/building-ice40-tools-fpga-toolchain/social-card.jpg"><meta itemprop=keywords content="Icebreaker,Verilator,Yosys"><meta property="og:url" content="https://projectf.io/posts/building-ice40-fpga-toolchain/"><meta property="og:site_name" content="Project F"><meta property="og:title" content="iCE40 FPGA Toolchain on Linux"><meta property="og:description" content="In this post, I provide a quick guide to building an open-source FPGA toolchain for iCE40 boards, such as iCEBreaker, on Linux. This guide is designed for Ubuntu or Pop!_OS 20.04, but should be straightforward to adjust to your own distro."><meta property="og:locale" content="en-gb"><meta property="og:type" content="article"><meta property="article:section" content="posts"><meta property="article:published_time" content="2020-11-11T00:00:00+00:00"><meta property="article:modified_time" content="2022-02-01T00:00:00+00:00"><meta property="article:tag" content="Icebreaker"><meta property="article:tag" content="Verilator"><meta property="article:tag" content="Yosys"><meta property="og:image" content="https://projectf.io/img/posts/building-ice40-tools-fpga-toolchain/social-card.jpg"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://projectf.io/img/posts/building-ice40-tools-fpga-toolchain/social-card.jpg"><meta name=twitter:title content="iCE40 FPGA Toolchain on Linux"><meta name=twitter:description content="In this post, I provide a quick guide to building an open-source FPGA toolchain for iCE40 boards, such as iCEBreaker, on Linux. This guide is designed for Ubuntu or Pop!_OS 20.04, but should be straightforward to adjust to your own distro."><link rel=canonical href=https://projectf.io/posts/building-ice40-fpga-toolchain/></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[4.5rem] max-w-4xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold" href=https://projectf.io/>Project F</a><div class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]" role=button aria-label=Dark></div></div><div class="btn-menu relative z-50 -mr-8 flex h-[4.5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden" role=button aria-label=Menu></div><script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove("not-ready")},10);const btnMenu=document.querySelector(".btn-menu");btnMenu.addEventListener("click",()=>{htmlClass.toggle("open")});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg="#fff".replace(/"/g,""),setDark=e=>{metaTheme.setAttribute("content",e?"#000":lightBg),htmlClass[e?"add":"remove"]("dark"),localStorage.setItem("dark",e)},darkScheme=window.matchMedia("(prefers-color-scheme: dark)");if(htmlClass.contains("dark"))setDark(!0);else{const e=localStorage.getItem("dark");setDark(e?e==="true":darkScheme.matches)}darkScheme.addEventListener("change",e=>{setDark(e.matches)});const btnDark=document.querySelector(".btn-dark");btnDark.addEventListener("click",()=>{setDark(localStorage.getItem("dark")!=="true")})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>About</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/demos/>Demos</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/verilog-lib/>Lib</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tools/>Tools</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tutorials/>Tutorials</a></nav><nav class="mt-12 flex justify-center space-x-10 dark:invert lg:ml-12 lg:mt-0 lg:items-center lg:space-x-6"><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./twitter.svg) href=https://twitter.com/@WillFlux target=_blank rel=me>twitter
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./github.svg) href=https://github.com/projf target=_blank rel=me>github
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./mastodon.svg) href=https://mastodon.social/@WillFlux target=_blank rel=me>mastodon
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./rss.svg) href=https://projectf.io/index.xml target=_blank rel=alternate>rss</a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-9rem)] max-w-4xl px-8 pb-4 pt-4 dark:prose-invert"><article><header class=mb-4><h1 class="!my-0 pb-2.5">iCE40 FPGA Toolchain on Linux</h1><div class="text-sm antialiased opacity-60">Published
<time>11 Nov 2020</time>
<span class=mx-1>&#183;</span>
<span>Updated
<time>01 Feb 2022</time></span></div></header><section><p>Since I <a href=/posts/fpga-dev-ubuntu-20.04/>tested FPGA development tools on Ubuntu 20.04</a>, there have been requests for more posts on FPGA tooling. In this post, I provide a quick guide to building an open-source FPGA toolchain for iCE40 boards, such as <a href=https://docs.icebreaker-fpga.org/hardware/icebreaker/>iCEBreaker</a>. I plan to cover ECP5 FPGAs in a future version.</p><p>This guide is designed for <a href=https://ubuntu.com/desktop>Ubuntu</a> or <a href=https://pop.system76.com/>Pop!_OS 20.04</a>, but should be straightforward to adjust to your own distro. These instructions will work on Windows Subsystem for Linux (WSL), but there&rsquo;s no USB support in WSL, so you can&rsquo;t program boards under WSL.</p><p>If you prefer pre-built tools, then <a href=https://github.com/YosysHQ/oss-cad-suite-build>OSS CAD Suite</a> has binaries for Linux, Mac, and Windows.</p><p>Share your thoughts with @WillFlux on <a href=https://mastodon.social/@WillFlux>Mastodon</a> or <a href=https://twitter.com/WillFlux>Twitter</a>. If you like what I do, <a href=https://github.com/sponsors/WillGreen>sponsor me</a>. üôè</p><h2 id=checklist>Checklist</h2><p>We&rsquo;ll be installing:</p><ol><li><a href=#build-prerequisites>Build Prerequisites</a> - what we need before we begin</li><li><a href=#icestorm-tools>IceStorm Tools</a> - create bitstreams file and programs boards</li><li><a href=#nextpnr>nextpnr</a> - portable place and route</li><li><a href=#iverilog>iVerilog</a> - Verilog simulation and synthesis tool (optional)</li><li><a href=#yosys>Yosys</a> - Verilog RTL synthesis</li><li><a href=#verilator>Verilator</a> - Verilog simulation and linting (optional)</li></ol><p>We&rsquo;ll also demonstrate a simple <a href=#ice40-makefile>iCE40 makefile</a> for building a Verilog project with the iCEBreaker board.</p><h2 id=build-prerequisites>Build Prerequisites</h2><p>Make sure we&rsquo;ve got git and curl installed to retrieve source code:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>apt install curl git
</span></span></code></pre></div><p>Install build prerequisites (covers all tools included in this guide):</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>apt install build-essential clang bison flex gperf libfl2 <span style=color:#ae81ff>\
</span></span></span><span style=display:flex><span><span style=color:#ae81ff></span>    libfl-dev libreadline-dev gawk tcl-dev libffi-dev <span style=color:#ae81ff>\
</span></span></span><span style=display:flex><span><span style=color:#ae81ff></span>    graphviz xdot pkg-config python python3 libftdi-dev <span style=color:#ae81ff>\
</span></span></span><span style=display:flex><span><span style=color:#ae81ff></span>    qt5-default python3-dev libboost-all-dev cmake libeigen3-dev
</span></span></code></pre></div><p>Create a directory for building in; I&rsquo;m going to use <code>~/src/fpga-toolchain</code>:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>mkdir -p ~/src/fpga-toolchain
</span></span></code></pre></div><h2 id=icestorm-tools>IceStorm Tools</h2><p>IceStorm tools create and analyse bitstream files for iCE40 FPGAs as well as programming boards. Learn more from <a href=https://clifford.at/icestorm>Project IceStorm</a>.</p><p>Make sure you&rsquo;ve <a href=#build-prerequisites>installed prerequisites</a> then run the following:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>cd ~/src/fpga-toolchain
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>git clone https://github.com/YosysHQ/icestorm.git icestorm
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>cd icestorm
</span></span><span style=display:flex><span>make -j<span style=color:#66d9ef>$(</span>nproc<span style=color:#66d9ef>)</span>
</span></span><span style=display:flex><span>make install
</span></span></code></pre></div><p>If you want to allow non-root users to program boards with <code>iceprog</code>, then add the following entry to: <code>/etc/udev/rules.d/53-lattice-ftdi.rules</code>:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>ACTION<span style=color:#f92672>==</span><span style=color:#e6db74>&#34;add&#34;</span>, ATTR<span style=color:#f92672>{</span>idVendor<span style=color:#f92672>}==</span><span style=color:#e6db74>&#34;0403&#34;</span>, ATTR<span style=color:#f92672>{</span>idProduct<span style=color:#f92672>}==</span><span style=color:#e6db74>&#34;6010&#34;</span>, MODE:<span style=color:#f92672>=</span><span style=color:#e6db74>&#34;666&#34;</span>
</span></span></code></pre></div><blockquote><p><strong>nproc</strong><br>The <code>nproc</code> command returns the number of available processing units in the system.
For modern x86 CPUs, this is usually twice the number of physical cores due to hyperthreading.
Telling <code>make</code> to use all the processing units may make your system sluggish.</p></blockquote><h2 id=nextpnr>nextpnr</h2><p>nextpnr is a portable FPGA place and route tool that supports iCE40 and ECP5 (with Xilinx support in the works). Learn more from <a href=https://github.com/YosysHQ/nextpnr>nextpnr GitHub</a>.</p><p>Make sure you&rsquo;ve <a href=#build-prerequisites>installed prerequisites</a> then run the following:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>cd ~/src/fpga-toolchain
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>git clone https://github.com/YosysHQ/nextpnr nextpnr
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>cd nextpnr
</span></span><span style=display:flex><span>git submodule init <span style=color:#f92672>&amp;&amp;</span> git submodule update
</span></span><span style=display:flex><span>cmake . -DARCH<span style=color:#f92672>=</span>ice40 -DCMAKE_INSTALL_PREFIX<span style=color:#f92672>=</span>/usr/local
</span></span><span style=display:flex><span>make -j<span style=color:#66d9ef>$(</span>nproc<span style=color:#66d9ef>)</span>
</span></span><span style=display:flex><span>make install
</span></span></code></pre></div><p>If you get an error of the form <code>files in icebox are missing: /usr/local/share/icebox/timings_lp384.txt</code> then you need to install IceStorm Tools (see above), before building nextpnr.</p><p>If you get a cmake error, such as <code>undefined reference to pthread_create</code>, then you need to make sure you&rsquo;ve updated the git submodules.</p><h2 id=iverilog>iVerilog</h2><p>Icarus Verilog is a Verilog simulation and synthesis tool. The Yosys test suite requires iVerilog, so you need to install it to test Yosys, but it isn&rsquo;t needed to build iCE40 designs. Learn more from the <a href=http://iverilog.icarus.com/>Icarus Verilog site</a>.</p><p>For this tool, we build the latest stable release, rather than cloning from git. If you wish to use the git version, it&rsquo;s available from <code>git://github.com/steveicarus/iverilog.git</code>.</p><p>Make sure you&rsquo;ve <a href=#build-prerequisites>installed prerequisites</a>, then run the following:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>cd ~/src/fpga-toolchain
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>curl -O ftp://ftp.icarus.com/pub/eda/verilog/v11/verilog-11.0.tar.gz
</span></span><span style=display:flex><span>tar xvzf verilog-11.0.tar.gz
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>cd verilog-11.0
</span></span><span style=display:flex><span>sh autoconf.sh
</span></span><span style=display:flex><span>./configure
</span></span><span style=display:flex><span>make -j<span style=color:#66d9ef>$(</span>nproc<span style=color:#66d9ef>)</span>
</span></span><span style=display:flex><span>make install
</span></span></code></pre></div><p>For more options see the <a href=https://iverilog.fandom.com/wiki/Installation_Guide>Icarus Verilog Installation Guide</a>.</p><h2 id=yosys>Yosys</h2><p>Yosys does Verilog RTL synthesis. You can run the test suite if you install iVerilog. Learn more from the <a href=https://yosyshq.net/yosys/>Yosys site</a>.</p><p>Make sure you&rsquo;ve <a href=#build-prerequisites>installed prerequisites</a>, then run the following:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>cd ~/src/fpga-toolchain
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>git clone https://github.com/YosysHQ/yosys yosys
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>cd yosys
</span></span><span style=display:flex><span>make -j<span style=color:#66d9ef>$(</span>nproc<span style=color:#66d9ef>)</span>
</span></span><span style=display:flex><span>make test  <span style=color:#75715e># optional (requires iVerilog)</span>
</span></span><span style=display:flex><span>make install
</span></span></code></pre></div><h2 id=verilator>Verilator</h2><p>Verilator is a fast Verilog simulation tool that includes comprehensive linting. Verilator isn&rsquo;t required to build iCE40 designs, but <a href=/posts/verilog-lint-with-verilator/>linting</a> and <a href=/posts/verilog-sim-verilator-sdl/>graphics simulation</a> are great ways to test your designs. Learn more at the official <a href=https://www.veripool.org/wiki/verilator>Verilator site</a>.</p><p>Make sure you&rsquo;ve <a href=#build-prerequisites>installed prerequisites</a>, then run the following:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-shell data-lang=shell><span style=display:flex><span>cd ~/src/fpga-toolchain
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>git clone https://github.com/verilator/verilator
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>cd verilator
</span></span><span style=display:flex><span>git checkout stable
</span></span><span style=display:flex><span>autoconf
</span></span><span style=display:flex><span>./configure
</span></span><span style=display:flex><span>make -j<span style=color:#66d9ef>$(</span>nproc<span style=color:#66d9ef>)</span>
</span></span><span style=display:flex><span>make test  <span style=color:#75715e># optional</span>
</span></span><span style=display:flex><span>make install
</span></span></code></pre></div><h2 id=ice40-makefile>iCE40 Makefile</h2><p>Building your designs using this toolchain is a multi-stage process; having a makefile makes it much more convienient.
The following sample makefile should get you off to a good start.</p><p>If you&rsquo;re not using the iCEBreaker with iCE40UP5K FPGA, you need to change the following:</p><ul><li><code>FPGA_PKG</code> - the FPGA IC package (<code>sg48</code> for iCEBreaker)</li><li><code>FPGA_TYPE</code> - the FPGA device type (<code>up5k</code> for iCEBreaker)</li></ul><p>You should also update the following for your design:</p><ul><li><code>icebreaker.pcf</code> is the physical constraints file, which contains pin mappings</li><li><code>module_1.v</code> and <code>module_2.v</code> are example modules required by <code>top_foo.v</code> and <code>top_bar.v</code></li><li>If using SystemVerilog, change the <code>.v</code> extensions to <code>.sv</code>.</li></ul><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-make data-lang=make><span style=display:flex><span><span style=color:#75715e># Example iCEBreaker Makefile
</span></span></span><span style=display:flex><span><span style=color:#75715e># Learn more at https://projectf.io/posts/building-ice40-fpga-toolchain/
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#75715e># configuration
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>SHELL <span style=color:#f92672>=</span> /bin/sh
</span></span><span style=display:flex><span>FPGA_PKG <span style=color:#f92672>=</span> sg48
</span></span><span style=display:flex><span>FPGA_TYPE <span style=color:#f92672>=</span> up5k
</span></span><span style=display:flex><span>PCF <span style=color:#f92672>=</span> icebreaker.pcf
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#75715e># included modules
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>ADD_SRC <span style=color:#f92672>=</span> module_1.v module_2.v
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>top_foo</span><span style=color:#f92672>:</span> top_foo.rpt top_foo.bin
</span></span><span style=display:flex><span><span style=color:#a6e22e>top_bar</span><span style=color:#f92672>:</span> top_bar.rpt top_bar.bin
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>%.json</span><span style=color:#f92672>:</span> %.sv <span style=color:#66d9ef>$(</span>ADD_SRC<span style=color:#66d9ef>)</span>
</span></span><span style=display:flex><span>	yosys -ql <span style=color:#66d9ef>$(</span>basename $@<span style=color:#66d9ef>)</span>-yosys.log -p <span style=color:#ae81ff>\
</span></span></span><span style=display:flex><span><span style=color:#ae81ff></span>	    <span style=color:#e6db74>&#39;synth_ice40 -top $(basename $@) -json $@&#39;</span> $&lt; <span style=color:#66d9ef>$(</span>ADD_SRC<span style=color:#66d9ef>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>%.asc</span><span style=color:#f92672>:</span> %.json
</span></span><span style=display:flex><span>	nextpnr-ice40 --<span style=color:#e6db74>${</span>FPGA_TYPE<span style=color:#e6db74>}</span> --package <span style=color:#e6db74>${</span>FPGA_PKG<span style=color:#e6db74>}</span> --json $&lt; --pcf <span style=color:#e6db74>${</span>PCF<span style=color:#e6db74>}</span> --asc $@
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>%.rpt</span><span style=color:#f92672>:</span> %.asc
</span></span><span style=display:flex><span>	icetime -d <span style=color:#e6db74>${</span>FPGA_TYPE<span style=color:#e6db74>}</span> -mtr $@ $&lt;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>%.bin</span><span style=color:#f92672>:</span> %.asc
</span></span><span style=display:flex><span>	icepack $&lt; <span style=color:#66d9ef>$(</span>subst top_,,$@<span style=color:#66d9ef>)</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>all</span><span style=color:#f92672>:</span> top_foo top_bar
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>clean</span><span style=color:#f92672>:</span>
</span></span><span style=display:flex><span>	rm -f top*.json top*.asc top*.rpt *.bin top*yosys.log
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>.PHONY</span><span style=color:#f92672>:</span> all clean
</span></span></code></pre></div><p>You can find also find iCEBreaker makefiles in the Project F <a href=https://github.com/projf/projf-explore>Exploring FPGAs repo</a>.</p><h2 id=whats-next>What&rsquo;s Next?</h2><p>If you enjoyed this post, please <a href=https://github.com/sponsors/WillGreen>sponsor me</a>. Sponsors help me create more FPGA and RISC-V projects for everyone, <em>and</em> they get early access to blog posts and source code. üôè</p><p>Check your Verilog designs with <a href=/posts/verilog-lint-with-verilator/>Verilator Lint</a>. Or take a look at all our <a href=/tools/>FPGA Tools</a> posts.</p></section><footer class="mt-12 flex flex-wrap"><a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/icebreaker>icebreaker</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/verilator>verilator</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/yosys>yosys</a></footer></article></main><footer class="opaco mx-auto flex h-[4.5rem] max-w-4xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto><a class=link href=https://projectf.io/>Project F</a>: A little oasis for FPGA and RISC-V design.
&copy; 2024 Will Green.</div></footer></body></html>