


ARM Macro Assembler    Page 1 


    1 00000000         ;/******************************************************
                       ***********************/
    2 00000000         ;/* STARTUP.S: Startup file for Philips LPC2000         
                                             */
    3 00000000         ;/******************************************************
                       ***********************/
    4 00000000         ;/* <<< Use Configuration Wizard in Context Menu >>>    
                                             */ 
    5 00000000         ;/******************************************************
                       ***********************/
    6 00000000         ;/* This file is part of the uVision/ARM development too
                       ls.                   */
    7 00000000         ;/* Copyright (c) 2005-2007 Keil Software. All rights re
                       served.               */
    8 00000000         ;/* This software may only be used under the terms of a 
                       valid, current,       */
    9 00000000         ;/* end user licence from KEIL for a compatible version 
                       of KEIL software      */
   10 00000000         ;/* development tools. Nothing else gives you the right 
                       to use this software. */
   11 00000000         ;/******************************************************
                       ***********************/
   12 00000000         
   13 00000000         
   14 00000000         ;/*
   15 00000000         ; *  The STARTUP.S code is executed after CPU Reset. Thi
                       s file may be 
   16 00000000         ; *  translated with the following SET symbols. In uVisi
                       on these SET 
   17 00000000         ; *  symbols are entered under Options - ASM - Define.
   18 00000000         ; *
   19 00000000         ; *  REMAP: when set the startup code initializes the re
                       gister MEMMAP 
   20 00000000         ; *  which overwrites the settings of the CPU configurat
                       ion pins. The 
   21 00000000         ; *  startup and interrupt vectors are remapped from:
   22 00000000         ; *     0x00000000  default setting (not remapped)
   23 00000000         ; *     0x80000000  when EXTMEM_MODE is used
   24 00000000         ; *     0x40000000  when RAM_MODE is used
   25 00000000         ; *
   26 00000000         ; *  EXTMEM_MODE: when set the device is configured for 
                       code execution
   27 00000000         ; *  from external memory starting at address 0x80000000
                       .
   28 00000000         ; *
   29 00000000         ; *  RAM_MODE: when set the device is configured for cod
                       e execution
   30 00000000         ; *  from on-chip RAM starting at address 0x40000000.
   31 00000000         ; *
   32 00000000         ; *  EXTERNAL_MODE: when set the PIN2SEL values are writ
                       ten that enable
   33 00000000         ; *  the external BUS at startup.
   34 00000000         ; */
   35 00000000         
   36 00000000         
   37 00000000         ; Standard definitions of Mode bits and Interrupt (I & F
                       ) flags in PSRs
   38 00000000         
   39 00000000 00000010 



ARM Macro Assembler    Page 2 


                       Mode_USR
                               EQU              0x10
   40 00000000 00000011 
                       Mode_FIQ
                               EQU              0x11
   41 00000000 00000012 
                       Mode_IRQ
                               EQU              0x12
   42 00000000 00000013 
                       Mode_SVC
                               EQU              0x13
   43 00000000 00000017 
                       Mode_ABT
                               EQU              0x17
   44 00000000 0000001B 
                       Mode_UND
                               EQU              0x1B
   45 00000000 0000001F 
                       Mode_SYS
                               EQU              0x1F
   46 00000000         
   47 00000000 00000080 
                       I_Bit   EQU              0x80        ; when I bit is set
                                                            , IRQ is disabled
   48 00000000 00000040 
                       F_Bit   EQU              0x40        ; when F bit is set
                                                            , FIQ is disabled
   49 00000000         
   50 00000000         
   51 00000000         ;// <h> Stack Configuration (Stack Sizes in Bytes)
   52 00000000         ;//   <o0> Undefined Mode      <0x0-0xFFFFFFFF:8>
   53 00000000         ;//   <o1> Supervisor Mode     <0x0-0xFFFFFFFF:8>
   54 00000000         ;//   <o2> Abort Mode          <0x0-0xFFFFFFFF:8>
   55 00000000         ;//   <o3> Fast Interrupt Mode <0x0-0xFFFFFFFF:8>
   56 00000000         ;//   <o4> Interrupt Mode      <0x0-0xFFFFFFFF:8>
   57 00000000         ;//   <o5> User/System Mode    <0x0-0xFFFFFFFF:8>
   58 00000000         ;// </h>
   59 00000000         
   60 00000000 00000000 
                       UND_Stack_Size
                               EQU              0x00000000
   61 00000000 00000008 
                       SVC_Stack_Size
                               EQU              0x00000008
   62 00000000 00000000 
                       ABT_Stack_Size
                               EQU              0x00000000
   63 00000000 00000000 
                       FIQ_Stack_Size
                               EQU              0x00000000
   64 00000000 00000080 
                       IRQ_Stack_Size
                               EQU              0x00000080
   65 00000000 00000400 
                       USR_Stack_Size
                               EQU              0x00000400
   66 00000000         
   68 00000000 00000088 
                       ISR_Stack_Size



ARM Macro Assembler    Page 3 


                               EQU              (UND_Stack_Size + SVC_Stack_Siz
e + ABT_Stack_Size +                           FIQ_Stack_Size + IRQ_Stack_Size
)
   69 00000000         
   70 00000000                 AREA             STACK, NOINIT, READWRITE, ALIGN
=3
   71 00000000         
   72 00000000         Stack_Mem
                               SPACE            USR_Stack_Size
   73 00000400         __initial_sp
                               SPACE            ISR_Stack_Size
   74 00000488         
   75 00000488         Stack_Top
   76 00000488         
   77 00000488         
   78 00000488         ;// <h> Heap Configuration
   79 00000488         ;//   <o>  Heap Size (in Bytes) <0x0-0xFFFFFFFF>
   80 00000488         ;// </h>
   81 00000488         
   82 00000488 00000000 
                       Heap_Size
                               EQU              0x00000000
   83 00000488         
   84 00000488                 AREA             HEAP, NOINIT, READWRITE, ALIGN=
3
   85 00000000         __heap_base
   86 00000000         Heap_Mem
                               SPACE            Heap_Size
   87 00000000         __heap_limit
   88 00000000         
   89 00000000         
   90 00000000         ; VPBDIV definitions
   91 00000000 E01FC100 
                       VPBDIV  EQU              0xE01FC100  ; VPBDIV Address
   92 00000000         
   93 00000000         ;// <e> VPBDIV Setup
   94 00000000         ;// <i> Peripheral Bus Clock Rate
   95 00000000         ;//   <o1.0..1>   VPBDIV: VPB Clock
   96 00000000         ;//               <0=> VPB Clock = CPU Clock / 4
   97 00000000         ;//               <1=> VPB Clock = CPU Clock
   98 00000000         ;//               <2=> VPB Clock = CPU Clock / 2
   99 00000000         ;//   <o1.4..5>   XCLKDIV: XCLK Pin
  100 00000000         ;//               <0=> XCLK Pin = CPU Clock / 4
  101 00000000         ;//               <1=> XCLK Pin = CPU Clock
  102 00000000         ;//               <2=> XCLK Pin = CPU Clock / 2
  103 00000000         ;// </e>
  104 00000000 00000000 
                       VPBDIV_SETUP
                               EQU              0
  105 00000000 00000000 
                       VPBDIV_Val
                               EQU              0x00000000
  106 00000000         
  107 00000000         
  108 00000000         ; Phase Locked Loop (PLL) definitions
  109 00000000 E01FC080 
                       PLL_BASE
                               EQU              0xE01FC080  ; PLL Base Address
  110 00000000 00000000 



ARM Macro Assembler    Page 4 


                       PLLCON_OFS
                               EQU              0x00        ; PLL Control Offse
                                                            t
  111 00000000 00000004 
                       PLLCFG_OFS
                               EQU              0x04        ; PLL Configuration
                                                             Offset
  112 00000000 00000008 
                       PLLSTAT_OFS
                               EQU              0x08        ; PLL Status Offset
                                                            
  113 00000000 0000000C 
                       PLLFEED_OFS
                               EQU              0x0C        ; PLL Feed Offset
  114 00000000 00000001 
                       PLLCON_PLLE
                               EQU              (1<<0)      ; PLL Enable
  115 00000000 00000002 
                       PLLCON_PLLC
                               EQU              (1<<1)      ; PLL Connect
  116 00000000 0000001F 
                       PLLCFG_MSEL
                               EQU              (0x1F<<0)   ; PLL Multiplier
  117 00000000 00000060 
                       PLLCFG_PSEL
                               EQU              (0x03<<5)   ; PLL Divider
  118 00000000 00000400 
                       PLLSTAT_PLOCK
                               EQU              (1<<10)     ; PLL Lock Status
  119 00000000         
  120 00000000         ;// <e> PLL Setup
  121 00000000         ;//   <o1.0..4>   MSEL: PLL Multiplier Selection
  122 00000000         ;//               <1-32><#-1>
  123 00000000         ;//               <i> M Value
  124 00000000         ;//   <o1.5..6>   PSEL: PLL Divider Selection
  125 00000000         ;//               <0=> 1   <1=> 2   <2=> 4   <3=> 8
  126 00000000         ;//               <i> P Value
  127 00000000         ;// </e>
  128 00000000 00000001 
                       PLL_SETUP
                               EQU              1
  129 00000000 00000024 
                       PLLCFG_Val
                               EQU              0x00000024
  130 00000000         
  131 00000000         
  132 00000000         ; Memory Accelerator Module (MAM) definitions
  133 00000000 E01FC000 
                       MAM_BASE
                               EQU              0xE01FC000  ; MAM Base Address
  134 00000000 00000000 
                       MAMCR_OFS
                               EQU              0x00        ; MAM Control Offse
                                                            t
  135 00000000 00000004 
                       MAMTIM_OFS
                               EQU              0x04        ; MAM Timing Offset
                                                            
  136 00000000         



ARM Macro Assembler    Page 5 


  137 00000000         ;// <e> MAM Setup
  138 00000000         ;//   <o1.0..1>   MAM Control
  139 00000000         ;//               <0=> Disabled
  140 00000000         ;//               <1=> Partially Enabled
  141 00000000         ;//               <2=> Fully Enabled
  142 00000000         ;//               <i> Mode
  143 00000000         ;//   <o2.0..2>   MAM Timing
  144 00000000         ;//               <0=> Reserved  <1=> 1   <2=> 2   <3=> 
                       3
  145 00000000         ;//               <4=> 4         <5=> 5   <6=> 6   <7=> 
                       7
  146 00000000         ;//               <i> Fetch Cycles
  147 00000000         ;// </e>
  148 00000000 00000001 
                       MAM_SETUP
                               EQU              1
  149 00000000 00000002 
                       MAMCR_Val
                               EQU              0x00000002
  150 00000000 00000004 
                       MAMTIM_Val
                               EQU              0x00000004
  151 00000000         
  152 00000000         
  153 00000000         ; External Memory Controller (EMC) definitions
  154 00000000 FFE00000 
                       EMC_BASE
                               EQU              0xFFE00000  ; EMC Base Address
  155 00000000 00000000 
                       BCFG0_OFS
                               EQU              0x00        ; BCFG0 Offset
  156 00000000 00000004 
                       BCFG1_OFS
                               EQU              0x04        ; BCFG1 Offset
  157 00000000 00000008 
                       BCFG2_OFS
                               EQU              0x08        ; BCFG2 Offset
  158 00000000 0000000C 
                       BCFG3_OFS
                               EQU              0x0C        ; BCFG3 Offset
  159 00000000         
  160 00000000         ;// <e> External Memory Controller (EMC)
  161 00000000 00000000 
                       EMC_SETUP
                               EQU              0
  162 00000000         
  163 00000000         ;//   <e> Bank Configuration 0 (BCFG0)
  164 00000000         ;//     <o1.0..3>   IDCY: Idle Cycles <0-15>
  165 00000000         ;//     <o1.5..9>   WST1: Wait States 1 <0-31>
  166 00000000         ;//     <o1.11..15> WST2: Wait States 2 <0-31>
  167 00000000         ;//     <o1.10>     RBLE: Read Byte Lane Enable
  168 00000000         ;//     <o1.26>     WP: Write Protect
  169 00000000         ;//     <o1.27>     BM: Burst ROM
  170 00000000         ;//     <o1.28..29> MW: Memory Width  <0=>  8-bit  <1=> 
                       16-bit
  171 00000000         ;//                                   <2=> 32-bit  <3=> 
                       Reserved
  172 00000000         ;//   </e>
  173 00000000 00000000 



ARM Macro Assembler    Page 6 


                       BCFG0_SETUP
                               EQU              0
  174 00000000 0000FBEF 
                       BCFG0_Val
                               EQU              0x0000FBEF
  175 00000000         
  176 00000000         ;//   <e> Bank Configuration 1 (BCFG1)
  177 00000000         ;//     <o1.0..3>   IDCY: Idle Cycles <0-15>
  178 00000000         ;//     <o1.5..9>   WST1: Wait States 1 <0-31>
  179 00000000         ;//     <o1.11..15> WST2: Wait States 2 <0-31>
  180 00000000         ;//     <o1.10>     RBLE: Read Byte Lane Enable
  181 00000000         ;//     <o1.26>     WP: Write Protect
  182 00000000         ;//     <o1.27>     BM: Burst ROM
  183 00000000         ;//     <o1.28..29> MW: Memory Width  <0=>  8-bit  <1=> 
                       16-bit
  184 00000000         ;//                                   <2=> 32-bit  <3=> 
                       Reserved
  185 00000000         ;//   </e>
  186 00000000 00000000 
                       BCFG1_SETUP
                               EQU              0
  187 00000000 0000FBEF 
                       BCFG1_Val
                               EQU              0x0000FBEF
  188 00000000         
  189 00000000         ;//   <e> Bank Configuration 2 (BCFG2)
  190 00000000         ;//     <o1.0..3>   IDCY: Idle Cycles <0-15>
  191 00000000         ;//     <o1.5..9>   WST1: Wait States 1 <0-31>
  192 00000000         ;//     <o1.11..15> WST2: Wait States 2 <0-31>
  193 00000000         ;//     <o1.10>     RBLE: Read Byte Lane Enable
  194 00000000         ;//     <o1.26>     WP: Write Protect
  195 00000000         ;//     <o1.27>     BM: Burst ROM
  196 00000000         ;//     <o1.28..29> MW: Memory Width  <0=>  8-bit  <1=> 
                       16-bit
  197 00000000         ;//                                   <2=> 32-bit  <3=> 
                       Reserved
  198 00000000         ;//   </e>
  199 00000000 00000000 
                       BCFG2_SETUP
                               EQU              0
  200 00000000 0000FBEF 
                       BCFG2_Val
                               EQU              0x0000FBEF
  201 00000000         
  202 00000000         ;//   <e> Bank Configuration 3 (BCFG3)
  203 00000000         ;//     <o1.0..3>   IDCY: Idle Cycles <0-15>
  204 00000000         ;//     <o1.5..9>   WST1: Wait States 1 <0-31>
  205 00000000         ;//     <o1.11..15> WST2: Wait States 2 <0-31>
  206 00000000         ;//     <o1.10>     RBLE: Read Byte Lane Enable
  207 00000000         ;//     <o1.26>     WP: Write Protect
  208 00000000         ;//     <o1.27>     BM: Burst ROM
  209 00000000         ;//     <o1.28..29> MW: Memory Width  <0=>  8-bit  <1=> 
                       16-bit
  210 00000000         ;//                                   <2=> 32-bit  <3=> 
                       Reserved
  211 00000000         ;//   </e>
  212 00000000 00000000 
                       BCFG3_SETUP
                               EQU              0



ARM Macro Assembler    Page 7 


  213 00000000 0000FBEF 
                       BCFG3_Val
                               EQU              0x0000FBEF
  214 00000000         
  215 00000000         ;// </e> End of EMC
  216 00000000         
  217 00000000         
  218 00000000         ; External Memory Pins definitions
  219 00000000 E002C014 
                       PINSEL2 EQU              0xE002C014  ; PINSEL2 Address
  220 00000000 0E6149E4 
                       PINSEL2_Val
                               EQU              0x0E6149E4  ; CS0..3, OE, WE, B
                                                            LS0..3, 
  221 00000000         ; D0..31, A2..23, JTAG Pins
  222 00000000         
  223 00000000         
  224 00000000                 PRESERVE8
  225 00000000         
  226 00000000         
  227 00000000         ; Area Definition and Entry Point
  228 00000000         ;  Startup Code must be linked first at Address at which
                        it expects to run.
  229 00000000         
  230 00000000                 AREA             RESET, CODE, READONLY
  231 00000000                 ARM
  232 00000000         
  233 00000000         
  234 00000000         ; Exception Vectors
  235 00000000         ;  Mapped to Address 0.
  236 00000000         ;  Absolute addressing mode must be used.
  237 00000000         ;  Dummy Handlers are implemented as infinite loops whic
                       h can be modified.
  238 00000000         
  239 00000000 E59FF018 
                       Vectors LDR              PC, Reset_Addr
  240 00000004 E59FF018        LDR              PC, Undef_Addr
  241 00000008 E59FF018        LDR              PC, SWI_Addr
  242 0000000C E59FF018        LDR              PC, PAbt_Addr
  243 00000010 E59FF018        LDR              PC, DAbt_Addr
  244 00000014 E1A00000        NOP                          ; Reserved Vector 
  245 00000018         ;               LDR     PC, IRQ_Addr
  246 00000018 E51FFFF0        LDR              PC, [PC, #-0x0FF0] ; Vector fro
                                                            m VicVectAddr
  247 0000001C E59FF018        LDR              PC, FIQ_Addr
  248 00000020         
  249 00000020 00000000 
                       Reset_Addr
                               DCD              Reset_Handler
  250 00000024 00000000 
                       Undef_Addr
                               DCD              Undef_Handler
  251 00000028 00000000 
                       SWI_Addr
                               DCD              SWI_Handler
  252 0000002C 00000000 
                       PAbt_Addr
                               DCD              PAbt_Handler
  253 00000030 00000000 



ARM Macro Assembler    Page 8 


                       DAbt_Addr
                               DCD              DAbt_Handler
  254 00000034 00000000        DCD              0           ; Reserved Address 
                                                            
  255 00000038 00000000 
                       IRQ_Addr
                               DCD              IRQ_Handler
  256 0000003C 00000000 
                       FIQ_Addr
                               DCD              FIQ_Handler
  257 00000040         
  258 00000040 EAFFFFFE 
                       Undef_Handler
                               B                Undef_Handler
  259 00000044 EAFFFFFE 
                       SWI_Handler
                               B                SWI_Handler
  260 00000048 EAFFFFFE 
                       PAbt_Handler
                               B                PAbt_Handler
  261 0000004C EAFFFFFE 
                       DAbt_Handler
                               B                DAbt_Handler
  262 00000050 EAFFFFFE 
                       IRQ_Handler
                               B                IRQ_Handler
  263 00000054 EAFFFFFE 
                       FIQ_Handler
                               B                FIQ_Handler
  264 00000058         
  265 00000058         
  266 00000058         ; Reset Handler
  267 00000058         
  268 00000058                 EXPORT           Reset_Handler
  269 00000058         Reset_Handler
  270 00000058         
  271 00000058         
  272 00000058         ; Setup External Memory Pins
  273 00000058                 IF               :DEF:EXTERNAL_MODE
  277                          ENDIF
  278 00000058         
  279 00000058         
  280 00000058         ; Setup External Memory Controller
  281 00000058                 IF               EMC_SETUP <> 0
  304                          ENDIF                        ; EMC_SETUP
  305 00000058         
  306 00000058         
  307 00000058         ; Setup VPBDIV
  308 00000058                 IF               VPBDIV_SETUP <> 0
  312                          ENDIF
  313 00000058         
  314 00000058         
  315 00000058         ; Setup PLL
  316 00000058                 IF               PLL_SETUP <> 0
  317 00000058 E59F00A0        LDR              R0, =PLL_BASE
  318 0000005C E3A010AA        MOV              R1, #0xAA
  319 00000060 E3A02055        MOV              R2, #0x55
  320 00000064         
  321 00000064         ;  Configure and Enable PLL



ARM Macro Assembler    Page 9 


  322 00000064 E3A03024        MOV              R3, #PLLCFG_Val
  323 00000068 E5803004        STR              R3, [R0, #PLLCFG_OFS]
  324 0000006C E3A03001        MOV              R3, #PLLCON_PLLE
  325 00000070 E5803000        STR              R3, [R0, #PLLCON_OFS]
  326 00000074 E580100C        STR              R1, [R0, #PLLFEED_OFS]
  327 00000078 E580200C        STR              R2, [R0, #PLLFEED_OFS]
  328 0000007C         
  329 0000007C         ;  Wait until PLL Locked
  330 0000007C E5903008 
                       PLL_Loop
                               LDR              R3, [R0, #PLLSTAT_OFS]
  331 00000080 E2133B01        ANDS             R3, R3, #PLLSTAT_PLOCK
  332 00000084 0AFFFFFC        BEQ              PLL_Loop
  333 00000088         
  334 00000088         ;  Switch to PLL Clock
  335 00000088 E3A03003        MOV              R3, #(PLLCON_PLLE:OR:PLLCON_PLL
C)
  336 0000008C E5803000        STR              R3, [R0, #PLLCON_OFS]
  337 00000090 E580100C        STR              R1, [R0, #PLLFEED_OFS]
  338 00000094 E580200C        STR              R2, [R0, #PLLFEED_OFS]
  339 00000098                 ENDIF                        ; PLL_SETUP
  340 00000098         
  341 00000098         
  342 00000098         ; Setup MAM
  343 00000098                 IF               MAM_SETUP <> 0
  344 00000098 E59F0064        LDR              R0, =MAM_BASE
  345 0000009C E3A01004        MOV              R1, #MAMTIM_Val
  346 000000A0 E5801004        STR              R1, [R0, #MAMTIM_OFS]
  347 000000A4 E3A01002        MOV              R1, #MAMCR_Val
  348 000000A8 E5801000        STR              R1, [R0, #MAMCR_OFS]
  349 000000AC                 ENDIF                        ; MAM_SETUP
  350 000000AC         
  351 000000AC         
  352 000000AC         ; Memory Mapping (when Interrupt Vectors are in RAM)
  353 000000AC E01FC040 
                       MEMMAP  EQU              0xE01FC040  ; Memory Mapping Co
                                                            ntrol
  354 000000AC                 IF               :DEF:REMAP
  364                          ENDIF
  365 000000AC         
  366 000000AC         
  367 000000AC         ; Initialise Interrupt System
  368 000000AC         ;  ...
  369 000000AC         
  370 000000AC         
  371 000000AC         ; Setup Stack for each mode
  372 000000AC         
  373 000000AC E59F0054        LDR              R0, =Stack_Top
  374 000000B0         
  375 000000B0         ;  Enter Undefined Instruction Mode and set its Stack Po
                       inter
  376 000000B0 E321F0DB        MSR              CPSR_c, #Mode_UND:OR:I_Bit:OR:F
_Bit
  377 000000B4 E1A0D000        MOV              SP, R0
  378 000000B8 E2400000        SUB              R0, R0, #UND_Stack_Size
  379 000000BC         
  380 000000BC         ;  Enter Abort Mode and set its Stack Pointer
  381 000000BC E321F0D7        MSR              CPSR_c, #Mode_ABT:OR:I_Bit:OR:F
_Bit



ARM Macro Assembler    Page 10 


  382 000000C0 E1A0D000        MOV              SP, R0
  383 000000C4 E2400000        SUB              R0, R0, #ABT_Stack_Size
  384 000000C8         
  385 000000C8         ;  Enter FIQ Mode and set its Stack Pointer
  386 000000C8 E321F0D1        MSR              CPSR_c, #Mode_FIQ:OR:I_Bit:OR:F
_Bit
  387 000000CC E1A0D000        MOV              SP, R0
  388 000000D0 E2400000        SUB              R0, R0, #FIQ_Stack_Size
  389 000000D4         
  390 000000D4         ;  Enter IRQ Mode and set its Stack Pointer
  391 000000D4 E321F0D2        MSR              CPSR_c, #Mode_IRQ:OR:I_Bit:OR:F
_Bit
  392 000000D8 E1A0D000        MOV              SP, R0
  393 000000DC E2400080        SUB              R0, R0, #IRQ_Stack_Size
  394 000000E0         
  395 000000E0         ;  Enter Supervisor Mode and set its Stack Pointer
  396 000000E0 E321F0D3        MSR              CPSR_c, #Mode_SVC:OR:I_Bit:OR:F
_Bit
  397 000000E4 E1A0D000        MOV              SP, R0
  398 000000E8 E2400008        SUB              R0, R0, #SVC_Stack_Size
  399 000000EC         
  400 000000EC         ;  Enter User Mode and set its Stack Pointer
  401 000000EC E321F010        MSR              CPSR_c, #Mode_USR
  402 000000F0                 IF               :DEF:__MICROLIB
  407 000000F0         
  408 000000F0 E1A0D000        MOV              SP, R0
  409 000000F4 E24DAB01        SUB              SL, SP, #USR_Stack_Size
  410 000000F8         
  411 000000F8                 ENDIF
  412 000000F8         
  413 000000F8         
  414 000000F8         ; Enter the C code
  415 000000F8         
  416 000000F8                 IMPORT           __main
  417 000000F8 E59F000C        LDR              R0, =__main
  418 000000FC E12FFF10        BX               R0
  419 00000100         
  420 00000100         
  421 00000100                 IF               :DEF:__MICROLIB
  427 00000100         ; User Initial Stack & Heap
  428 00000100 E01FC080 
              E01FC000 
              00000000 
              00000000         AREA             |.text|, CODE, READONLY
  429 00000000         
  430 00000000         ;                IMPORT  __use_two_region_memory
  431 00000000                 EXPORT           __user_initial_stackheap
  432 00000000         __user_initial_stackheap
  433 00000000         
  434 00000000 E59F000C        LDR              R0, =  Heap_Mem
  435 00000004 E59F100C        LDR              R1, =(Stack_Mem + USR_Stack_Siz
e)
  436 00000008 E59F2004        LDR              R2, = (Heap_Mem +      Heap_Siz
e)
  437 0000000C E59F3008        LDR              R3, = Stack_Mem
  438 00000010 E12FFF1E        BX               LR
  439 00000014                 ENDIF
  440 00000014         
  441 00000014         



ARM Macro Assembler    Page 11 


  442 00000014                 END
              00000000 
              00000400 
              00000000 
Command Line: --debug --diag_suppress=9931 --apcs=interwork --depend=.\objects\
startup.d -o.\objects\startup.o -I"C:\Users\th3j9\Desktop\Microprocessor System
s\ARM\RV31\INC" -I"C:\Users\th3j9\Desktop\Microprocessor Systems\ARM\CMSIS\Incl
ude" -I"C:\Users\th3j9\Desktop\Microprocessor Systems\ARM\INC\Philips" --predef
ine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 526" --list=.\listings\
startup.lst Startup.s
