// Seed: 2651498851
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_11 = 1'b0;
  wire id_14;
  wire id_15;
  assign module_1.id_7 = 0;
  wire id_16;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    output wor id_3,
    input uwire id_4,
    input uwire id_5,
    output uwire id_6,
    input supply0 id_7
    , id_10,
    output tri id_8
);
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11,
      id_12,
      id_11,
      id_11,
      id_12,
      id_11,
      id_11,
      id_12,
      id_10,
      id_12
  );
endmodule
