// Seed: 3441699118
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wire id_3
    , id_17,
    output wire id_4,
    input tri1 id_5,
    input wire id_6,
    input wor id_7,
    output wor id_8,
    input uwire id_9,
    output tri1 id_10,
    input supply1 id_11,
    input wor id_12,
    input wor id_13,
    output supply0 id_14,
    output tri id_15
);
  logic [-1 : ~  -1] id_18;
  assign id_18 = id_9;
  logic [1 : 1] id_19;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd11
) (
    input tri id_0
    , id_7,
    input wand id_1,
    input supply0 id_2,
    output wor id_3,
    input wor id_4,
    input wand _id_5
);
  logic [id_5 : -1  &  -1 'b0] id_8 = -1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_2,
      id_3,
      id_0,
      id_1,
      id_1,
      id_3,
      id_4,
      id_3,
      id_2,
      id_4,
      id_0,
      id_3,
      id_3
  );
endmodule
