package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import(
	"unsafe"
	"github.com/MathieuMoalic/amumax/src/cuda/cu"
	"github.com/MathieuMoalic/amumax/src/timer"
	"sync"
)

// CUDA handle for adddmi kernel
var adddmi_code cu.Function

// Stores the arguments for adddmi kernel invocation
type adddmi_args_t struct{
	 arg_Hx unsafe.Pointer
	 arg_Hy unsafe.Pointer
	 arg_Hz unsafe.Pointer
	 arg_mx unsafe.Pointer
	 arg_my unsafe.Pointer
	 arg_mz unsafe.Pointer
	 arg_Ms_ unsafe.Pointer
	 arg_Ms_mul float32
	 arg_aLUT2d unsafe.Pointer
	 arg_dLUT2d unsafe.Pointer
	 arg_regions unsafe.Pointer
	 arg_cx float32
	 arg_cy float32
	 arg_cz float32
	 arg_Nx int
	 arg_Ny int
	 arg_Nz int
	 arg_PBC byte
	 arg_OpenBC byte
	 argptr [19]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for adddmi kernel invocation
var adddmi_args adddmi_args_t

func init(){
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	 adddmi_args.argptr[0] = unsafe.Pointer(&adddmi_args.arg_Hx)
	 adddmi_args.argptr[1] = unsafe.Pointer(&adddmi_args.arg_Hy)
	 adddmi_args.argptr[2] = unsafe.Pointer(&adddmi_args.arg_Hz)
	 adddmi_args.argptr[3] = unsafe.Pointer(&adddmi_args.arg_mx)
	 adddmi_args.argptr[4] = unsafe.Pointer(&adddmi_args.arg_my)
	 adddmi_args.argptr[5] = unsafe.Pointer(&adddmi_args.arg_mz)
	 adddmi_args.argptr[6] = unsafe.Pointer(&adddmi_args.arg_Ms_)
	 adddmi_args.argptr[7] = unsafe.Pointer(&adddmi_args.arg_Ms_mul)
	 adddmi_args.argptr[8] = unsafe.Pointer(&adddmi_args.arg_aLUT2d)
	 adddmi_args.argptr[9] = unsafe.Pointer(&adddmi_args.arg_dLUT2d)
	 adddmi_args.argptr[10] = unsafe.Pointer(&adddmi_args.arg_regions)
	 adddmi_args.argptr[11] = unsafe.Pointer(&adddmi_args.arg_cx)
	 adddmi_args.argptr[12] = unsafe.Pointer(&adddmi_args.arg_cy)
	 adddmi_args.argptr[13] = unsafe.Pointer(&adddmi_args.arg_cz)
	 adddmi_args.argptr[14] = unsafe.Pointer(&adddmi_args.arg_Nx)
	 adddmi_args.argptr[15] = unsafe.Pointer(&adddmi_args.arg_Ny)
	 adddmi_args.argptr[16] = unsafe.Pointer(&adddmi_args.arg_Nz)
	 adddmi_args.argptr[17] = unsafe.Pointer(&adddmi_args.arg_PBC)
	 adddmi_args.argptr[18] = unsafe.Pointer(&adddmi_args.arg_OpenBC)
	 }

// Wrapper for adddmi CUDA kernel, asynchronous.
func k_adddmi_async ( Hx unsafe.Pointer, Hy unsafe.Pointer, Hz unsafe.Pointer, mx unsafe.Pointer, my unsafe.Pointer, mz unsafe.Pointer, Ms_ unsafe.Pointer, Ms_mul float32, aLUT2d unsafe.Pointer, dLUT2d unsafe.Pointer, regions unsafe.Pointer, cx float32, cy float32, cz float32, Nx int, Ny int, Nz int, PBC byte, OpenBC byte,  cfg *config) {
	if Synchronous{ // debug
		Sync()
		timer.Start("adddmi")
	}

	adddmi_args.Lock()
	defer adddmi_args.Unlock()

	if adddmi_code == 0{
		adddmi_code = fatbinLoad(adddmi_map, "adddmi")
	}

	 adddmi_args.arg_Hx = Hx
	 adddmi_args.arg_Hy = Hy
	 adddmi_args.arg_Hz = Hz
	 adddmi_args.arg_mx = mx
	 adddmi_args.arg_my = my
	 adddmi_args.arg_mz = mz
	 adddmi_args.arg_Ms_ = Ms_
	 adddmi_args.arg_Ms_mul = Ms_mul
	 adddmi_args.arg_aLUT2d = aLUT2d
	 adddmi_args.arg_dLUT2d = dLUT2d
	 adddmi_args.arg_regions = regions
	 adddmi_args.arg_cx = cx
	 adddmi_args.arg_cy = cy
	 adddmi_args.arg_cz = cz
	 adddmi_args.arg_Nx = Nx
	 adddmi_args.arg_Ny = Ny
	 adddmi_args.arg_Nz = Nz
	 adddmi_args.arg_PBC = PBC
	 adddmi_args.arg_OpenBC = OpenBC
	

	args := adddmi_args.argptr[:]
	cu.LaunchKernel(adddmi_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous{ // debug
		Sync()
		timer.Stop("adddmi")
	}
}

// maps compute capability on PTX code for adddmi kernel.
var adddmi_map = map[int]string{ 0: "" ,
52: adddmi_ptx_52  }

// adddmi PTX code for various compute capabilities.
const(
  adddmi_ptx_52 = `
.version 7.0
.target sm_52
.address_size 64

	// .globl	adddmi

.visible .entry adddmi(
	.param .u64 adddmi_param_0,
	.param .u64 adddmi_param_1,
	.param .u64 adddmi_param_2,
	.param .u64 adddmi_param_3,
	.param .u64 adddmi_param_4,
	.param .u64 adddmi_param_5,
	.param .u64 adddmi_param_6,
	.param .f32 adddmi_param_7,
	.param .u64 adddmi_param_8,
	.param .u64 adddmi_param_9,
	.param .u64 adddmi_param_10,
	.param .f32 adddmi_param_11,
	.param .f32 adddmi_param_12,
	.param .f32 adddmi_param_13,
	.param .u32 adddmi_param_14,
	.param .u32 adddmi_param_15,
	.param .u32 adddmi_param_16,
	.param .u8 adddmi_param_17,
	.param .u8 adddmi_param_18
)
{
	.reg .pred 	%p<56>;
	.reg .b16 	%rs<37>;
	.reg .f32 	%f<263>;
	.reg .b32 	%r<128>;
	.reg .b64 	%rd<85>;


	ld.param.u64 	%rd7, [adddmi_param_0];
	ld.param.u64 	%rd8, [adddmi_param_1];
	ld.param.u64 	%rd9, [adddmi_param_2];
	ld.param.u64 	%rd11, [adddmi_param_3];
	ld.param.u64 	%rd12, [adddmi_param_4];
	ld.param.u64 	%rd13, [adddmi_param_5];
	ld.param.u64 	%rd10, [adddmi_param_6];
	ld.param.f32 	%f261, [adddmi_param_7];
	ld.param.u64 	%rd14, [adddmi_param_8];
	ld.param.u64 	%rd15, [adddmi_param_9];
	ld.param.u64 	%rd16, [adddmi_param_10];
	ld.param.f32 	%f99, [adddmi_param_11];
	ld.param.f32 	%f100, [adddmi_param_12];
	ld.param.f32 	%f101, [adddmi_param_13];
	ld.param.u32 	%r36, [adddmi_param_14];
	ld.param.u32 	%r37, [adddmi_param_15];
	ld.param.u32 	%r38, [adddmi_param_16];
	ld.param.u8 	%rs14, [adddmi_param_18];
	ld.param.u8 	%rs13, [adddmi_param_17];
	cvta.to.global.u64 	%rd1, %rd15;
	cvta.to.global.u64 	%rd2, %rd14;
	cvta.to.global.u64 	%rd3, %rd16;
	cvta.to.global.u64 	%rd4, %rd13;
	cvta.to.global.u64 	%rd5, %rd12;
	cvta.to.global.u64 	%rd6, %rd11;
	mov.u32 	%r39, %ntid.x;
	mov.u32 	%r40, %ctaid.x;
	mov.u32 	%r41, %tid.x;
	mad.lo.s32 	%r1, %r39, %r40, %r41;
	mov.u32 	%r42, %ntid.y;
	mov.u32 	%r43, %ctaid.y;
	mov.u32 	%r44, %tid.y;
	mad.lo.s32 	%r2, %r42, %r43, %r44;
	mov.u32 	%r45, %ntid.z;
	mov.u32 	%r46, %ctaid.z;
	mov.u32 	%r47, %tid.z;
	mad.lo.s32 	%r3, %r45, %r46, %r47;
	setp.ge.s32	%p1, %r2, %r37;
	setp.ge.s32	%p2, %r1, %r36;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r38;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_59;

	mul.lo.s32 	%r4, %r3, %r37;
	add.s32 	%r48, %r4, %r2;
	mul.lo.s32 	%r5, %r48, %r36;
	add.s32 	%r6, %r5, %r1;
	mul.wide.s32 	%rd17, %r6, 4;
	add.s64 	%rd18, %rd6, %rd17;
	cvt.s64.s32	%rd19, %r6;
	add.s64 	%rd20, %rd5, %rd17;
	add.s64 	%rd21, %rd4, %rd17;
	add.s64 	%rd22, %rd3, %rd19;
	ld.global.nc.u8 	%rs1, [%rd22];
	cvt.u32.u16	%r49, %rs1;
	and.b32  	%r7, %r49, 255;
	ld.global.nc.f32 	%f1, [%rd18];
	ld.global.nc.f32 	%f2, [%rd20];
	mul.f32 	%f102, %f2, %f2;
	fma.rn.f32 	%f103, %f1, %f1, %f102;
	ld.global.nc.f32 	%f3, [%rd21];
	fma.rn.f32 	%f104, %f3, %f3, %f103;
	setp.eq.f32	%p6, %f104, 0f00000000;
	@%p6 bra 	BB0_59;

	and.b16  	%rs2, %rs13, 1;
	setp.eq.s16	%p7, %rs2, 0;
	add.s32 	%r8, %r1, -1;
	@%p7 bra 	BB0_4;

	rem.s32 	%r50, %r8, %r36;
	add.s32 	%r51, %r50, %r36;
	rem.s32 	%r122, %r51, %r36;
	bra.uni 	BB0_5;

BB0_4:
	mov.u32 	%r52, 0;
	max.s32 	%r122, %r8, %r52;

BB0_5:
	add.s32 	%r12, %r122, %r5;
	setp.lt.s32	%p9, %r8, 0;
	mov.f32 	%f225, 0f00000000;
	and.pred  	%p10, %p9, %p7;
	mov.f32 	%f226, %f225;
	mov.f32 	%f227, %f225;
	@%p10 bra 	BB0_7;

	mul.wide.s32 	%rd23, %r12, 4;
	add.s64 	%rd24, %rd6, %rd23;
	ld.global.nc.f32 	%f225, [%rd24];
	add.s64 	%rd25, %rd5, %rd23;
	ld.global.nc.f32 	%f226, [%rd25];
	add.s64 	%rd26, %rd4, %rd23;
	ld.global.nc.f32 	%f227, [%rd26];

BB0_7:
	mul.f32 	%f108, %f226, %f226;
	fma.rn.f32 	%f109, %f225, %f225, %f108;
	fma.rn.f32 	%f10, %f227, %f227, %f109;
	setp.eq.f32	%p11, %f10, 0f00000000;
	mov.u16 	%rs33, %rs1;
	@%p11 bra 	BB0_9;

	cvt.s64.s32	%rd27, %r12;
	add.s64 	%rd28, %rd3, %rd27;
	ld.global.nc.u8 	%rs33, [%rd28];

BB0_9:
	setp.gt.u16	%p12, %rs33, %rs1;
	cvt.u32.u16	%r53, %rs33;
	and.b32  	%r54, %r53, 255;
	selp.b32	%r55, %r7, %r54, %p12;
	selp.b32	%r56, %r54, %r7, %p12;
	add.s32 	%r57, %r56, 1;
	mul.lo.s32 	%r58, %r57, %r56;
	shr.u32 	%r59, %r58, 1;
	add.s32 	%r60, %r59, %r55;
	mul.wide.s32 	%rd29, %r60, 4;
	add.s64 	%rd30, %rd2, %rd29;
	ld.global.nc.f32 	%f11, [%rd30];
	add.s64 	%rd31, %rd1, %rd29;
	ld.global.nc.f32 	%f12, [%rd31];
	setp.ne.s16	%p13, %rs14, 0;
	mov.f32 	%f237, 0f00000000;
	and.pred  	%p15, %p11, %p13;
	mov.f32 	%f238, %f237;
	mov.f32 	%f239, %f237;
	@%p15 bra 	BB0_13;

	setp.neu.f32	%p16, %f10, 0f00000000;
	@%p16 bra 	BB0_12;

	mul.f32 	%f113, %f12, 0f3F000000;
	div.rn.f32 	%f114, %f113, %f11;
	mul.f32 	%f115, %f114, %f99;
	fma.rn.f32 	%f225, %f3, %f115, %f1;
	mul.f32 	%f116, %f1, %f115;
	sub.f32 	%f227, %f3, %f116;
	mov.f32 	%f226, %f2;

BB0_12:
	mul.f32 	%f117, %f99, %f99;
	add.f32 	%f118, %f11, %f11;
	div.rn.f32 	%f119, %f118, %f117;
	sub.f32 	%f120, %f225, %f1;
	sub.f32 	%f121, %f226, %f2;
	sub.f32 	%f122, %f227, %f3;
	fma.rn.f32 	%f123, %f120, %f119, 0f00000000;
	fma.rn.f32 	%f238, %f121, %f119, 0f00000000;
	fma.rn.f32 	%f124, %f119, %f122, 0f00000000;
	div.rn.f32 	%f125, %f12, %f99;
	mul.f32 	%f126, %f227, %f125;
	sub.f32 	%f237, %f123, %f126;
	fma.rn.f32 	%f239, %f225, %f125, %f124;

BB0_13:
	add.s32 	%r13, %r1, 1;
	@%p7 bra 	BB0_15;

	rem.s32 	%r61, %r13, %r36;
	add.s32 	%r62, %r61, %r36;
	rem.s32 	%r123, %r62, %r36;
	bra.uni 	BB0_16;

BB0_15:
	add.s32 	%r63, %r36, -1;
	min.s32 	%r123, %r13, %r63;

BB0_16:
	add.s32 	%r17, %r123, %r5;
	setp.ge.s32	%p18, %r13, %r36;
	mov.f32 	%f231, 0f00000000;
	and.pred  	%p20, %p18, %p7;
	mov.f32 	%f232, %f231;
	mov.f32 	%f233, %f231;
	@%p20 bra 	BB0_18;

	mul.wide.s32 	%rd32, %r17, 4;
	add.s64 	%rd33, %rd6, %rd32;
	ld.global.nc.f32 	%f231, [%rd33];
	add.s64 	%rd34, %rd5, %rd32;
	ld.global.nc.f32 	%f232, [%rd34];
	add.s64 	%rd35, %rd4, %rd32;
	ld.global.nc.f32 	%f233, [%rd35];

BB0_18:
	mul.f32 	%f130, %f232, %f232;
	fma.rn.f32 	%f131, %f231, %f231, %f130;
	fma.rn.f32 	%f30, %f233, %f233, %f131;
	setp.eq.f32	%p21, %f30, 0f00000000;
	mov.u16 	%rs34, %rs1;
	@%p21 bra 	BB0_20;

	cvt.s64.s32	%rd36, %r17;
	add.s64 	%rd37, %rd3, %rd36;
	ld.global.nc.u8 	%rs34, [%rd37];

BB0_20:
	setp.gt.u16	%p22, %rs34, %rs1;
	cvt.u32.u16	%r64, %rs34;
	and.b32  	%r65, %r64, 255;
	selp.b32	%r66, %r7, %r65, %p22;
	selp.b32	%r67, %r65, %r7, %p22;
	add.s32 	%r68, %r67, 1;
	mul.lo.s32 	%r69, %r68, %r67;
	shr.u32 	%r70, %r69, 1;
	add.s32 	%r71, %r70, %r66;
	mul.wide.s32 	%rd38, %r71, 4;
	add.s64 	%rd39, %rd2, %rd38;
	ld.global.nc.f32 	%f31, [%rd39];
	add.s64 	%rd40, %rd1, %rd38;
	ld.global.nc.f32 	%f32, [%rd40];
	and.pred  	%p25, %p21, %p13;
	@%p25 bra 	BB0_24;

	setp.neu.f32	%p26, %f30, 0f00000000;
	@%p26 bra 	BB0_23;

	mul.f32 	%f132, %f32, 0f3F000000;
	div.rn.f32 	%f133, %f132, %f31;
	mul.f32 	%f134, %f133, %f99;
	mul.f32 	%f135, %f3, %f134;
	sub.f32 	%f231, %f1, %f135;
	fma.rn.f32 	%f233, %f1, %f134, %f3;
	mov.f32 	%f232, %f2;

BB0_23:
	mul.f32 	%f136, %f99, %f99;
	add.f32 	%f137, %f31, %f31;
	div.rn.f32 	%f138, %f137, %f136;
	sub.f32 	%f139, %f231, %f1;
	sub.f32 	%f140, %f232, %f2;
	sub.f32 	%f141, %f233, %f3;
	fma.rn.f32 	%f142, %f139, %f138, %f237;
	fma.rn.f32 	%f238, %f140, %f138, %f238;
	fma.rn.f32 	%f143, %f138, %f141, %f239;
	div.rn.f32 	%f144, %f32, %f99;
	fma.rn.f32 	%f237, %f233, %f144, %f142;
	mul.f32 	%f145, %f231, %f144;
	sub.f32 	%f239, %f143, %f145;

BB0_24:
	and.b16  	%rs7, %rs13, 2;
	setp.eq.s16	%p27, %rs7, 0;
	add.s32 	%r18, %r2, -1;
	@%p27 bra 	BB0_26;

	rem.s32 	%r72, %r18, %r37;
	add.s32 	%r73, %r72, %r37;
	rem.s32 	%r124, %r73, %r37;
	bra.uni 	BB0_27;

BB0_26:
	mov.u32 	%r74, 0;
	max.s32 	%r124, %r18, %r74;

BB0_27:
	add.s32 	%r75, %r124, %r4;
	mad.lo.s32 	%r22, %r75, %r36, %r1;
	setp.lt.s32	%p29, %r18, 0;
	mov.f32 	%f240, 0f00000000;
	and.pred  	%p30, %p29, %p27;
	mov.f32 	%f241, %f240;
	mov.f32 	%f242, %f240;
	@%p30 bra 	BB0_29;

	mul.wide.s32 	%rd41, %r22, 4;
	add.s64 	%rd42, %rd6, %rd41;
	ld.global.nc.f32 	%f240, [%rd42];
	add.s64 	%rd43, %rd5, %rd41;
	ld.global.nc.f32 	%f241, [%rd43];
	add.s64 	%rd44, %rd4, %rd41;
	ld.global.nc.f32 	%f242, [%rd44];

BB0_29:
	mul.f32 	%f149, %f241, %f241;
	fma.rn.f32 	%f150, %f240, %f240, %f149;
	fma.rn.f32 	%f50, %f242, %f242, %f150;
	setp.eq.f32	%p31, %f50, 0f00000000;
	mov.u16 	%rs35, %rs1;
	@%p31 bra 	BB0_31;

	cvt.s64.s32	%rd45, %r22;
	add.s64 	%rd46, %rd3, %rd45;
	ld.global.nc.u8 	%rs35, [%rd46];

BB0_31:
	setp.gt.u16	%p32, %rs35, %rs1;
	cvt.u32.u16	%r76, %rs35;
	and.b32  	%r77, %r76, 255;
	selp.b32	%r78, %r7, %r77, %p32;
	selp.b32	%r79, %r77, %r7, %p32;
	add.s32 	%r80, %r79, 1;
	mul.lo.s32 	%r81, %r80, %r79;
	shr.u32 	%r82, %r81, 1;
	add.s32 	%r83, %r82, %r78;
	mul.wide.s32 	%rd47, %r83, 4;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.nc.f32 	%f51, [%rd48];
	add.s64 	%rd49, %rd1, %rd47;
	ld.global.nc.f32 	%f52, [%rd49];
	and.pred  	%p35, %p31, %p13;
	@%p35 bra 	BB0_35;

	setp.neu.f32	%p36, %f50, 0f00000000;
	@%p36 bra 	BB0_34;

	mul.f32 	%f151, %f52, 0f3F000000;
	div.rn.f32 	%f152, %f151, %f51;
	mul.f32 	%f153, %f152, %f100;
	fma.rn.f32 	%f241, %f3, %f153, %f2;
	mul.f32 	%f154, %f2, %f153;
	sub.f32 	%f242, %f3, %f154;
	mov.f32 	%f240, %f1;

BB0_34:
	mul.f32 	%f155, %f100, %f100;
	add.f32 	%f156, %f51, %f51;
	div.rn.f32 	%f157, %f156, %f155;
	sub.f32 	%f158, %f240, %f1;
	sub.f32 	%f159, %f241, %f2;
	sub.f32 	%f160, %f242, %f3;
	fma.rn.f32 	%f237, %f158, %f157, %f237;
	fma.rn.f32 	%f161, %f159, %f157, %f238;
	fma.rn.f32 	%f162, %f157, %f160, %f239;
	div.rn.f32 	%f163, %f52, %f100;
	mul.f32 	%f164, %f242, %f163;
	sub.f32 	%f238, %f161, %f164;
	fma.rn.f32 	%f239, %f241, %f163, %f162;

BB0_35:
	add.s32 	%r23, %r2, 1;
	@%p27 bra 	BB0_37;

	rem.s32 	%r84, %r23, %r37;
	add.s32 	%r85, %r84, %r37;
	rem.s32 	%r125, %r85, %r37;
	bra.uni 	BB0_38;

BB0_37:
	add.s32 	%r86, %r37, -1;
	min.s32 	%r125, %r23, %r86;

BB0_38:
	add.s32 	%r87, %r125, %r4;
	mad.lo.s32 	%r27, %r87, %r36, %r1;
	setp.ge.s32	%p38, %r23, %r37;
	mov.f32 	%f249, 0f00000000;
	and.pred  	%p40, %p38, %p27;
	mov.f32 	%f250, %f249;
	mov.f32 	%f251, %f249;
	@%p40 bra 	BB0_40;

	mul.wide.s32 	%rd50, %r27, 4;
	add.s64 	%rd51, %rd6, %rd50;
	ld.global.nc.f32 	%f249, [%rd51];
	add.s64 	%rd52, %rd5, %rd50;
	ld.global.nc.f32 	%f250, [%rd52];
	add.s64 	%rd53, %rd4, %rd50;
	ld.global.nc.f32 	%f251, [%rd53];

BB0_40:
	mul.f32 	%f168, %f250, %f250;
	fma.rn.f32 	%f169, %f249, %f249, %f168;
	fma.rn.f32 	%f70, %f251, %f251, %f169;
	setp.eq.f32	%p41, %f70, 0f00000000;
	mov.u16 	%rs36, %rs1;
	@%p41 bra 	BB0_42;

	cvt.s64.s32	%rd54, %r27;
	add.s64 	%rd55, %rd3, %rd54;
	ld.global.nc.u8 	%rs36, [%rd55];

BB0_42:
	setp.gt.u16	%p42, %rs36, %rs1;
	cvt.u32.u16	%r88, %rs36;
	and.b32  	%r89, %r88, 255;
	selp.b32	%r90, %r7, %r89, %p42;
	selp.b32	%r91, %r89, %r7, %p42;
	add.s32 	%r92, %r91, 1;
	mul.lo.s32 	%r93, %r92, %r91;
	shr.u32 	%r94, %r93, 1;
	add.s32 	%r95, %r94, %r90;
	mul.wide.s32 	%rd56, %r95, 4;
	add.s64 	%rd57, %rd2, %rd56;
	ld.global.nc.f32 	%f71, [%rd57];
	add.s64 	%rd58, %rd1, %rd56;
	ld.global.nc.f32 	%f72, [%rd58];
	and.pred  	%p45, %p41, %p13;
	@%p45 bra 	BB0_46;

	setp.neu.f32	%p46, %f70, 0f00000000;
	@%p46 bra 	BB0_45;

	mul.f32 	%f170, %f72, 0f3F000000;
	div.rn.f32 	%f171, %f170, %f71;
	mul.f32 	%f172, %f171, %f100;
	mul.f32 	%f173, %f3, %f172;
	sub.f32 	%f250, %f2, %f173;
	fma.rn.f32 	%f251, %f2, %f172, %f3;
	mov.f32 	%f249, %f1;

BB0_45:
	mul.f32 	%f174, %f100, %f100;
	add.f32 	%f175, %f71, %f71;
	div.rn.f32 	%f176, %f175, %f174;
	sub.f32 	%f177, %f249, %f1;
	sub.f32 	%f178, %f250, %f2;
	sub.f32 	%f179, %f251, %f3;
	fma.rn.f32 	%f237, %f177, %f176, %f237;
	fma.rn.f32 	%f180, %f178, %f176, %f238;
	fma.rn.f32 	%f181, %f176, %f179, %f239;
	div.rn.f32 	%f182, %f72, %f100;
	fma.rn.f32 	%f238, %f251, %f182, %f180;
	mul.f32 	%f183, %f250, %f182;
	sub.f32 	%f239, %f181, %f183;

BB0_46:
	setp.eq.s32	%p47, %r38, 1;
	@%p47 bra 	BB0_54;

	and.b16  	%rs12, %rs13, 4;
	setp.eq.s16	%p48, %rs12, 0;
	add.s32 	%r28, %r3, -1;
	@%p48 bra 	BB0_49;

	rem.s32 	%r96, %r28, %r38;
	add.s32 	%r97, %r96, %r38;
	rem.s32 	%r126, %r97, %r38;
	bra.uni 	BB0_50;

BB0_49:
	mov.u32 	%r98, 0;
	max.s32 	%r126, %r28, %r98;

BB0_50:
	mad.lo.s32 	%r99, %r126, %r37, %r2;
	mad.lo.s32 	%r100, %r99, %r36, %r1;
	cvt.s64.s32	%rd59, %r100;
	mul.wide.s32 	%rd60, %r100, 4;
	add.s64 	%rd61, %rd6, %rd60;
	add.s64 	%rd62, %rd5, %rd60;
	add.s64 	%rd63, %rd4, %rd60;
	ld.global.nc.f32 	%f184, [%rd61];
	ld.global.nc.f32 	%f185, [%rd62];
	mul.f32 	%f186, %f185, %f185;
	fma.rn.f32 	%f187, %f184, %f184, %f186;
	ld.global.nc.f32 	%f188, [%rd63];
	fma.rn.f32 	%f189, %f188, %f188, %f187;
	setp.eq.f32	%p49, %f189, 0f00000000;
	selp.f32	%f190, %f1, %f184, %p49;
	selp.f32	%f191, %f2, %f185, %p49;
	selp.f32	%f192, %f3, %f188, %p49;
	add.s64 	%rd64, %rd3, %rd59;
	ld.global.nc.u8 	%rs26, [%rd64];
	setp.gt.u16	%p50, %rs26, %rs1;
	cvt.u32.u16	%r101, %rs26;
	and.b32  	%r102, %r101, 255;
	selp.b32	%r103, %r7, %r102, %p50;
	selp.b32	%r104, %r102, %r7, %p50;
	add.s32 	%r105, %r104, 1;
	mul.lo.s32 	%r106, %r105, %r104;
	shr.u32 	%r107, %r106, 1;
	add.s32 	%r108, %r107, %r103;
	mul.wide.s32 	%rd65, %r108, 4;
	add.s64 	%rd66, %rd2, %rd65;
	ld.global.nc.f32 	%f193, [%rd66];
	add.f32 	%f194, %f193, %f193;
	mul.f32 	%f84, %f101, %f101;
	div.rn.f32 	%f195, %f194, %f84;
	sub.f32 	%f196, %f190, %f1;
	sub.f32 	%f197, %f191, %f2;
	sub.f32 	%f198, %f192, %f3;
	fma.rn.f32 	%f85, %f195, %f196, %f237;
	fma.rn.f32 	%f86, %f195, %f197, %f238;
	fma.rn.f32 	%f87, %f195, %f198, %f239;
	add.s32 	%r32, %r3, 1;
	@%p48 bra 	BB0_52;

	rem.s32 	%r109, %r32, %r38;
	add.s32 	%r110, %r109, %r38;
	rem.s32 	%r127, %r110, %r38;
	bra.uni 	BB0_53;

BB0_52:
	add.s32 	%r111, %r38, -1;
	min.s32 	%r127, %r32, %r111;

BB0_53:
	mad.lo.s32 	%r112, %r127, %r37, %r2;
	mad.lo.s32 	%r113, %r112, %r36, %r1;
	cvt.s64.s32	%rd67, %r113;
	mul.wide.s32 	%rd68, %r113, 4;
	add.s64 	%rd69, %rd6, %rd68;
	add.s64 	%rd70, %rd5, %rd68;
	add.s64 	%rd71, %rd4, %rd68;
	ld.global.nc.f32 	%f199, [%rd69];
	ld.global.nc.f32 	%f200, [%rd70];
	mul.f32 	%f201, %f200, %f200;
	fma.rn.f32 	%f202, %f199, %f199, %f201;
	ld.global.nc.f32 	%f203, [%rd71];
	fma.rn.f32 	%f204, %f203, %f203, %f202;
	setp.eq.f32	%p52, %f204, 0f00000000;
	selp.f32	%f205, %f3, %f203, %p52;
	selp.f32	%f206, %f2, %f200, %p52;
	selp.f32	%f207, %f1, %f199, %p52;
	add.s64 	%rd72, %rd3, %rd67;
	ld.global.nc.u8 	%rs30, [%rd72];
	setp.gt.u16	%p53, %rs30, %rs1;
	cvt.u32.u16	%r114, %rs30;
	and.b32  	%r115, %r114, 255;
	selp.b32	%r116, %r7, %r115, %p53;
	selp.b32	%r117, %r115, %r7, %p53;
	add.s32 	%r118, %r117, 1;
	mul.lo.s32 	%r119, %r118, %r117;
	shr.u32 	%r120, %r119, 1;
	add.s32 	%r121, %r120, %r116;
	mul.wide.s32 	%rd73, %r121, 4;
	add.s64 	%rd74, %rd2, %rd73;
	ld.global.nc.f32 	%f208, [%rd74];
	add.f32 	%f209, %f208, %f208;
	div.rn.f32 	%f210, %f209, %f84;
	sub.f32 	%f211, %f207, %f1;
	sub.f32 	%f212, %f206, %f2;
	sub.f32 	%f213, %f205, %f3;
	fma.rn.f32 	%f237, %f210, %f211, %f85;
	fma.rn.f32 	%f238, %f210, %f212, %f86;
	fma.rn.f32 	%f239, %f210, %f213, %f87;

BB0_54:
	setp.eq.s64	%p54, %rd10, 0;
	@%p54 bra 	BB0_56;

	cvta.to.global.u64 	%rd75, %rd10;
	add.s64 	%rd77, %rd75, %rd17;
	ld.global.nc.f32 	%f214, [%rd77];
	mul.f32 	%f261, %f214, %f261;

BB0_56:
	setp.eq.f32	%p55, %f261, 0f00000000;
	mov.f32 	%f262, 0f00000000;
	@%p55 bra 	BB0_58;

	rcp.rn.f32 	%f262, %f261;

BB0_58:
	cvta.to.global.u64 	%rd78, %rd9;
	cvta.to.global.u64 	%rd79, %rd8;
	cvta.to.global.u64 	%rd80, %rd7;
	add.s64 	%rd82, %rd80, %rd17;
	ld.global.f32 	%f216, [%rd82];
	fma.rn.f32 	%f217, %f237, %f262, %f216;
	st.global.f32 	[%rd82], %f217;
	add.s64 	%rd83, %rd79, %rd17;
	ld.global.f32 	%f218, [%rd83];
	fma.rn.f32 	%f219, %f238, %f262, %f218;
	st.global.f32 	[%rd83], %f219;
	add.s64 	%rd84, %rd78, %rd17;
	ld.global.f32 	%f220, [%rd84];
	fma.rn.f32 	%f221, %f239, %f262, %f220;
	st.global.f32 	[%rd84], %f221;

BB0_59:
	ret;
}


`
 )
