# swaminath-vsd


<details>
<summary><b>Day 0</b></summary>

## Day 0 - Tools Installation

### Yosys

Installation from source for the latest version. This method ensures you have the most up-to-date features.

```bash
$ git clone https://github.com/YosysHQ/yosys.git
$ cd yosys
$ sudo apt install make
$ sudo apt-get install build-essential clang bison flex \
    libreadline-dev gawk tcl-dev libffi-dev git \
    graphviz xdot pkg-config python3 libboost-system-dev \
    libboost-python-dev libboost-filesystem-dev zlib1g-dev
$ make
$ sudo make install
```

### Yosys Output
![Yosys output](<yosys version and installation.png>)

### Yosys Tool 
![Yosys Tool](yosystool.png)


### Icarus Verilog

Simple installation using the standard package manager.

```bash
$ sudo apt-get install iverilog
```

### Icarus Verilog installation
![Icarus Verilog installation](<iverilog installation.png>)

### Icarus Verilog Tool
![Icarus Verilog Tool](iverilogtool.png)

### GTKWave

Installation using the standard package manager.

```bash
$ sudo apt update
$ sudo apt install gtkwave
```

### GTK Waveform Installation
![GTKWave installation](gtkwaveformsinstallation.png)

### GTK Waveform Tool 
![GTK Waveform Tool](gtkwaveformtool.png)

</details>



<details>

<summary><b>Week 1 Overview</b></summary>

## Week 1 - Introduction to Verilog RTL Design and Synthesis

Week 1 focuses on the fundamentals of digital design using Verilog HDL, covering simulation, synthesis, and optimization techniques. Students will learn to use industry-standard tools for RTL design and verification.

### Week 1 Learning Objectives:
- Master Verilog simulation using Iverilog and GTKWave
- Understand synthesis process using Yosys
- Learn library characterization and timing analysis
- Explore hierarchical vs flat synthesis methodologies
- Implement various flip-flop coding styles
- Apply logic optimization techniques

<details>
<summary><b>Day 1 - Introduction to Verilog RTL Design and Synthesis</b></summary>

### Introduction to Iverilog Design Testbench

This section introduces the fundamental concepts of Verilog simulation, testbench design, and the simulation flow using open-source tools.

**Key Concepts:**
- RTL Design and Testbench relationship
- Simulator working methodology
- Design setup and verification flow


---

#### Lab 1: Introduction to Lab

**Objective:** Understanding the lab environment and tool setup for Verilog design simulation.

**Topics Covered:**
- Lab directory structure exploration
- File organization for designs and testbenches
- Introduction to design flow methodology 


**Lab Environment Setup:**
- Cloning verilog files repository
![git clone](week1day1gitcloning.png)
- Understanding lib, verilog_model, and verilog_files directories
- File naming conventions and organization
</details>
<details>
<summary><b>Day 2 - Introduction to Verilog RTL Design and Synthesis</b></summary>
</details>
<details>
<summary><b>Day 3 - Introduction to Verilog RTL Design and Synthesis</b></summary>
</details>
<details>
<summary><b>Day 4 - Introduction to Verilog RTL Design and Synthesis</b></summary>
</details>
<details>
<summary><b>Day 5 - Introduction to Verilog RTL Design and Synthesis</b></summary>
</details>


**Commands Used:**





