#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000020becfbdf40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020becfbe0d0 .scope module, "z_inst_mem_tb" "z_inst_mem_tb" 3 3;
 .timescale -9 -12;
v0000020becea2bc0_0 .var "clk", 0 0;
v0000020becea2c60_0 .net "instruction", 31 0, v0000020becfbe300_0;  1 drivers
v0000020beced42f0_0 .var "read_adr", 63 0;
v0000020beced4390_0 .var "rst", 0 0;
S_0000020becea2850 .scope module, "memory_test" "inst_mem" 3 9, 4 1 0, S_0000020becfbe0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "read_adr";
    .port_info 3 /OUTPUT 32 "instruction";
v0000020becea2ed0_0 .net "clk", 0 0, v0000020becea2bc0_0;  1 drivers
v0000020becfbe260_0 .var/i "i", 31 0;
v0000020becfbe300_0 .var "instruction", 31 0;
v0000020becea29e0 .array "memory", 0 -1, 7 0;
v0000020becea2a80_0 .net "read_adr", 63 0, v0000020beced42f0_0;  1 drivers
v0000020becea2b20_0 .net "rst", 0 0, v0000020beced4390_0;  1 drivers
v0000020becea29e0_0 .array/port v0000020becea29e0, 0;
v0000020becea29e0_1 .array/port v0000020becea29e0, 1;
E_0000020becec9160 .event anyedge, v0000020becea2a80_0, v0000020becea29e0_0, v0000020becea29e0_1;
E_0000020becec92e0 .event posedge, v0000020becea2ed0_0;
    .scope S_0000020becea2850;
T_0 ;
    %wait E_0000020becec92e0;
    %load/vec4 v0000020becea2b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020becfbe260_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000020becfbe260_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000020becfbe260_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020becea29e0, 0, 4;
    %load/vec4 v0000020becfbe260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020becfbe260_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020becea2850;
T_1 ;
    %wait E_0000020becec9160;
    %load/vec4 v0000020becea2a80_0;
    %addi 3, 0, 64;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0000020becea29e0, 4;
    %load/vec4 v0000020becea2a80_0;
    %addi 2, 0, 64;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0000020becea29e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020becea2a80_0;
    %addi 1, 0, 64;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0000020becea29e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000020becea2a80_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0000020becea29e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020becfbe300_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000020becfbe0d0;
T_2 ;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0000020becea2bc0_0;
    %inv;
    %store/vec4 v0000020becea2bc0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000020becfbe0d0;
T_3 ;
    %vpi_call/w 3 14 "$dumpfile", "prueba_inst_mem.vcd" {0 0 0};
    %vpi_call/w 3 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020becfbe0d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020becea2bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020beced4390_0, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000020beced42f0_0, 0, 64;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020beced4390_0, 0;
    %delay 5000, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020becea29e0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 1;
    %store/vec4a v0000020becea29e0, 4, 0;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 1;
    %store/vec4a v0000020becea29e0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 1;
    %store/vec4a v0000020becea29e0, 4, 0;
    %pushi/vec4 187, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 1;
    %store/vec4a v0000020becea29e0, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 1;
    %store/vec4a v0000020becea29e0, 4, 0;
    %pushi/vec4 187, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 1;
    %store/vec4a v0000020becea29e0, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 1;
    %store/vec4a v0000020becea29e0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000020beced42f0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 4, 0, 64;
    %assign/vec4 v0000020beced42f0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 8, 0, 64;
    %assign/vec4 v0000020beced42f0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 12, 0, 64;
    %assign/vec4 v0000020beced42f0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 64, 0, 64;
    %assign/vec4 v0000020beced42f0_0, 0;
    %delay 5000, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "z_inst_mem_tb.sv";
    "./inst_mem.sv";
