// Seed: 3463407614
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    output tri1 id_5,
    input supply1 id_6,
    input uwire id_7
    , id_16,
    input tri1 id_8,
    output supply0 id_9,
    output wor id_10,
    output wor id_11,
    input supply0 id_12,
    input wor id_13,
    output wor id_14
);
  wire id_17;
  xnor (id_1, id_7, id_8, id_17, id_19, id_18, id_16, id_4, id_3, id_13, id_2);
  wire id_18;
  logic [7:0] id_19 = id_19[1+:1];
  module_0(
      id_18, id_17, id_17
  );
endmodule
