#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jul 31 00:24:17 2020
# Process ID: 17584
# Current directory: D:/Xilinx/VivadoProjects/Filter_WaveGenerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8196 D:\Xilinx\VivadoProjects\Filter_WaveGenerator\Filter_WaveGenerator.xpr
# Log file: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/vivado.log
# Journal file: D:/Xilinx/VivadoProjects/Filter_WaveGenerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 862.656 ; gain = 145.172
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_fir.v w ]
add_files -fileset sim_1 D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_fir.v
update_compile_order -fileset sim_1
set_property top tb_fir [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fir' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fir_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/VivadoProjects/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fir
WARNING: [VRFC 10-1771] potential always loop found [D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_fir.v:64]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fir_behav xil_defaultlib.tb_fir xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.tb_fir
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fir_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/xsim.dir/tb_fir_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 54.129 ; gain = 0.504
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 31 00:27:41 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 911.484 ; gain = 0.688
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fir_behav -key {Behavioral:sim_1:Functional:tb_fir} -tclbatch {tb_fir.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fir.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ./mem.txt referenced on D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_fir.v at line 41 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 928.172 ; gain = 3.301
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:37 . Memory (MB): peak = 928.172 ; gain = 13.387
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:53 . Memory (MB): peak = 928.172 ; gain = 18.328
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fir' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fir_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/imports/VivadoProjects/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fir
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fir_behav xil_defaultlib.tb_fir xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.tb_fir
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fir_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fir_behav -key {Behavioral:sim_1:Functional:tb_fir} -tclbatch {tb_fir.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fir.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ./mem.txt referenced on D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_fir.v at line 41 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fir_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 932.191 ; gain = 1.223
run 10 ms
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fir' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fir_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fir_behav xil_defaultlib.tb_fir xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: File ./mem.txt referenced on D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_fir.v at line 41 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 938.918 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fir' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fir_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fir_behav xil_defaultlib.tb_fir xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fir_behav -key {Behavioral:sim_1:Functional:tb_fir} -tclbatch {tb_fir.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_fir.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ./mem.txt referenced on D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sim_1/new/tb_fir.v at line 41 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fir_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 940.367 ; gain = 1.449
run 10 ms
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fir' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Sin.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Sin_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Square.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Square_Wave_Rom.coe'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Rom_Triangle.mif'
INFO: [SIM-utils-43] Exported 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim/Triangle_Wave_Rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fir_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9f5ed87ab75244418efefae0cd05a944 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fir_behav xil_defaultlib.tb_fir xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 942.055 ; gain = 0.000
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 00:33:15 2020...
