// Seed: 459926909
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri0 id_5;
  wire id_6, id_7;
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_17 = 1;
  assign id_4 = (id_11 == 1'b0);
  module_0 modCall_1 (
      id_4,
      id_12,
      id_3,
      id_5
  );
  assign modCall_1.type_8 = 0;
  assign id_2 = -1'b0;
  assign id_5 = 1;
  assign id_12 = -1;
  assign id_5 = id_16;
  assign id_8 = 1;
endmodule
