/* autogenerated with parsecfg: do not edit. */

/* gotta drop hc_dc_du_timing_reserved0@hc_dc_du_timing: 0x000001ff [9:8] */
/* gotta drop cmdinfo_set_du_mode_du_mode@hc_dc_du_command: 0x0000ffff [1:0] */
/* gotta drop cmdinfo_set_cu_mode_cu_mode@hc_dc_du_command: 0x0000ffff [1:0] */
/* gotta drop cmdinfo_set_ecc_upper_boundary@hc_dc_du_command: 0x0000ffff [14:0] */
/* gotta drop cmdinfo_set_ecc_on@hc_dc_du_command: 0x0000ffff [15:15] */
/* gotta drop cmdinfo_set_encrypt_on@hc_dc_du_command: 0x0000ffff [0:0] */
/* gotta drop cmdinfo_send_sat_cmd_data@hc_dc_du_command: 0x0000ffff [7:0] */
/* gotta drop cmdinfo_send_sat_cmd_write_sat_select@hc_dc_du_command: 0x0000ffff [11:8] */
/* gotta drop cmdinfo_send_sat_cmd_write@hc_dc_du_command: 0x0000ffff [12:12] */
/* gotta drop cmdinfo_send_sat_cmd_read@hc_dc_du_command: 0x0000ffff [13:13] */
/* gotta drop cmdinfo_send_dma_cmd_rwb_init@hc_dc_du_command: 0x0ff0ffff [3:0] */
/* gotta drop cmdinfo_send_dma_cmd_clog2_size_minus1@hc_dc_du_command: 0x0ff0ffff [7:4] */
/* gotta drop cmdinfo_send_dma_cmd_busy4@hc_dc_du_command: 0x0ff0ffff [27:24] */
/* gotta drop cmdinfo@hc_dc_du_command: 0xcfffffff [15:0] */
/* gotta drop cmdinfo_ext@hc_dc_du_command: 0xcfffffff [23:20] */
union hc_dc_du_timingReg {
 struct { uint32_t

 /* sorting 11 */
#define hc_dc_du_timing_AL_SHIFT 0
#define hc_dc_du_timing_AL_WIDTH 4
#define hc_dc_du_timing_WLRL_SHIFT 4
#define hc_dc_du_timing_WLRL_WIDTH 2
#define hc_dc_du_timing_CCL_SHIFT 6
#define hc_dc_du_timing_CCL_WIDTH 3
#define hc_dc_du_timing_qR2W_SHIFT 10
#define hc_dc_du_timing_qR2W_WIDTH 2
#define hc_dc_du_timing_qW2R_SHIFT 12
#define hc_dc_du_timing_qW2R_WIDTH 3
#define hc_dc_du_timing_qAA_SHIFT 15
#define hc_dc_du_timing_qAA_WIDTH 1
#define hc_dc_du_timing_WR_SHIFT 16
#define hc_dc_du_timing_WR_WIDTH 3
#define hc_dc_du_timing_hc_dc_du_timing_reserved1_SHIFT 19
#define hc_dc_du_timing_hc_dc_du_timing_reserved1_WIDTH 1
#define hc_dc_du_timing_qRC_SHIFT 20
#define hc_dc_du_timing_qRC_WIDTH 4
#define hc_dc_du_timing_qRA_SHIFT 24
#define hc_dc_du_timing_qRA_WIDTH 4
#define hc_dc_du_timing_qWA_SHIFT 28
#define hc_dc_du_timing_qWA_WIDTH 4

 al:4, /*[3:0]  */
 wlrl:2, /*[5:4]  */
 ccl:3, /*[8:6]  */
 hole0:1,
 qr2w:2, /*[11:10]  */
 qw2r:3, /*[14:12]  */
 qaa:1, /*[15:15]  */
 wr:3, /*[18:16]  */
 hc_dc_du_timing_reserved1:1, /*[19:19]  */
 qrc:4, /*[23:20]  */
 qra:4, /*[27:24]  */
 qwa:4; /*[31:28]  */
 } bits;

 uint32_t value;
};

union hc_dc_du_statusReg {
 struct { uint32_t

 /* sorting 1 */
#define hc_dc_du_status_hc_dc_du_status_ref_since_last_exit_self_refresh_SHIFT 0
#define hc_dc_du_status_hc_dc_du_status_ref_since_last_exit_self_refresh_WIDTH 1

 hc_dc_du_status_ref_since_last_exit_self_refresh:1, /*[0:0]  */
 hole0:31;
 } bits;

 uint32_t value;
};

union hc_dc_du_result3Reg {
 struct { uint32_t

 /* sorting 4 */
#define hc_dc_du_result3_m0_SHIFT 0
#define hc_dc_du_result3_m0_WIDTH 8
#define hc_dc_du_result3_m1_SHIFT 8
#define hc_dc_du_result3_m1_WIDTH 8
#define hc_dc_du_result3_m2_SHIFT 16
#define hc_dc_du_result3_m2_WIDTH 8
#define hc_dc_du_result3_m3_SHIFT 24
#define hc_dc_du_result3_m3_WIDTH 8

 m0:8, /*[7:0] ,RO */
 m1:8, /*[15:8] ,RO */
 m2:8, /*[23:16] ,RO */
 m3:8; /*[31:24] ,RO */
 } bits;

 uint32_t value;
};

union hc_dc_du_result2Reg {
 struct { uint32_t

 /* sorting 4 */
#define hc_dc_du_result2_m0_SHIFT 0
#define hc_dc_du_result2_m0_WIDTH 8
#define hc_dc_du_result2_m1_SHIFT 8
#define hc_dc_du_result2_m1_WIDTH 8
#define hc_dc_du_result2_m2_SHIFT 16
#define hc_dc_du_result2_m2_WIDTH 8
#define hc_dc_du_result2_m3_SHIFT 24
#define hc_dc_du_result2_m3_WIDTH 8

 m0:8, /*[7:0] ,RO */
 m1:8, /*[15:8] ,RO */
 m2:8, /*[23:16] ,RO */
 m3:8; /*[31:24] ,RO */
 } bits;

 uint32_t value;
};

union hc_dc_du_result1Reg {
 struct { uint32_t

 /* sorting 4 */
#define hc_dc_du_result1_m0_SHIFT 0
#define hc_dc_du_result1_m0_WIDTH 8
#define hc_dc_du_result1_m1_SHIFT 8
#define hc_dc_du_result1_m1_WIDTH 8
#define hc_dc_du_result1_m2_SHIFT 16
#define hc_dc_du_result1_m2_WIDTH 8
#define hc_dc_du_result1_m3_SHIFT 24
#define hc_dc_du_result1_m3_WIDTH 8

 m0:8, /*[7:0] ,RO */
 m1:8, /*[15:8] ,RO */
 m2:8, /*[23:16] ,RO */
 m3:8; /*[31:24] ,RO */
 } bits;

 uint32_t value;
};

union hc_dc_du_result0Reg {
 struct { uint32_t

 /* sorting 4 */
#define hc_dc_du_result0_m0_SHIFT 0
#define hc_dc_du_result0_m0_WIDTH 8
#define hc_dc_du_result0_m1_SHIFT 8
#define hc_dc_du_result0_m1_WIDTH 8
#define hc_dc_du_result0_m2_SHIFT 16
#define hc_dc_du_result0_m2_WIDTH 8
#define hc_dc_du_result0_m3_SHIFT 24
#define hc_dc_du_result0_m3_WIDTH 8

 m0:8, /*[7:0] ,RO */
 m1:8, /*[15:8] ,RO */
 m2:8, /*[23:16] ,RO */
 m3:8; /*[31:24] ,RO */
 } bits;

 uint32_t value;
};

union hc_dc_du_org_modeReg {
 struct { uint32_t

 /* sorting 16 */
#define hc_dc_du_org_mode_du_mode_SHIFT 0
#define hc_dc_du_org_mode_du_mode_WIDTH 2
#define hc_dc_du_org_mode_hc_dc_du_org_mode_reserved0_SHIFT 2
#define hc_dc_du_org_mode_hc_dc_du_org_mode_reserved0_WIDTH 2
#define hc_dc_du_org_mode_cu_mode_SHIFT 4
#define hc_dc_du_org_mode_cu_mode_WIDTH 2
#define hc_dc_du_org_mode_hc_dc_du_org_mode_reserved1_SHIFT 6
#define hc_dc_du_org_mode_hc_dc_du_org_mode_reserved1_WIDTH 2
#define hc_dc_du_org_mode_encrypt_on_SHIFT 8
#define hc_dc_du_org_mode_encrypt_on_WIDTH 1
#define hc_dc_du_org_mode_hc_dc_du_org_mode_reserved2_SHIFT 9
#define hc_dc_du_org_mode_hc_dc_du_org_mode_reserved2_WIDTH 3
#define hc_dc_du_org_mode_ecc_on_SHIFT 12
#define hc_dc_du_org_mode_ecc_on_WIDTH 1
#define hc_dc_du_org_mode_hc_dc_du_org_mode_reserved3_SHIFT 13
#define hc_dc_du_org_mode_hc_dc_du_org_mode_reserved3_WIDTH 3
#define hc_dc_du_org_mode_ddr3_ddr2B_SHIFT 16
#define hc_dc_du_org_mode_ddr3_ddr2B_WIDTH 1
#define hc_dc_du_org_mode_density_SHIFT 17
#define hc_dc_du_org_mode_density_WIDTH 3
#define hc_dc_du_org_mode_nb_dram_minus1_SHIFT 20
#define hc_dc_du_org_mode_nb_dram_minus1_WIDTH 2
#define hc_dc_du_org_mode_nb_scratchpad_minus1_SHIFT 22
#define hc_dc_du_org_mode_nb_scratchpad_minus1_WIDTH 2
#define hc_dc_du_org_mode_rcache_way_disable_count_SHIFT 24
#define hc_dc_du_org_mode_rcache_way_disable_count_WIDTH 3
#define hc_dc_du_org_mode_hc_dc_du_org_mode_reserved4_SHIFT 27
#define hc_dc_du_org_mode_hc_dc_du_org_mode_reserved4_WIDTH 1
#define hc_dc_du_org_mode_wcache_way_disable_count_SHIFT 28
#define hc_dc_du_org_mode_wcache_way_disable_count_WIDTH 3
#define hc_dc_du_org_mode_hc_dc_du_org_mode_reserved5_SHIFT 31
#define hc_dc_du_org_mode_hc_dc_du_org_mode_reserved5_WIDTH 1

 du_mode:2, /*[1:0] ,RO */
 hc_dc_du_org_mode_reserved0:2, /*[3:2] ,RO */
 cu_mode:2, /*[5:4] ,RO */
 hc_dc_du_org_mode_reserved1:2, /*[7:6] ,RO */
 encrypt_on:1, /*[8:8] ,RO */
 hc_dc_du_org_mode_reserved2:3, /*[11:9] ,RO */
 ecc_on:1, /*[12:12] ,RO */
 hc_dc_du_org_mode_reserved3:3, /*[15:13] ,RO */
 ddr3_ddr2b:1, /*[16:16] ,RO */
 density:3, /*[19:17] ,RO */
 nb_dram_minus1:2, /*[21:20] ,RO */
 nb_scratchpad_minus1:2, /*[23:22] ,RO */
 rcache_way_disable_count:3, /*[26:24] ,RO */
 hc_dc_du_org_mode_reserved4:1, /*[27:27] ,RO */
 wcache_way_disable_count:3, /*[30:28] ,RO */
 hc_dc_du_org_mode_reserved5:1; /*[31:31] ,RO */
 } bits;

 uint32_t value;
};

union hc_dc_du_odt_zReg {
 struct { uint32_t

 /* sorting 8 */
#define hc_dc_du_odt_z_WCZ_SHIFT 0
#define hc_dc_du_odt_z_WCZ_WIDTH 3
#define hc_dc_du_odt_z_WAZ_SHIFT 3
#define hc_dc_du_odt_z_WAZ_WIDTH 3
#define hc_dc_du_odt_z_WSZ_SHIFT 6
#define hc_dc_du_odt_z_WSZ_WIDTH 3
#define hc_dc_du_odt_z_WDZ_SHIFT 9
#define hc_dc_du_odt_z_WDZ_WIDTH 3
#define hc_dc_du_odt_z_hc_dc_du_odt_z_reserved0_SHIFT 12
#define hc_dc_du_odt_z_hc_dc_du_odt_z_reserved0_WIDTH 2
#define hc_dc_du_odt_z_RZ_SHIFT 14
#define hc_dc_du_odt_z_RZ_WIDTH 2
#define hc_dc_du_odt_z_WODT_SHIFT 16
#define hc_dc_du_odt_z_WODT_WIDTH 10
#define hc_dc_du_odt_z_RODT_SHIFT 26
#define hc_dc_du_odt_z_RODT_WIDTH 6

 wcz:3, /*[2:0]  */
 waz:3, /*[5:3]  */
 wsz:3, /*[8:6]  */
 wdz:3, /*[11:9]  */
 hc_dc_du_odt_z_reserved0:2, /*[13:12]  */
 rz:2, /*[15:14]  */
 wodt:10, /*[25:16]  */
 rodt:6; /*[31:26]  */
 } bits;

 uint32_t value;
};

union hc_dc_du_ecc_rowReg {
 struct { uint32_t

 /* sorting 1 */
#define hc_dc_du_ecc_row_hc_dc_du_ecc_row_upper_boundary_SHIFT 0
#define hc_dc_du_ecc_row_hc_dc_du_ecc_row_upper_boundary_WIDTH 15

 hc_dc_du_ecc_row_upper_boundary:15, /*[14:0] ,RO */
 hole0:17;
 } bits;

 uint32_t value;
};

union hc_dc_du_dma_sat_levelReg {
 struct { uint32_t

 /* sorting 1 */
#define hc_dc_du_dma_sat_level_hc_dc_du_dma_sat_level_init_SHIFT 0
#define hc_dc_du_dma_sat_level_hc_dc_du_dma_sat_level_init_WIDTH 8

 hc_dc_du_dma_sat_level_init:8, /*[7:0]  */
 hole0:24;
 } bits;

 uint32_t value;
};

union hc_dc_du_dma_row_col_init_dram3Reg {
 struct { uint32_t

 /* sorting 2 */
#define hc_dc_du_dma_row_col_init_dram3_row_SHIFT 0
#define hc_dc_du_dma_row_col_init_dram3_row_WIDTH 15
#define hc_dc_du_dma_row_col_init_dram3_col_10_4_SHIFT 20
#define hc_dc_du_dma_row_col_init_dram3_col_10_4_WIDTH 7

 row:15, /*[14:0]  */
 hole0:5,
 col_10_4:7, /*[26:20]  */
 hole1:5;
 } bits;

 uint32_t value;
};

union hc_dc_du_dma_row_col_init_dram2Reg {
 struct { uint32_t

 /* sorting 2 */
#define hc_dc_du_dma_row_col_init_dram2_row_SHIFT 0
#define hc_dc_du_dma_row_col_init_dram2_row_WIDTH 15
#define hc_dc_du_dma_row_col_init_dram2_col_10_4_SHIFT 20
#define hc_dc_du_dma_row_col_init_dram2_col_10_4_WIDTH 7

 row:15, /*[14:0]  */
 hole0:5,
 col_10_4:7, /*[26:20]  */
 hole1:5;
 } bits;

 uint32_t value;
};

union hc_dc_du_dma_row_col_init_dram1Reg {
 struct { uint32_t

 /* sorting 2 */
#define hc_dc_du_dma_row_col_init_dram1_row_SHIFT 0
#define hc_dc_du_dma_row_col_init_dram1_row_WIDTH 15
#define hc_dc_du_dma_row_col_init_dram1_col_10_4_SHIFT 20
#define hc_dc_du_dma_row_col_init_dram1_col_10_4_WIDTH 7

 row:15, /*[14:0]  */
 hole0:5,
 col_10_4:7, /*[26:20]  */
 hole1:5;
 } bits;

 uint32_t value;
};

union hc_dc_du_dma_row_col_init_dram0Reg {
 struct { uint32_t

 /* sorting 2 */
#define hc_dc_du_dma_row_col_init_dram0_row_SHIFT 0
#define hc_dc_du_dma_row_col_init_dram0_row_WIDTH 15
#define hc_dc_du_dma_row_col_init_dram0_col_10_4_SHIFT 20
#define hc_dc_du_dma_row_col_init_dram0_col_10_4_WIDTH 7

 row:15, /*[14:0]  */
 hole0:5,
 col_10_4:7, /*[26:20]  */
 hole1:5;
 } bits;

 uint32_t value;
};

union hc_dc_du_dll_refreshReg {
 struct { uint32_t

 /* sorting 8 */
#define hc_dc_du_dll_refresh_RF_period_SHIFT 0
#define hc_dc_du_dll_refresh_RF_period_WIDTH 4
#define hc_dc_du_dll_refresh_ZQ_period_SHIFT 4
#define hc_dc_du_dll_refresh_ZQ_period_WIDTH 4
#define hc_dc_du_dll_refresh_qRFC_SHIFT 8
#define hc_dc_du_dll_refresh_qRFC_WIDTH 6
#define hc_dc_du_dll_refresh_hc_dc_du_dll_refresh_reserved0_SHIFT 14
#define hc_dc_du_dll_refresh_hc_dc_du_dll_refresh_reserved0_WIDTH 2
#define hc_dc_du_dll_refresh_DLL_mode_SHIFT 16
#define hc_dc_du_dll_refresh_DLL_mode_WIDTH 7
#define hc_dc_du_dll_refresh_hc_dc_du_dll_refresh_reserved1_SHIFT 23
#define hc_dc_du_dll_refresh_hc_dc_du_dll_refresh_reserved1_WIDTH 5
#define hc_dc_du_dll_refresh_gate_latency_SHIFT 28
#define hc_dc_du_dll_refresh_gate_latency_WIDTH 3
#define hc_dc_du_dll_refresh_M_SHIFT 31
#define hc_dc_du_dll_refresh_M_WIDTH 1

 rf_period:4, /*[3:0]  */
 zq_period:4, /*[7:4]  */
 qrfc:6, /*[13:8]  */
 hc_dc_du_dll_refresh_reserved0:2, /*[15:14]  */
 dll_mode:7, /*[22:16]  */
 hc_dc_du_dll_refresh_reserved1:5, /*[27:23]  */
 gate_latency:3, /*[30:28]  */
 m:1; /*[31:31]  */
 } bits;

 uint32_t value;
};

union hc_dc_du_commandReg {
 struct { uint32_t

 /* sorting 11 */
#define hc_dc_du_command_cmdinfo_set_org_ddr3_ddr2B_SHIFT 0
#define hc_dc_du_command_cmdinfo_set_org_ddr3_ddr2B_WIDTH 1
#define hc_dc_du_command_cmdinfo_set_org_dens_SHIFT 1
#define hc_dc_du_command_cmdinfo_set_org_dens_WIDTH 3
#define hc_dc_du_command_cmdinfo_set_org_nb_dram_minus1_SHIFT 4
#define hc_dc_du_command_cmdinfo_set_org_nb_dram_minus1_WIDTH 2
#define hc_dc_du_command_cmdinfo_set_org_nb_sp_minus1_SHIFT 6
#define hc_dc_du_command_cmdinfo_set_org_nb_sp_minus1_WIDTH 2
#define hc_dc_du_command_cmdinfo_set_org_rcache_way_dis_cnt_SHIFT 8
#define hc_dc_du_command_cmdinfo_set_org_rcache_way_dis_cnt_WIDTH 4
#define hc_dc_du_command_cmdinfo_set_org_wcache_way_dis_cnt_SHIFT 12
#define hc_dc_du_command_cmdinfo_set_org_wcache_way_dis_cnt_WIDTH 4
#define hc_dc_du_command_cmd_SHIFT 16
#define hc_dc_du_command_cmd_WIDTH 4
#define hc_dc_du_command_cmdinfo_send_sat_cmd_nb_nop_SHIFT 20
#define hc_dc_du_command_cmdinfo_send_sat_cmd_nb_nop_WIDTH 4
#define hc_dc_du_command_cmdinfo_send_sat_cmd_busy4_SHIFT 24
#define hc_dc_du_command_cmdinfo_send_sat_cmd_busy4_WIDTH 4
#define hc_dc_du_command_illegal_SHIFT 30
#define hc_dc_du_command_illegal_WIDTH 1
#define hc_dc_du_command_busy_SHIFT 31
#define hc_dc_du_command_busy_WIDTH 1

 cmdinfo_set_org_ddr3_ddr2b:1, /*[0:0]  */
 cmdinfo_set_org_dens:3, /*[3:1]  */
 cmdinfo_set_org_nb_dram_minus1:2, /*[5:4]  */
 cmdinfo_set_org_nb_sp_minus1:2, /*[7:6]  */
 cmdinfo_set_org_rcache_way_dis_cnt:4, /*[11:8]  */
 cmdinfo_set_org_wcache_way_dis_cnt:4, /*[15:12]  */
 cmd:4, /*[19:16]  */
 cmdinfo_send_sat_cmd_nb_nop:4, /*[23:20]  */
 cmdinfo_send_sat_cmd_busy4:4, /*[27:24]  */
 hole0:2,
 illegal:1, /*[30:30]  */
 busy:1; /*[31:31]  */
 } bits;

 uint32_t value;
};

struct hc_dc_dram_unit {
 uint32_t hc_dc_du_key; /* +0x00000000  */
 union hc_dc_du_timingReg hc_dc_du_timing; /* +0x00000004  */
 union hc_dc_du_dll_refreshReg hc_dc_du_dll_refresh; /* +0x00000008  */
 union hc_dc_du_odt_zReg hc_dc_du_odt_z; /* +0x0000000c  */
 uint32_t pad0[0x00d0/4];
 union hc_dc_du_commandReg hc_dc_du_command; /* +0x000000e0 ,NO_TEST */
 union hc_dc_du_org_modeReg hc_dc_du_org_mode; /* +0x000000e4  */
 union hc_dc_du_result0Reg hc_dc_du_result0; /* +0x000000e8  */
 union hc_dc_du_result1Reg hc_dc_du_result1; /* +0x000000ec  */
 union hc_dc_du_result2Reg hc_dc_du_result2; /* +0x000000f0  */
 union hc_dc_du_result3Reg hc_dc_du_result3; /* +0x000000f4  */
 union hc_dc_du_ecc_rowReg hc_dc_du_ecc_row; /* +0x000000f8  */
 union hc_dc_du_dma_row_col_init_dram0Reg hc_dc_du_dma_row_col_init_dram0; /* +0x000000fc  */
 union hc_dc_du_dma_row_col_init_dram1Reg hc_dc_du_dma_row_col_init_dram1; /* +0x00000100  */
 union hc_dc_du_dma_row_col_init_dram2Reg hc_dc_du_dma_row_col_init_dram2; /* +0x00000104  */
 union hc_dc_du_dma_row_col_init_dram3Reg hc_dc_du_dma_row_col_init_dram3; /* +0x00000108  */
 union hc_dc_du_dma_sat_levelReg hc_dc_du_dma_sat_level; /* +0x0000010c  */
 union hc_dc_du_statusReg hc_dc_du_status; /* +0x00000110 ,NO_TEST */
};
