<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/pcx_buf_p1.v.html" target="file-frame">third_party/tests/utd-sv/pcx_buf_p1.v</a>
time_elapsed: 0.016s
ram usage: 11516 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/utd-sv -e pcx_buf_p1 <a href="../../../../third_party/tests/utd-sv/pcx_buf_p1.v.html" target="file-frame">third_party/tests/utd-sv/pcx_buf_p1.v</a>
entity @pcx_buf_p1 (i1$ %scache0_pcx_stall_bufp0even_pq, i5$ %spc0_pcx_req_bufp0_pq, i1$ %spc0_pcx_atom_bufp0_pq, i5$ %spc1_pcx_req_bufp0_pq, i1$ %spc1_pcx_atom_bufp0_pq, i5$ %spc2_pcx_req_bufpt_pq_l, i1$ %spc2_pcx_atom_bufpt_pq_l, i5$ %spc3_pcx_req_bufpt1_pq, i1$ %spc3_pcx_atom_bufpt1_pq, i5$ %spc4_pcx_req_bufpt1_pq, i1$ %spc4_pcx_atom_bufpt1_pq, i5$ %pcx_spc0_grant_pa, i5$ %pcx_spc1_grant_pa, i5$ %pcx_spc2_grant_pa, i3$ %arbpc0_pcxdp_grant_arbbf_pa, i3$ %arbpc0_pcxdp_q0_hold_arbbf_pa_l, i3$ %arbpc0_pcxdp_qsel0_arbbf_pa, i3$ %arbpc0_pcxdp_qsel1_arbbf_pa_l, i3$ %arbpc0_pcxdp_shift_arbbf_px, i3$ %arbpc1_pcxdp_grant_arbbf_pa, i3$ %arbpc1_pcxdp_q0_hold_arbbf_pa_l, i3$ %arbpc1_pcxdp_qsel0_arbbf_pa, i3$ %arbpc1_pcxdp_qsel1_arbbf_pa_l, i3$ %arbpc1_pcxdp_shift_arbbf_px, i3$ %arbpc2_pcxdp_grant_arbbf_pa, i3$ %arbpc2_pcxdp_q0_hold_arbbf_pa_l, i3$ %arbpc2_pcxdp_qsel0_arbbf_pa, i3$ %arbpc2_pcxdp_qsel1_arbbf_pa_l, i3$ %arbpc2_pcxdp_shift_arbbf_px, i3$ %arbpc3_pcxdp_grant_arbbf_pa, i3$ %arbpc3_pcxdp_q0_hold_arbbf_pa_l, i3$ %arbpc3_pcxdp_qsel0_arbbf_pa, i3$ %arbpc3_pcxdp_qsel1_arbbf_pa_l, i3$ %arbpc3_pcxdp_shift_arbbf_px, i3$ %arbpc4_pcxdp_grant_arbbf_pa, i3$ %arbpc4_pcxdp_q0_hold_arbbf_pa_l, i3$ %arbpc4_pcxdp_qsel0_arbbf_pa, i3$ %arbpc4_pcxdp_qsel1_arbbf_pa_l, i3$ %arbpc4_pcxdp_shift_arbbf_px, i1$ %sctag1_pcx_stall_bufp0odd_pq) -&gt; (i1$ %scache0_pcx_stall_bufp1_pq, i5$ %spc0_pcx_req_bufp1_pq, i1$ %spc0_pcx_atom_bufp1_pq, i5$ %spc1_pcx_req_bufp1_pq, i1$ %spc1_pcx_atom_bufp1_pq, i5$ %spc2_pcx_req_bufp1_pq, i1$ %spc2_pcx_atom_bufp1_pq, i5$ %spc3_pcx_req_bufp1_pq, i1$ %spc3_pcx_atom_bufp1_pq, i5$ %spc4_pcx_req_bufp1_pq, i1$ %spc4_pcx_atom_bufp1_pq, i5$ %pcx_spc0_grant_bufp1_pa_l, i5$ %pcx_spc1_grant_bufp1_pa_l, i5$ %pcx_spc2_grant_bufp1_pa_l, i3$ %arbpc0_pcxdp_grant_bufp1_pa_l, i3$ %arbpc0_pcxdp_q0_hold_bufp1_pa, i3$ %arbpc0_pcxdp_qsel0_bufp1_pa_l, i3$ %arbpc0_pcxdp_qsel1_bufp1_pa, i3$ %arbpc0_pcxdp_shift_bufp1_px_l, i3$ %arbpc1_pcxdp_grant_bufp1_pa_l, i3$ %arbpc1_pcxdp_q0_hold_bufp1_pa, i3$ %arbpc1_pcxdp_qsel0_bufp1_pa_l, i3$ %arbpc1_pcxdp_qsel1_bufp1_pa, i3$ %arbpc1_pcxdp_shift_bufp1_px_l, i3$ %arbpc2_pcxdp_grant_bufp1_pa_l, i3$ %arbpc2_pcxdp_q0_hold_bufp1_pa, i3$ %arbpc2_pcxdp_qsel0_bufp1_pa_l, i3$ %arbpc2_pcxdp_qsel1_bufp1_pa, i3$ %arbpc2_pcxdp_shift_bufp1_px_l, i3$ %arbpc3_pcxdp_grant_bufp1_pa_l, i3$ %arbpc3_pcxdp_q0_hold_bufp1_pa, i3$ %arbpc3_pcxdp_qsel0_bufp1_pa_l, i3$ %arbpc3_pcxdp_qsel1_bufp1_pa, i3$ %arbpc3_pcxdp_shift_bufp1_px_l, i3$ %arbpc4_pcxdp_grant_bufp1_pa_l, i3$ %arbpc4_pcxdp_q0_hold_bufp1_pa, i3$ %arbpc4_pcxdp_qsel0_bufp1_pa_l, i3$ %arbpc4_pcxdp_qsel1_bufp1_pa, i3$ %arbpc4_pcxdp_shift_bufp1_px_l, i1$ %sctag1_pcx_stall_bufp1_pq) {
    %sctag1_pcx_stall_bufp0odd_pq1 = prb i1$ %sctag1_pcx_stall_bufp0odd_pq
    %0 = const time 0s 1e
    drv i1$ %sctag1_pcx_stall_bufp1_pq, %sctag1_pcx_stall_bufp0odd_pq1, %0
    %scache0_pcx_stall_bufp0even_pq1 = prb i1$ %scache0_pcx_stall_bufp0even_pq
    drv i1$ %scache0_pcx_stall_bufp1_pq, %scache0_pcx_stall_bufp0even_pq1, %0
    %1 = exts i5$, i5$ %spc0_pcx_req_bufp1_pq, 0, 5
    %spc0_pcx_req_bufp0_pq1 = prb i5$ %spc0_pcx_req_bufp0_pq
    drv i5$ %1, %spc0_pcx_req_bufp0_pq1, %0
    %spc0_pcx_atom_bufp0_pq1 = prb i1$ %spc0_pcx_atom_bufp0_pq
    drv i1$ %spc0_pcx_atom_bufp1_pq, %spc0_pcx_atom_bufp0_pq1, %0
    %2 = exts i5$, i5$ %spc1_pcx_req_bufp1_pq, 0, 5
    %spc1_pcx_req_bufp0_pq1 = prb i5$ %spc1_pcx_req_bufp0_pq
    drv i5$ %2, %spc1_pcx_req_bufp0_pq1, %0
    %spc1_pcx_atom_bufp0_pq1 = prb i1$ %spc1_pcx_atom_bufp0_pq
    drv i1$ %spc1_pcx_atom_bufp1_pq, %spc1_pcx_atom_bufp0_pq1, %0
    %3 = exts i5$, i5$ %spc2_pcx_req_bufp1_pq, 0, 5
    %spc2_pcx_req_bufpt_pq_l1 = prb i5$ %spc2_pcx_req_bufpt_pq_l
    %4 = not i5 %spc2_pcx_req_bufpt_pq_l1
    drv i5$ %3, %4, %0
    %spc2_pcx_atom_bufpt_pq_l1 = prb i1$ %spc2_pcx_atom_bufpt_pq_l
    %5 = not i1 %spc2_pcx_atom_bufpt_pq_l1
    drv i1$ %spc2_pcx_atom_bufp1_pq, %5, %0
    %6 = exts i5$, i5$ %spc3_pcx_req_bufp1_pq, 0, 5
    %spc3_pcx_req_bufpt1_pq1 = prb i5$ %spc3_pcx_req_bufpt1_pq
    drv i5$ %6, %spc3_pcx_req_bufpt1_pq1, %0
    %spc3_pcx_atom_bufpt1_pq1 = prb i1$ %spc3_pcx_atom_bufpt1_pq
    drv i1$ %spc3_pcx_atom_bufp1_pq, %spc3_pcx_atom_bufpt1_pq1, %0
    %7 = exts i5$, i5$ %spc4_pcx_req_bufp1_pq, 0, 5
    %spc4_pcx_req_bufpt1_pq1 = prb i5$ %spc4_pcx_req_bufpt1_pq
    drv i5$ %7, %spc4_pcx_req_bufpt1_pq1, %0
    %spc4_pcx_atom_bufpt1_pq1 = prb i1$ %spc4_pcx_atom_bufpt1_pq
    drv i1$ %spc4_pcx_atom_bufp1_pq, %spc4_pcx_atom_bufpt1_pq1, %0
    %8 = exts i5$, i5$ %pcx_spc0_grant_bufp1_pa_l, 0, 5
    %pcx_spc0_grant_pa1 = prb i5$ %pcx_spc0_grant_pa
    %9 = not i5 %pcx_spc0_grant_pa1
    drv i5$ %8, %9, %0
    %10 = exts i5$, i5$ %pcx_spc1_grant_bufp1_pa_l, 0, 5
    %pcx_spc1_grant_pa1 = prb i5$ %pcx_spc1_grant_pa
    %11 = not i5 %pcx_spc1_grant_pa1
    drv i5$ %10, %11, %0
    %12 = exts i5$, i5$ %pcx_spc2_grant_bufp1_pa_l, 0, 5
    %pcx_spc2_grant_pa1 = prb i5$ %pcx_spc2_grant_pa
    %13 = not i5 %pcx_spc2_grant_pa1
    drv i5$ %12, %13, %0
    %arbpc0_pcxdp_grant_arbbf_pa1 = prb i3$ %arbpc0_pcxdp_grant_arbbf_pa
    %14 = not i3 %arbpc0_pcxdp_grant_arbbf_pa1
    drv i3$ %arbpc0_pcxdp_grant_bufp1_pa_l, %14, %0
    %arbpc0_pcxdp_q0_hold_arbbf_pa_l1 = prb i3$ %arbpc0_pcxdp_q0_hold_arbbf_pa_l
    %15 = not i3 %arbpc0_pcxdp_q0_hold_arbbf_pa_l1
    drv i3$ %arbpc0_pcxdp_q0_hold_bufp1_pa, %15, %0
    %arbpc0_pcxdp_qsel0_arbbf_pa1 = prb i3$ %arbpc0_pcxdp_qsel0_arbbf_pa
    %16 = not i3 %arbpc0_pcxdp_qsel0_arbbf_pa1
    drv i3$ %arbpc0_pcxdp_qsel0_bufp1_pa_l, %16, %0
    %arbpc0_pcxdp_qsel1_arbbf_pa_l1 = prb i3$ %arbpc0_pcxdp_qsel1_arbbf_pa_l
    %17 = not i3 %arbpc0_pcxdp_qsel1_arbbf_pa_l1
    drv i3$ %arbpc0_pcxdp_qsel1_bufp1_pa, %17, %0
    %arbpc0_pcxdp_shift_arbbf_px1 = prb i3$ %arbpc0_pcxdp_shift_arbbf_px
    %18 = not i3 %arbpc0_pcxdp_shift_arbbf_px1
    drv i3$ %arbpc0_pcxdp_shift_bufp1_px_l, %18, %0
    %arbpc1_pcxdp_grant_arbbf_pa1 = prb i3$ %arbpc1_pcxdp_grant_arbbf_pa
    %19 = not i3 %arbpc1_pcxdp_grant_arbbf_pa1
    drv i3$ %arbpc1_pcxdp_grant_bufp1_pa_l, %19, %0
    %arbpc1_pcxdp_q0_hold_arbbf_pa_l1 = prb i3$ %arbpc1_pcxdp_q0_hold_arbbf_pa_l
    %20 = not i3 %arbpc1_pcxdp_q0_hold_arbbf_pa_l1
    drv i3$ %arbpc1_pcxdp_q0_hold_bufp1_pa, %20, %0
    %arbpc1_pcxdp_qsel0_arbbf_pa1 = prb i3$ %arbpc1_pcxdp_qsel0_arbbf_pa
    %21 = not i3 %arbpc1_pcxdp_qsel0_arbbf_pa1
    drv i3$ %arbpc1_pcxdp_qsel0_bufp1_pa_l, %21, %0
    %arbpc1_pcxdp_qsel1_arbbf_pa_l1 = prb i3$ %arbpc1_pcxdp_qsel1_arbbf_pa_l
    %22 = not i3 %arbpc1_pcxdp_qsel1_arbbf_pa_l1
    drv i3$ %arbpc1_pcxdp_qsel1_bufp1_pa, %22, %0
    %arbpc1_pcxdp_shift_arbbf_px1 = prb i3$ %arbpc1_pcxdp_shift_arbbf_px
    %23 = not i3 %arbpc1_pcxdp_shift_arbbf_px1
    drv i3$ %arbpc1_pcxdp_shift_bufp1_px_l, %23, %0
    %arbpc2_pcxdp_grant_arbbf_pa1 = prb i3$ %arbpc2_pcxdp_grant_arbbf_pa
    %24 = not i3 %arbpc2_pcxdp_grant_arbbf_pa1
    drv i3$ %arbpc2_pcxdp_grant_bufp1_pa_l, %24, %0
    %arbpc2_pcxdp_q0_hold_arbbf_pa_l1 = prb i3$ %arbpc2_pcxdp_q0_hold_arbbf_pa_l
    %25 = not i3 %arbpc2_pcxdp_q0_hold_arbbf_pa_l1
    drv i3$ %arbpc2_pcxdp_q0_hold_bufp1_pa, %25, %0
    %arbpc2_pcxdp_qsel0_arbbf_pa1 = prb i3$ %arbpc2_pcxdp_qsel0_arbbf_pa
    %26 = not i3 %arbpc2_pcxdp_qsel0_arbbf_pa1
    drv i3$ %arbpc2_pcxdp_qsel0_bufp1_pa_l, %26, %0
    %arbpc2_pcxdp_qsel1_arbbf_pa_l1 = prb i3$ %arbpc2_pcxdp_qsel1_arbbf_pa_l
    %27 = not i3 %arbpc2_pcxdp_qsel1_arbbf_pa_l1
    drv i3$ %arbpc2_pcxdp_qsel1_bufp1_pa, %27, %0
    %arbpc2_pcxdp_shift_arbbf_px1 = prb i3$ %arbpc2_pcxdp_shift_arbbf_px
    %28 = not i3 %arbpc2_pcxdp_shift_arbbf_px1
    drv i3$ %arbpc2_pcxdp_shift_bufp1_px_l, %28, %0
    %arbpc3_pcxdp_grant_arbbf_pa1 = prb i3$ %arbpc3_pcxdp_grant_arbbf_pa
    %29 = not i3 %arbpc3_pcxdp_grant_arbbf_pa1
    drv i3$ %arbpc3_pcxdp_grant_bufp1_pa_l, %29, %0
    %arbpc3_pcxdp_q0_hold_arbbf_pa_l1 = prb i3$ %arbpc3_pcxdp_q0_hold_arbbf_pa_l
    %30 = not i3 %arbpc3_pcxdp_q0_hold_arbbf_pa_l1
    drv i3$ %arbpc3_pcxdp_q0_hold_bufp1_pa, %30, %0
    %arbpc3_pcxdp_qsel0_arbbf_pa1 = prb i3$ %arbpc3_pcxdp_qsel0_arbbf_pa
    %31 = not i3 %arbpc3_pcxdp_qsel0_arbbf_pa1
    drv i3$ %arbpc3_pcxdp_qsel0_bufp1_pa_l, %31, %0
    %arbpc3_pcxdp_qsel1_arbbf_pa_l1 = prb i3$ %arbpc3_pcxdp_qsel1_arbbf_pa_l
    %32 = not i3 %arbpc3_pcxdp_qsel1_arbbf_pa_l1
    drv i3$ %arbpc3_pcxdp_qsel1_bufp1_pa, %32, %0
    %arbpc3_pcxdp_shift_arbbf_px1 = prb i3$ %arbpc3_pcxdp_shift_arbbf_px
    %33 = not i3 %arbpc3_pcxdp_shift_arbbf_px1
    drv i3$ %arbpc3_pcxdp_shift_bufp1_px_l, %33, %0
    %arbpc4_pcxdp_grant_arbbf_pa1 = prb i3$ %arbpc4_pcxdp_grant_arbbf_pa
    %34 = not i3 %arbpc4_pcxdp_grant_arbbf_pa1
    drv i3$ %arbpc4_pcxdp_grant_bufp1_pa_l, %34, %0
    %arbpc4_pcxdp_q0_hold_arbbf_pa_l1 = prb i3$ %arbpc4_pcxdp_q0_hold_arbbf_pa_l
    %35 = not i3 %arbpc4_pcxdp_q0_hold_arbbf_pa_l1
    drv i3$ %arbpc4_pcxdp_q0_hold_bufp1_pa, %35, %0
    %arbpc4_pcxdp_qsel0_arbbf_pa1 = prb i3$ %arbpc4_pcxdp_qsel0_arbbf_pa
    %36 = not i3 %arbpc4_pcxdp_qsel0_arbbf_pa1
    drv i3$ %arbpc4_pcxdp_qsel0_bufp1_pa_l, %36, %0
    %arbpc4_pcxdp_qsel1_arbbf_pa_l1 = prb i3$ %arbpc4_pcxdp_qsel1_arbbf_pa_l
    %37 = not i3 %arbpc4_pcxdp_qsel1_arbbf_pa_l1
    drv i3$ %arbpc4_pcxdp_qsel1_bufp1_pa, %37, %0
    %arbpc4_pcxdp_shift_arbbf_px1 = prb i3$ %arbpc4_pcxdp_shift_arbbf_px
    %38 = not i3 %arbpc4_pcxdp_shift_arbbf_px1
    drv i3$ %arbpc4_pcxdp_shift_bufp1_px_l, %38, %0
    %39 = const i5 0
    %40 = const time 0s
    drv i5$ %spc0_pcx_req_bufp1_pq, %39, %40
    drv i5$ %spc1_pcx_req_bufp1_pq, %39, %40
    drv i5$ %spc2_pcx_req_bufp1_pq, %39, %40
    drv i5$ %spc3_pcx_req_bufp1_pq, %39, %40
    drv i5$ %spc4_pcx_req_bufp1_pq, %39, %40
    drv i5$ %pcx_spc0_grant_bufp1_pa_l, %39, %40
    drv i5$ %pcx_spc1_grant_bufp1_pa_l, %39, %40
    drv i5$ %pcx_spc2_grant_bufp1_pa_l, %39, %40
    halt
}

</pre>
</body>