#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Oct 27 21:44:13 2016
# Process ID: 9500
# Current directory: C:/Users/flynng/Desktop/ECE491/5lab/5lab.runs/impl_1
# Command line: vivado.exe -log mx_rcvr.vdi -applog -messageDb vivado.pb -mode batch -source mx_rcvr.tcl -notrace
# Log file: C:/Users/flynng/Desktop/ECE491/5lab/5lab.runs/impl_1/mx_rcvr.vdi
# Journal file: C:/Users/flynng/Desktop/ECE491/5lab/5lab.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mx_rcvr.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEGS[0]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEGS[1]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEGS[2]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEGS[3]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEGS[4]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEGS[5]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEGS[6]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD_IN'. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/flynng/Desktop/ECE491/5lab/5lab.srcs/constrs_1/imports/lab1/nexys4DDR.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 507.031 ; gain = 2.531
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 2c2696c47

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2c2696c47

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 986.254 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 2c2696c47

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 986.254 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 26 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 181d47c5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 986.254 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 986.254 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 181d47c5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 986.254 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 181d47c5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 986.254 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 24 Warnings, 24 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 986.254 ; gain = 481.754
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 986.254 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/flynng/Desktop/ECE491/5lab/5lab.runs/impl_1/mx_rcvr_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 986.254 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 986.254 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: f0f54dce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 986.254 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: f0f54dce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 986.254 ; gain = 0.000

Phase 1.1.1.3 ClockRegionPlacementChecker

Phase 1.1.1.4 DSPChecker

Phase 1.1.1.5 IOLockPlacementChecker
Phase 1.1.1.4 DSPChecker | Checksum: f0f54dce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 986.254 ; gain = 0.000

Phase 1.1.1.6 V7IOVoltageChecker
Phase 1.1.1.6 V7IOVoltageChecker | Checksum: f0f54dce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 986.254 ; gain = 0.000

Phase 1.1.1.7 OverlappingPBlocksChecker
Phase 1.1.1.7 OverlappingPBlocksChecker | Checksum: f0f54dce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 986.254 ; gain = 0.000
Phase 1.1.1.3 ClockRegionPlacementChecker | Checksum: f0f54dce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 986.254 ; gain = 0.000

Phase 1.1.1.8 CheckerForUnsupportedConstraints
Phase 1.1.1.5 IOLockPlacementChecker | Checksum: f0f54dce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 986.254 ; gain = 0.000

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.8 CheckerForUnsupportedConstraints | Checksum: f0f54dce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 986.254 ; gain = 0.000

Phase 1.1.1.10 ShapesExcludeCompatibilityChecker

Phase 1.1.1.11 IOBufferPlacementChecker
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: f0f54dce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 986.254 ; gain = 0.000

Phase 1.1.1.12 CascadeElementConstraintsChecker
Phase 1.1.1.10 ShapesExcludeCompatibilityChecker | Checksum: f0f54dce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 986.254 ; gain = 0.000

Phase 1.1.1.13 IOStdCompatabilityChecker
Phase 1.1.1.12 CascadeElementConstraintsChecker | Checksum: f0f54dce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 986.254 ; gain = 0.000

Phase 1.1.1.14 HdioRelatedChecker
Phase 1.1.1.14 HdioRelatedChecker | Checksum: f0f54dce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 986.254 ; gain = 0.000
Phase 1.1.1.11 IOBufferPlacementChecker | Checksum: f0f54dce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.163 . Memory (MB): peak = 986.254 ; gain = 0.000

Phase 1.1.1.15 DisallowedInsts
Phase 1.1.1.15 DisallowedInsts | Checksum: f0f54dce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.164 . Memory (MB): peak = 986.254 ; gain = 0.000

Phase 1.1.1.16 Laguna PBlock Checker
Phase 1.1.1.16 Laguna PBlock Checker | Checksum: f0f54dce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.164 . Memory (MB): peak = 986.254 ; gain = 0.000

Phase 1.1.1.17 ShapePlacementValidityChecker
Phase 1.1.1.13 IOStdCompatabilityChecker | Checksum: f0f54dce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.180 . Memory (MB): peak = 986.254 ; gain = 0.000
Phase 1.1.1.17 ShapePlacementValidityChecker | Checksum: f0f54dce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.198 . Memory (MB): peak = 986.254 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: f0f54dce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.709 . Memory (MB): peak = 1005.441 ; gain = 19.188
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: f0f54dce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.717 . Memory (MB): peak = 1005.441 ; gain = 19.188

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: f0f54dce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.719 . Memory (MB): peak = 1005.441 ; gain = 19.188

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 26399590

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.721 . Memory (MB): peak = 1005.441 ; gain = 19.188
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 26399590

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.721 . Memory (MB): peak = 1005.441 ; gain = 19.188
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 85408742

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.722 . Memory (MB): peak = 1005.441 ; gain = 19.188

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 130b003af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.748 . Memory (MB): peak = 1005.441 ; gain = 19.188

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 130b003af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.759 . Memory (MB): peak = 1005.441 ; gain = 19.188
Phase 1.2.1 Place Init Design | Checksum: d47f6bbd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.927 . Memory (MB): peak = 1005.441 ; gain = 19.188
Phase 1.2 Build Placer Netlist Model | Checksum: d47f6bbd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.927 . Memory (MB): peak = 1005.441 ; gain = 19.188

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: d47f6bbd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.932 . Memory (MB): peak = 1005.441 ; gain = 19.188
Phase 1 Placer Initialization | Checksum: d47f6bbd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.933 . Memory (MB): peak = 1005.441 ; gain = 19.188

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 93e0b35a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1005.441 ; gain = 19.188

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 93e0b35a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1005.441 ; gain = 19.188

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fd8c6070

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1005.441 ; gain = 19.188

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 80d368fe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1005.441 ; gain = 19.188

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 80d368fe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1005.441 ; gain = 19.188

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: b5d2c765

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 1005.441 ; gain = 19.188

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: b5d2c765

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 1005.441 ; gain = 19.188

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: fce15e34

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 1005.441 ; gain = 19.188

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1912f53c3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 1005.441 ; gain = 19.188

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1912f53c3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 1005.441 ; gain = 19.188

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1912f53c3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 1005.441 ; gain = 19.188
Phase 3 Detail Placement | Checksum: 1912f53c3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 1005.441 ; gain = 19.188

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 10452e6ba

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1005.598 ; gain = 19.344

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.446. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 17847c019

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1005.605 ; gain = 19.352
Phase 4.1 Post Commit Optimization | Checksum: 17847c019

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1005.605 ; gain = 19.352

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 17847c019

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1005.605 ; gain = 19.352

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 17847c019

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1005.605 ; gain = 19.352

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 17847c019

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1005.605 ; gain = 19.352

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 17847c019

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1005.605 ; gain = 19.352

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 17301dcc4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1005.605 ; gain = 19.352
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17301dcc4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1005.605 ; gain = 19.352
Ending Placer Task | Checksum: 117d0dc63

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1005.605 ; gain = 19.352
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 24 Warnings, 24 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1005.605 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1005.605 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1005.605 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1005.605 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9cda3743 ConstDB: 0 ShapeSum: 7af6a520 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e417d216

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1174.473 ; gain = 168.867

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e417d216

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1174.473 ; gain = 168.867

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e417d216

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1177.465 ; gain = 171.859

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e417d216

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1177.465 ; gain = 171.859
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ff5a0bb3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1200.770 ; gain = 195.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.472  | TNS=0.000  | WHS=-0.120 | THS=-15.371|

Phase 2 Router Initialization | Checksum: 1fd5a4043

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1200.770 ; gain = 195.164

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 125d99043

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 167
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 17404b259

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.260  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: dddb061a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 247e51d68

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.260  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2369d0e79

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164
Phase 4 Rip-up And Reroute | Checksum: 2369d0e79

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e13ad09c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.347  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e13ad09c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e13ad09c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164
Phase 5 Delay and Skew Optimization | Checksum: 1e13ad09c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2b4d0a012

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.347  | TNS=0.000  | WHS=0.065  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22faac11c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164
Phase 6 Post Hold Fix | Checksum: 22faac11c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.100144 %
  Global Horizontal Routing Utilization  = 0.121483 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 225d47c5b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 225d47c5b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f066565a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.347  | TNS=0.000  | WHS=0.065  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f066565a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 24 Warnings, 24 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.770 ; gain = 195.164
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1200.770 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/flynng/Desktop/ECE491/5lab/5lab.runs/impl_1/mx_rcvr_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Oct 27 21:45:00 2016...
