# Loading project Mult
# Compile of computation_control_v2.v failed with 3 errors.
# Compile of Multiplier_v2.v failed with 1 errors.
# Compile of generate_CA_reg_ver_two.v failed with 3 errors.
# Compile of testbench_mul_v2.v was successful.
# 4 compiles, 3 failed with 7 errors.
# Compile of computation_control_v2.v failed with 3 errors.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v failed with 3 errors.
# Compile of testbench_mul_v2.v was successful.
# 4 compiles, 2 failed with 6 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v failed with 3 errors.
# Compile of testbench_mul_v2.v was successful.
# 4 compiles, 1 failed with 3 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# 5 compiles, 0 failed with no errors.
vsim work.testbench_mult_hd
# vsim work.testbench_mult_hd 
# Start time: 06:47:12 on Apr 04,2016
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(31): [PCDPC] - Port size (2) does not match connection size (1) for port 'x_value'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(31): [PCDPC] - Port size (2) does not match connection size (1) for port 'y_value'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(20): [PCDPC] - Port size (2) does not match connection size (1) for port 'x_value'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/comp File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(20): [PCDPC] - Port size (2) does not match connection size (1) for port 'y_value'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/comp File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(32): [PCDPC] - Port size (2) does not match connection size (1) for port 'x_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(32): [PCDPC] - Port size (2) does not match connection size (1) for port 'y_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(60): [PCDPC] - Port size (7) does not match connection size (1) for port 'write_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram1 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(60): [PCDPC] - Port size (7) does not match connection size (1) for port 'read_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram1 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(70): [PCDPC] - Port size (7) does not match connection size (1) for port 'write_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram2 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(70): [PCDPC] - Port size (7) does not match connection size (1) for port 'read_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram2 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'write_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram3 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'read_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram3 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(20): [PCDPC] - Port size (2) does not match connection size (1) for port 'x_value'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/comp File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(20): [PCDPC] - Port size (2) does not match connection size (1) for port 'y_value'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/comp File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(32): [PCDPC] - Port size (2) does not match connection size (1) for port 'x_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(32): [PCDPC] - Port size (2) does not match connection size (1) for port 'y_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(60): [PCDPC] - Port size (7) does not match connection size (1) for port 'write_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram1 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(60): [PCDPC] - Port size (7) does not match connection size (1) for port 'read_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram1 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(70): [PCDPC] - Port size (7) does not match connection size (1) for port 'write_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram2 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(70): [PCDPC] - Port size (7) does not match connection size (1) for port 'read_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram2 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'write_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram3 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'read_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram3 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
restart
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(20): [PCDPC] - Port size (2) does not match connection size (1) for port 'x_value'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/comp File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(20): [PCDPC] - Port size (2) does not match connection size (1) for port 'y_value'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/comp File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(32): [PCDPC] - Port size (2) does not match connection size (1) for port 'x_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(32): [PCDPC] - Port size (2) does not match connection size (1) for port 'y_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(60): [PCDPC] - Port size (7) does not match connection size (1) for port 'write_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram1 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(60): [PCDPC] - Port size (7) does not match connection size (1) for port 'read_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram1 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(70): [PCDPC] - Port size (7) does not match connection size (1) for port 'write_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram2 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(70): [PCDPC] - Port size (7) does not match connection size (1) for port 'read_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram2 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'write_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram3 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'read_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram3 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(60): [PCDPC] - Port size (7) does not match connection size (1) for port 'write_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram1 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(60): [PCDPC] - Port size (7) does not match connection size (1) for port 'read_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram1 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(70): [PCDPC] - Port size (7) does not match connection size (1) for port 'write_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram2 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(70): [PCDPC] - Port size (7) does not match connection size (1) for port 'read_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram2 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'write_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram3 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(80): [PCDPC] - Port size (7) does not match connection size (1) for port 'read_addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/ram3 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/single_clk_ram_64bits.v
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(22): [PCDPC] - Port size (11) does not match connection size (7) for port 'accum'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/comp File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v
# ** Warning: (vsim-3017) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(34): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(34): [PCDPC] - Port size (7) does not match connection size (2) for port 'addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(34): [PCDPC] - Port size (2) does not match connection size (64) for port 'y_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(34): [PCDPC] - Port size (64) does not match connection size (7) for port 'y_minus_rd'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3722) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(34): [TFMPC] - Missing connection for port 'accum'.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(22): [PCDPC] - Port size (11) does not match connection size (7) for port 'accum'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/comp File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v
# ** Warning: (vsim-3017) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(34): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(34): [PCDPC] - Port size (7) does not match connection size (2) for port 'addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(34): [PCDPC] - Port size (2) does not match connection size (64) for port 'y_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(34): [PCDPC] - Port size (64) does not match connection size (7) for port 'y_minus_rd'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3722) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(34): [TFMPC] - Missing connection for port 'accum'.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# ** Warning: (vsim-3017) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(34): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(34): [PCDPC] - Port size (7) does not match connection size (2) for port 'addr'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(34): [PCDPC] - Port size (2) does not match connection size (64) for port 'y_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(34): [PCDPC] - Port size (64) does not match connection size (7) for port 'y_minus_rd'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v
# ** Warning: (vsim-3722) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(34): [TFMPC] - Missing connection for port 'accum'.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Load canceled
restart
run 10us
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "/home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/x_value.txt" for reading.
# No such file or directory. (errno = ENOENT)    : /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(21)
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "/home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/y_value.txt" for reading.
# No such file or directory. (errno = ENOENT)    : /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(23)
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(27): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(28): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 10 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 10 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 30 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 30 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 50 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 50 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 70 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 70 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 90 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 90 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 1990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 2990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 3990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 4990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 5990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 6990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 7990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 8990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9010 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9030 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9050 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9070 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9090 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9110 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9130 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9150 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9170 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9190 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9210 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9230 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9250 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9270 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9290 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9310 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9330 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9350 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9370 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9390 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9410 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9430 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9450 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9470 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9490 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9510 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9530 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9550 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9570 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9590 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9610 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9630 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9650 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9670 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9690 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9710 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9730 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9750 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9770 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9790 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9810 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9830 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9850 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9870 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9890 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9910 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9930 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9950 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9970 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(40): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9990 ns  Iteration: 1  Instance: /testbench_mult_hd
# ** Error (suppressible): (vsim-PLI-3084) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(41): $fscanf : Argument 1 is not a valid file descriptor.
#    Time: 9990 ns  Iteration: 1  Instance: /testbench_mult_hd
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
add wave -position end  sim:/testbench_mult_hd/mult/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/x_value
add wave -position end  sim:/testbench_mult_hd/mult/y_value
add wave -position end  sim:/testbench_mult_hd/mult/clk
add wave -position end  sim:/testbench_mult_hd/mult/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/x_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/y_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/counter
add wave -position end  sim:/testbench_mult_hd/mult/accum
add wave -position end  sim:/testbench_mult_hd/mult/enable
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec
run 10us
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/ram1/DATA_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/ram1/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/ram1/data
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/ram1/write_addr
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/ram1/read_addr
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/ram1/we
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/ram1/clk
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/ram1/async_clear
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/ram1/q
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/ram1/mem
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/ram1/addr_reg
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/ram1/i
restart
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# 5 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
run 10us
add wave -position end  sim:/testbench_mult_hd/clk
add wave -position end  sim:/testbench_mult_hd/asyn_reset
add wave -position end  sim:/testbench_mult_hd/x_value
add wave -position end  sim:/testbench_mult_hd/y_value
add wave -position end  sim:/testbench_mult_hd/data_value_file_x
add wave -position end  sim:/testbench_mult_hd/data_value_file_y
add wave -position end  sim:/testbench_mult_hd/scan_file_x
add wave -position end  sim:/testbench_mult_hd/scan_file_y
add wave -position end  sim:/testbench_mult_hd/control
add wave -position end  sim:/testbench_mult_hd/cnt
restart

run 10us
add wave -position end  sim:/testbench_mult_hd/mult/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/x_value
add wave -position end  sim:/testbench_mult_hd/mult/y_value
add wave -position end  sim:/testbench_mult_hd/mult/clk
add wave -position end  sim:/testbench_mult_hd/mult/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/x_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/y_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/counter
add wave -position end  sim:/testbench_mult_hd/mult/accum
add wave -position end  sim:/testbench_mult_hd/mult/enable
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec_sel
restart
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v failed with 1 errors.
# Compile of D_ff_arb_delay.v failed with 1 errors.
# 7 compiles, 2 failed with 2 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v failed with 1 errors.
# 7 compiles, 1 failed with 1 error.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v failed with 3 errors.
# 7 compiles, 1 failed with 3 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v failed with 2 errors.
# 7 compiles, 1 failed with 2 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v failed with 1 errors.
# 7 compiles, 1 failed with 1 error.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v failed with 4 errors.
# 7 compiles, 1 failed with 4 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v failed with 3 errors.
# 7 compiles, 1 failed with 3 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v failed with 3 errors.
# 7 compiles, 1 failed with 3 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
add wave -position end  sim:/testbench_mult_hd/mult/SDVM_x_vec/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/SDVM_x_vec/enable
add wave -position end  sim:/testbench_mult_hd/mult/SDVM_x_vec/clk
add wave -position end  sim:/testbench_mult_hd/mult/SDVM_x_vec/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/SDVM_x_vec/vec_in_plus
add wave -position end  sim:/testbench_mult_hd/mult/SDVM_x_vec/vec_in_minus
add wave -position end  sim:/testbench_mult_hd/mult/SDVM_x_vec/digit_select
add wave -position end  sim:/testbench_mult_hd/mult/SDVM_x_vec/digit_sel_delay
add wave -position end  sim:/testbench_mult_hd/mult/SDVM_x_vec/vec_out_plus
add wave -position end  sim:/testbench_mult_hd/mult/SDVM_x_vec/vec_out_minus
restar
# ambiguous command name "restar": restart restartCmd restartDone restartError restartParse

restart
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
add wave -position 6  sim:/testbench_mult_hd/mult/SDVM_x_vec/select
restart
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v failed with 4 errors.
# 7 compiles, 1 failed with 4 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v failed with 5 errors.
# 7 compiles, 1 failed with 5 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v failed with 3 errors.
# 7 compiles, 1 failed with 3 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(23): [PCDPC] - Port size (11) does not match connection size (7) for port 'rest_cycle'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/comp File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/computation_control_v2.v
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_mult_hd/mult/accum'. 
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
add wave -position end  sim:/testbench_mult_hd/mult/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/x_value
add wave -position end  sim:/testbench_mult_hd/mult/y_value
add wave -position end  sim:/testbench_mult_hd/mult/clk
add wave -position end  sim:/testbench_mult_hd/mult/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/x_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/y_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/counter
add wave -position end  sim:/testbench_mult_hd/mult/addr
add wave -position end  sim:/testbench_mult_hd/mult/enable
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec_sel
restart
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/online_delay
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/enable
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/clk
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_in
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_in
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/accum
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_plus_rd
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_minus_rd
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_plus_rd
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_minus_rd
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_plus_wr
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_minus_wr
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_plus_wr
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_minus_wr
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_value
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_value
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/wr_enable
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/addr
restart
run 10us
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/online_delay
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/enable
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/clk
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_in
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_in
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/accum
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_plus_rd
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_minus_rd
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_plus_rd
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_minus_rd
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_plus_wr
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_minus_wr
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_plus_wr
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_minus_wr
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_value
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_value
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/wr_enable
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/addr
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/refresh
restart
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# 10 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[0] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[1] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[2] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[3] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[4] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[5] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[6] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[7] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[8] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[9] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[10] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[11] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[12] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[13] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[14] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[15] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[16] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[17] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[18] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[19] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[20] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[21] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[22] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[23] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[24] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[25] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[26] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[27] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[28] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[29] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[30] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[31] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[32] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[33] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[34] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[35] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[36] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[37] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[38] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[39] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[40] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[41] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[42] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[43] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[44] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[45] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[46] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[47] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[48] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[49] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[50] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[51] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[52] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[53] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[54] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[55] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[56] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[57] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[58] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[59] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[60] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[61] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[62] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder1/adder_chain[63] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[0] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[1] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[2] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[3] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[4] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[5] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[6] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[7] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[8] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[9] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[10] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[11] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[12] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[13] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[14] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[15] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[16] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[17] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[18] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[19] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[20] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[21] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[22] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[23] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[24] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[25] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[26] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[27] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[28] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[29] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[30] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[31] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[32] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[33] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[34] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[35] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[36] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[37] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[38] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[39] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[40] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[41] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[42] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[43] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[44] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[45] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[46] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[47] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[48] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[49] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[50] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[51] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[52] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[53] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[54] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[55] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[56] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[57] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[58] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[59] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[60] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[61] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[62] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(29): Instantiation of 'on_line_adder_block' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /testbench_mult_hd/mult/adder/adder2/adder_chain[63] File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 0 failed with no errors.
restart
# No Design Loaded!

restart
# No Design Loaded!

# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 0 failed with no errors.
restart
# No Design Loaded!

vsim work.testbench_mult_hd
# vsim work.testbench_mult_hd 
# Start time: 06:47:12 on Apr 04,2016
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.on_line_adder_block
# Loading work.full_adder
add wave -position end  sim:/testbench_mult_hd/mult/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/x_value
add wave -position end  sim:/testbench_mult_hd/mult/y_value
add wave -position end  sim:/testbench_mult_hd/mult/clk
add wave -position end  sim:/testbench_mult_hd/mult/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/x_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/y_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/counter
add wave -position end  sim:/testbench_mult_hd/mult/addr
add wave -position end  sim:/testbench_mult_hd/mult/enable
add wave -position end  sim:/testbench_mult_hd/mult/refresh
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/w_plus
add wave -position end  sim:/testbench_mult_hd/mult/w_minus
add wave -position end  sim:/testbench_mult_hd/mult/v_plus
add wave -position end  sim:/testbench_mult_hd/mult/v_minus
add wave -position end  sim:/testbench_mult_hd/mult/cin_one
add wave -position end  sim:/testbench_mult_hd/mult/cin_two
add wave -position end  sim:/testbench_mult_hd/mult/cout_one
add wave -position end  sim:/testbench_mult_hd/mult/cout_two
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 0 failed with no errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 0 failed with no errors.
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/online_delay
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/enable
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/clk
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_in
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_in
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/accum
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/refresh
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_plus_rd
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_minus_rd
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_plus_rd
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_minus_rd
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_plus_wr
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_minus_wr
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_plus_wr
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_minus_wr
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/x_value
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/y_value
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/wr_enable
add wave -position end  sim:/testbench_mult_hd/mult/CA_reg/addr
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
add wave -position 18  sim:/testbench_mult_hd/mult/CA_reg/shift_cnt
restart
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
add wave -position 22  sim:/testbench_mult_hd/mult/CA_reg/x_plus_wr_rev
add wave -position 23  sim:/testbench_mult_hd/mult/CA_reg/x_minus_wr_rev
add wave -position 24  sim:/testbench_mult_hd/mult/CA_reg/y_plus_wr_rev
add wave -position 25  sim:/testbench_mult_hd/mult/CA_reg/y_minus_wr_rev
restart
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 0 failed with no errors.
add wave -position end  sim:/testbench_mult_hd/mult/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/x_value
add wave -position end  sim:/testbench_mult_hd/mult/y_value
add wave -position end  sim:/testbench_mult_hd/mult/clk
add wave -position end  sim:/testbench_mult_hd/mult/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/x_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/y_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/counter
add wave -position end  sim:/testbench_mult_hd/mult/shift_cnt
add wave -position end  sim:/testbench_mult_hd/mult/addr
add wave -position end  sim:/testbench_mult_hd/mult/enable
add wave -position end  sim:/testbench_mult_hd/mult/refresh
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/w_plus
add wave -position end  sim:/testbench_mult_hd/mult/w_minus
add wave -position end  sim:/testbench_mult_hd/mult/v_plus
add wave -position end  sim:/testbench_mult_hd/mult/v_minus
add wave -position end  sim:/testbench_mult_hd/mult/cin_one
add wave -position end  sim:/testbench_mult_hd/mult/cin_two
add wave -position end  sim:/testbench_mult_hd/mult/cout_one
add wave -position end  sim:/testbench_mult_hd/mult/cout_two
restar
# ambiguous command name "restar": restart restartCmd restartDone restartError restartParse

add wave -position end  sim:/testbench_mult_hd/mult/cout_two
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.on_line_adder_block
# Loading work.full_adder
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(21): [PCDPC] - Port size (64) does not match connection size (2) for port 'x_plus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int/adder1 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(21): [PCDPC] - Port size (64) does not match connection size (2) for port 'x_minus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int/adder1 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(21): [PCDPC] - Port size (64) does not match connection size (2) for port 'y_plus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int/adder1 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(21): [PCDPC] - Port size (64) does not match connection size (2) for port 'y_minus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int/adder1 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(21): [PCDPC] - Port size (64) does not match connection size (2) for port 'z_plus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int/adder1 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(21): [PCDPC] - Port size (64) does not match connection size (2) for port 'z_minus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int/adder1 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(25): [PCDPC] - Port size (64) does not match connection size (2) for port 'x_plus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int/adder2 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(25): [PCDPC] - Port size (64) does not match connection size (2) for port 'x_minus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int/adder2 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(25): [PCDPC] - Port size (64) does not match connection size (2) for port 'y_plus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int/adder2 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(25): [PCDPC] - Port size (64) does not match connection size (2) for port 'y_minus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int/adder2 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(25): [PCDPC] - Port size (64) does not match connection size (2) for port 'z_plus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int/adder2 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(25): [PCDPC] - Port size (64) does not match connection size (2) for port 'z_minus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int/adder2 File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_adder.v
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_mult_hd/mult/cin_one'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_mult_hd/mult/cin_two'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_mult_hd/mult/cout_one'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_mult_hd/mult/cout_two'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_mult_hd/mult/cout_two'. 
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
add wave -position end  sim:/testbench_mult_hd/mult/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/x_value
add wave -position end  sim:/testbench_mult_hd/mult/y_value
add wave -position end  sim:/testbench_mult_hd/mult/clk
add wave -position end  sim:/testbench_mult_hd/mult/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/x_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/y_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/counter
add wave -position end  sim:/testbench_mult_hd/mult/shift_cnt
add wave -position end  sim:/testbench_mult_hd/mult/addr
add wave -position end  sim:/testbench_mult_hd/mult/enable
add wave -position end  sim:/testbench_mult_hd/mult/refresh
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/w_plus
add wave -position end  sim:/testbench_mult_hd/mult/w_minus
add wave -position end  sim:/testbench_mult_hd/mult/v_plus
add wave -position end  sim:/testbench_mult_hd/mult/v_minus
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_int
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_minus_int
restart
run 10us
# WARNING: No extended dataflow license exists
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v failed with 1 errors.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 1 failed with 1 error.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v failed with 1 errors.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 1 failed with 1 error.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.on_line_adder_block
# Loading work.full_adder
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(111): [PCDPC] - Port size (5) does not match connection size (6) for port 'x_plus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(111): [PCDPC] - Port size (5) does not match connection size (6) for port 'x_minus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(111): [PCDPC] - Port size (5) does not match connection size (6) for port 'y_plus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(111): [PCDPC] - Port size (5) does not match connection size (6) for port 'y_minus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(111): [PCDPC] - Port size (5) does not match connection size (6) for port 'residue_plus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(111): [PCDPC] - Port size (5) does not match connection size (6) for port 'residue_minus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(111): [PCDPC] - Port size (5) does not match connection size (6) for port 'results_plus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(111): [PCDPC] - Port size (5) does not match connection size (6) for port 'results_minus'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/adder_int File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/four_bits_parallel_adder.v
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 0 failed with no errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# 11 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.V_upper_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
# ** Warning: (vsim-3017) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(31): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v
# ** Warning: (vsim-3722) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/testbench_mul_v2.v(31): [TFMPC] - Missing connection for port 'p_value'.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v failed with 1 errors.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# 12 compiles, 1 failed with 1 error.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.V_upper_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
add wave -position end  sim:/testbench_mult_hd/mult/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/UPPER_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/x_value
add wave -position end  sim:/testbench_mult_hd/mult/y_value
add wave -position end  sim:/testbench_mult_hd/mult/clk
add wave -position end  sim:/testbench_mult_hd/mult/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/p_value
add wave -position end  sim:/testbench_mult_hd/mult/x_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/y_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/counter
add wave -position end  sim:/testbench_mult_hd/mult/shift_cnt
add wave -position end  sim:/testbench_mult_hd/mult/addr
add wave -position end  sim:/testbench_mult_hd/mult/enable
add wave -position end  sim:/testbench_mult_hd/mult/refresh
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/w_plus
add wave -position end  sim:/testbench_mult_hd/mult/w_minus
add wave -position end  sim:/testbench_mult_hd/mult/v_plus
add wave -position end  sim:/testbench_mult_hd/mult/v_minus
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_int
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/compare_frac
add wave -position end  sim:/testbench_mult_hd/mult/compare_int
restart
run 10us
# Compile of computation_control_v2.v failed with 1 errors.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# 12 compiles, 1 failed with 1 error.
# Compile of computation_control_v2.v failed with 3 errors.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# 12 compiles, 1 failed with 3 errors.
# Compile of computation_control_v2.v failed with 3 errors.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# 12 compiles, 1 failed with 3 errors.
# Compile of computation_control_v2.v failed with 3 errors.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# 12 compiles, 1 failed with 3 errors.
# Compile of computation_control_v2.v failed with 7 errors.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# 12 compiles, 1 failed with 7 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# 12 compiles, 0 failed with no errors.
add wave -position end  sim:/testbench_mult_hd/mult/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/UPPER_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/x_value
add wave -position end  sim:/testbench_mult_hd/mult/y_value
add wave -position end  sim:/testbench_mult_hd/mult/clk
add wave -position end  sim:/testbench_mult_hd/mult/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/p_value
add wave -position end  sim:/testbench_mult_hd/mult/x_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/y_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/counter
add wave -position end  sim:/testbench_mult_hd/mult/shift_cnt
add wave -position end  sim:/testbench_mult_hd/mult/addr
add wave -position end  sim:/testbench_mult_hd/mult/enable
add wave -position end  sim:/testbench_mult_hd/mult/refresh
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/w_plus
add wave -position end  sim:/testbench_mult_hd/mult/w_minus
add wave -position end  sim:/testbench_mult_hd/mult/v_plus
add wave -position end  sim:/testbench_mult_hd/mult/v_minus
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_int
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/compare_frac
add wave -position end  sim:/testbench_mult_hd/mult/compare_int
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(117): Instantiation of 'add_control' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# Loading work.V_upper_bits_v2
run 10us
# No Design Loaded!
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# 13 compiles, 0 failed with no errors.
restart
# No Design Loaded!

restart
# No Design Loaded!

# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# 13 compiles, 0 failed with no errors.
restart
# No Design Loaded!

vsim work.testbench_mult_hd
# vsim work.testbench_mult_hd 
# Start time: 06:47:12 on Apr 04,2016
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
# ** Warning: (vsim-3017) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(145): [TFMPC] - Too few port connections. Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/V_block File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/V_upper_bits_v2.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(145): [PCDPC] - Port size (2) does not match connection size (1) for port 'shift_in'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/V_upper_bits_v2.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/V_block File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/V_upper_bits_v2.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(145): [PCDPC] - Port size (1) does not match connection size (5) for port 'compare_frac'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/V_upper_bits_v2.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/V_block File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/V_upper_bits_v2.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(145): [PCDPC] - Port size (5) does not match connection size (2) for port 'w_minus_int'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/V_upper_bits_v2.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/V_block File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/V_upper_bits_v2.v
# ** Warning: (vsim-3722) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(145): [TFMPC] - Missing connection for port 'p_value'.
# Warning in wave window restart: (vish-4014) No objects found matching '/testbench_mult_hd/mult/addr'. 
# Load canceled
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# 13 compiles, 0 failed with no errors.
vsim work.testbench_mult_hd
# End time: 03:50:58 on Apr 08,2016, Elapsed time: 93:03:46
# Errors: 1142, Warnings: 86
# vsim work.testbench_mult_hd 
# Start time: 03:50:59 on Apr 08,2016
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
add wave -position end  sim:/testbench_mult_hd/mult/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/UPPER_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/x_value
add wave -position end  sim:/testbench_mult_hd/mult/y_value
add wave -position end  sim:/testbench_mult_hd/mult/clk
add wave -position end  sim:/testbench_mult_hd/mult/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/p_value
add wave -position end  sim:/testbench_mult_hd/mult/x_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/y_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/counter
add wave -position end  sim:/testbench_mult_hd/mult/shift_cnt
add wave -position end  sim:/testbench_mult_hd/mult/wr_addr
add wave -position end  sim:/testbench_mult_hd/mult/rd_addr
add wave -position end  sim:/testbench_mult_hd/mult/enable
add wave -position end  sim:/testbench_mult_hd/mult/refresh
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/w_plus
add wave -position end  sim:/testbench_mult_hd/mult/w_minus
add wave -position end  sim:/testbench_mult_hd/mult/v_plus
add wave -position end  sim:/testbench_mult_hd/mult/v_minus
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_int
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/compare_frac
add wave -position end  sim:/testbench_mult_hd/mult/compare_int
add wave -position end  sim:/testbench_mult_hd/mult/add_enable
add wave -position end  sim:/testbench_mult_hd/mult/shift_in
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# 13 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# 13 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v failed with 4 errors.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v failed with 1 errors.
# Compile of add_control.v was successful.
# 13 compiles, 2 failed with 5 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v failed with 4 errors.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# 13 compiles, 1 failed with 4 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# 13 compiles, 0 failed with no errors.
vsim work.testbench_mult_hd
# End time: 18:53:59 on Apr 08,2016, Elapsed time: 15:03:00
# Errors: 0, Warnings: 0
# vsim work.testbench_mult_hd 
# Start time: 18:53:59 on Apr 08,2016
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# ** Error: (vsim-3033) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(158): Instantiation of 'V_frac_bits_v2' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v
#         Searched libraries:
#             /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/work
# Error loading design
# End time: 18:54:00 on Apr 08,2016, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v failed with 3 errors.
# 14 compiles, 1 failed with 3 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v failed with 3 errors.
# 14 compiles, 1 failed with 3 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v failed with 5 errors.
# 14 compiles, 1 failed with 5 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v failed with 4 errors.
# 14 compiles, 1 failed with 4 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v failed with 4 errors.
# 14 compiles, 1 failed with 4 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v failed with 4 errors.
# 14 compiles, 1 failed with 4 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.testbench_mult_hd
# vsim work.testbench_mult_hd 
# Start time: 18:57:51 on Apr 08,2016
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
add wave -position end  sim:/testbench_mult_hd/mult/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/UPPER_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/x_value
add wave -position end  sim:/testbench_mult_hd/mult/y_value
add wave -position end  sim:/testbench_mult_hd/mult/clk
add wave -position end  sim:/testbench_mult_hd/mult/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/p_value
add wave -position end  sim:/testbench_mult_hd/mult/x_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/y_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/counter
add wave -position end  sim:/testbench_mult_hd/mult/shift_cnt
add wave -position end  sim:/testbench_mult_hd/mult/wr_addr
add wave -position end  sim:/testbench_mult_hd/mult/rd_addr
add wave -position end  sim:/testbench_mult_hd/mult/enable
add wave -position end  sim:/testbench_mult_hd/mult/refresh
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/w_plus
add wave -position end  sim:/testbench_mult_hd/mult/w_minus
add wave -position end  sim:/testbench_mult_hd/mult/v_plus
add wave -position end  sim:/testbench_mult_hd/mult/v_minus
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_int
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/compare_frac
add wave -position end  sim:/testbench_mult_hd/mult/compare_int
add wave -position end  sim:/testbench_mult_hd/mult/add_enable
add wave -position end  sim:/testbench_mult_hd/mult/res_enable
add wave -position end  sim:/testbench_mult_hd/mult/shift_in
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
add wave -position end  sim:/testbench_mult_hd/mult/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/UPPER_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/x_value
add wave -position end  sim:/testbench_mult_hd/mult/y_value
add wave -position end  sim:/testbench_mult_hd/mult/clk
add wave -position end  sim:/testbench_mult_hd/mult/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/p_value
add wave -position end  sim:/testbench_mult_hd/mult/x_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/y_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/counter
add wave -position end  sim:/testbench_mult_hd/mult/shift_cnt
add wave -position end  sim:/testbench_mult_hd/mult/wr_addr
add wave -position end  sim:/testbench_mult_hd/mult/rd_addr
add wave -position end  sim:/testbench_mult_hd/mult/enable
add wave -position end  sim:/testbench_mult_hd/mult/refresh
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/w_plus
add wave -position end  sim:/testbench_mult_hd/mult/w_minus
add wave -position end  sim:/testbench_mult_hd/mult/v_plus
add wave -position end  sim:/testbench_mult_hd/mult/v_minus
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_int
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/compare_frac
add wave -position end  sim:/testbench_mult_hd/mult/compare_int
add wave -position end  sim:/testbench_mult_hd/mult/add_enable
add wave -position end  sim:/testbench_mult_hd/mult/res_enable
add wave -position end  sim:/testbench_mult_hd/mult/shift_in
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
add wave -position 5  sim:/testbench_mult_hd/mult/x_value_delay
add wave -position 6  sim:/testbench_mult_hd/mult/y_value_delay
restart
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.D_FF
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.D_FF
# Loading work.single_clk_ram_64bits
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(133): [PCDPC] - Port size (2) does not match connection size (64) for port 'in'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/D_ff_arb_delay.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/D_x_minus File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/D_ff_arb_delay.v
# ** Warning: (vsim-3015) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/generate_CA_reg_ver_two.v(133): [PCDPC] - Port size (2) does not match connection size (64) for port 'out'. The port definition is at: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/D_ff_arb_delay.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/CA_reg/D_x_minus File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/D_ff_arb_delay.v
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10s
# Invalid time value: 10s
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# End time: 02:42:40 on Apr 28,2016, Elapsed time: 463:44:49
# Errors: 1, Warnings: 2
