#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x127e6e680 .scope module, "test_full_integration" "test_full_integration" 2 3;
 .timescale -9 -12;
L_0x127ea6140 .functor BUFZ 1, v0x127ea0a70_0, C4<0>, C4<0>, C4<0>;
L_0x127ea61f0 .functor BUFZ 1, v0x127ea15b0_0, C4<0>, C4<0>, C4<0>;
v0x127ea2410_0 .net "acc_addr", 7 0, v0x127e9cc20_0;  1 drivers
v0x127ea24c0_0 .net "acc_buf_sel", 0 0, v0x127e9ccd0_0;  1 drivers
v0x127ea2570_0 .net "acc_rd_en", 0 0, v0x127e9ce10_0;  1 drivers
v0x127ea2640_0 .net "acc_wr_en", 0 0, v0x127e9ceb0_0;  1 drivers
v0x127ea26f0_0 .net "cfg_addr", 7 0, v0x127e9d220_0;  1 drivers
v0x127ea27c0_0 .net "cfg_data", 15 0, v0x127e9d2d0_0;  1 drivers
v0x127ea2870_0 .net "cfg_wr_en", 0 0, v0x127e9e4d0_0;  1 drivers
v0x127ea2920_0 .var "clk", 0 0;
v0x127ea29d0_0 .net "current_stage", 1 0, L_0x127ea5ed0;  1 drivers
v0x127ea2b00_0 .var "dma_busy", 0 0;
v0x127ea2b90_0 .net "dma_dir", 0 0, v0x127e9e760_0;  1 drivers
v0x127ea2c20_0 .net "dma_elem_sz", 1 0, v0x127e9e800_0;  1 drivers
v0x127ea2cd0_0 .net "dma_length", 15 0, v0x127e9e8b0_0;  1 drivers
v0x127ea2d80_0 .net "dma_start", 0 0, v0x127e9e960_0;  1 drivers
v0x127ea2e30_0 .net "dma_ub_addr", 7 0, v0x127e9ea00_0;  1 drivers
v0x127ea2ee0_0 .net "halt_req", 0 0, v0x127e9f250_0;  1 drivers
v0x127ea2f90_0 .var "instr_data", 31 0;
v0x127ea3140_0 .net "interrupt_en", 0 0, v0x127e9fcd0_0;  1 drivers
v0x127ea31d0_0 .net "ir_ld", 0 0, L_0x127ea5c90;  1 drivers
v0x127ea3260_0 .net "pc_cnt", 0 0, L_0x127ea5be0;  1 drivers
v0x127ea32f0_0 .net "pipeline_stall", 0 0, L_0x127ea5a40;  1 drivers
v0x127ea3380_0 .var "rst_n", 0 0;
v0x127ea3430_0 .net "sync_mask", 3 0, v0x127ea03d0_0;  1 drivers
v0x127ea34e0_0 .net "sync_timeout", 15 0, v0x127ea0480_0;  1 drivers
v0x127ea3590_0 .net "sync_wait", 0 0, v0x127ea0530_0;  1 drivers
v0x127ea3640_0 .net "sys_acc_addr", 7 0, v0x127ea0680_0;  1 drivers
v0x127ea36f0_0 .net "sys_acc_clear", 0 0, v0x127ea0730_0;  1 drivers
v0x127ea37a0_0 .var "sys_busy", 0 0;
v0x127ea3850_0 .net "sys_done", 0 0, L_0x127ea6140;  1 drivers
v0x127ea38e0_0 .net "sys_mode", 1 0, v0x127ea0870_0;  1 drivers
v0x127ea3990_0 .net "sys_rows", 7 0, v0x127ea0920_0;  1 drivers
v0x127ea3a40_0 .net "sys_signed", 0 0, v0x127ea09d0_0;  1 drivers
v0x127ea3af0_0 .net "sys_start", 0 0, v0x127ea0a70_0;  1 drivers
v0x127ea3040_0 .net "sys_transpose", 0 0, v0x127ea0b10_0;  1 drivers
v0x127ea3d80_0 .net "ub_buf_sel", 0 0, v0x127ea0bb0_0;  1 drivers
v0x127ea3e10_0 .net "ub_rd_addr", 8 0, v0x127ea0cf0_0;  1 drivers
v0x127ea3ec0_0 .net "ub_rd_count", 8 0, v0x127ea0da0_0;  1 drivers
L_0x1180880e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x127ea3f70_0 .net "ub_rd_data", 255 0, L_0x1180880e8;  1 drivers
v0x127ea4000_0 .net "ub_rd_en", 0 0, v0x127ea0e50_0;  1 drivers
v0x127ea40b0_0 .net "ub_wr_addr", 8 0, v0x127ea0ef0_0;  1 drivers
v0x127ea4160_0 .net "ub_wr_count", 8 0, v0x127ea0fa0_0;  1 drivers
v0x127ea4210_0 .net "ub_wr_en", 0 0, v0x127ea1050_0;  1 drivers
v0x127ea42c0_0 .var "vpu_busy", 0 0;
v0x127ea4370_0 .net "vpu_done", 0 0, L_0x127ea61f0;  1 drivers
v0x127ea4400_0 .net "vpu_in_addr", 7 0, v0x127ea1240_0;  1 drivers
v0x127ea44b0_0 .net "vpu_length", 7 0, v0x127ea12f0_0;  1 drivers
v0x127ea4560_0 .net "vpu_mode", 3 0, v0x127ea13a0_0;  1 drivers
v0x127ea4610_0 .net "vpu_out_addr", 7 0, v0x127ea1450_0;  1 drivers
v0x127ea46c0_0 .net "vpu_param", 15 0, v0x127ea1500_0;  1 drivers
v0x127ea4770_0 .net "vpu_start", 0 0, v0x127ea15b0_0;  1 drivers
v0x127ea4820_0 .net "wt_buf_sel", 0 0, v0x127ea1650_0;  1 drivers
v0x127ea48d0_0 .var "wt_busy", 0 0;
v0x127ea4980_0 .net "wt_fifo_wr", 0 0, v0x127ea1830_0;  1 drivers
v0x127ea4a30_0 .net "wt_mem_addr", 23 0, v0x127ea18d0_0;  1 drivers
v0x127ea4ae0_0 .net "wt_mem_rd_en", 0 0, v0x127ea1980_0;  1 drivers
v0x127ea4b90_0 .net "wt_num_tiles", 7 0, v0x127ea1a20_0;  1 drivers
E_0x127e6c280 .event posedge, v0x127e9e570_0;
E_0x127e6bb50/0 .event anyedge, v0x127ea0a70_0, v0x127ea15b0_0, v0x127e9e960_0, v0x127ea1980_0;
E_0x127e6bb50/1 .event anyedge, v0x127ea1830_0;
E_0x127e6bb50 .event/or E_0x127e6bb50/0, E_0x127e6bb50/1;
S_0x127e6f080 .scope module, "controller" "tpu_controller" 2 58, 3 3 0, S_0x127e6e680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "instr_addr";
    .port_info 3 /INPUT 32 "instr_data";
    .port_info 4 /INPUT 1 "sys_busy";
    .port_info 5 /INPUT 1 "vpu_busy";
    .port_info 6 /INPUT 1 "dma_busy";
    .port_info 7 /INPUT 1 "wt_busy";
    .port_info 8 /OUTPUT 1 "pc_cnt";
    .port_info 9 /OUTPUT 1 "pc_ld";
    .port_info 10 /OUTPUT 1 "ir_ld";
    .port_info 11 /OUTPUT 1 "if_id_flush";
    .port_info 12 /OUTPUT 1 "sys_start";
    .port_info 13 /OUTPUT 2 "sys_mode";
    .port_info 14 /OUTPUT 8 "sys_rows";
    .port_info 15 /OUTPUT 1 "sys_signed";
    .port_info 16 /OUTPUT 1 "sys_transpose";
    .port_info 17 /OUTPUT 8 "sys_acc_addr";
    .port_info 18 /OUTPUT 1 "sys_acc_clear";
    .port_info 19 /OUTPUT 1 "ub_rd_en";
    .port_info 20 /OUTPUT 1 "ub_wr_en";
    .port_info 21 /OUTPUT 9 "ub_rd_addr";
    .port_info 22 /OUTPUT 9 "ub_wr_addr";
    .port_info 23 /OUTPUT 9 "ub_rd_count";
    .port_info 24 /OUTPUT 9 "ub_wr_count";
    .port_info 25 /OUTPUT 1 "ub_buf_sel";
    .port_info 26 /OUTPUT 1 "wt_mem_rd_en";
    .port_info 27 /OUTPUT 24 "wt_mem_addr";
    .port_info 28 /OUTPUT 1 "wt_fifo_wr";
    .port_info 29 /OUTPUT 8 "wt_num_tiles";
    .port_info 30 /OUTPUT 1 "wt_buf_sel";
    .port_info 31 /OUTPUT 1 "acc_wr_en";
    .port_info 32 /OUTPUT 1 "acc_rd_en";
    .port_info 33 /OUTPUT 8 "acc_addr";
    .port_info 34 /OUTPUT 1 "acc_buf_sel";
    .port_info 35 /OUTPUT 1 "vpu_start";
    .port_info 36 /OUTPUT 4 "vpu_mode";
    .port_info 37 /OUTPUT 8 "vpu_in_addr";
    .port_info 38 /OUTPUT 8 "vpu_out_addr";
    .port_info 39 /OUTPUT 8 "vpu_length";
    .port_info 40 /OUTPUT 16 "vpu_param";
    .port_info 41 /OUTPUT 1 "dma_start";
    .port_info 42 /OUTPUT 1 "dma_dir";
    .port_info 43 /OUTPUT 8 "dma_ub_addr";
    .port_info 44 /OUTPUT 16 "dma_length";
    .port_info 45 /OUTPUT 2 "dma_elem_sz";
    .port_info 46 /OUTPUT 1 "sync_wait";
    .port_info 47 /OUTPUT 4 "sync_mask";
    .port_info 48 /OUTPUT 16 "sync_timeout";
    .port_info 49 /OUTPUT 1 "cfg_wr_en";
    .port_info 50 /OUTPUT 8 "cfg_addr";
    .port_info 51 /OUTPUT 16 "cfg_data";
    .port_info 52 /OUTPUT 1 "halt_req";
    .port_info 53 /OUTPUT 1 "interrupt_en";
    .port_info 54 /OUTPUT 1 "pipeline_stall";
    .port_info 55 /OUTPUT 2 "current_stage";
P_0x12801a400 .param/l "ADD_BIAS_OP" 1 3 113, C4<100010>;
P_0x12801a440 .param/l "AVGPOOL_OP" 1 3 112, C4<100001>;
P_0x12801a480 .param/l "BATCH_NORM_OP" 1 3 114, C4<100011>;
P_0x12801a4c0 .param/l "CFG_REG_OP" 1 3 116, C4<110001>;
P_0x12801a500 .param/l "CONV2D_OP" 1 3 105, C4<010001>;
P_0x12801a540 .param/l "HALT_OP" 1 3 117, C4<111111>;
P_0x12801a580 .param/l "LD_UB_OP" 1 3 102, C4<000100>;
P_0x12801a5c0 .param/l "MATMUL_ACC_OP" 1 3 106, C4<010010>;
P_0x12801a600 .param/l "MATMUL_OP" 1 3 104, C4<010000>;
P_0x12801a640 .param/l "MAXPOOL_OP" 1 3 111, C4<100000>;
P_0x12801a680 .param/l "NOP_OP" 1 3 98, C4<000000>;
P_0x12801a6c0 .param/l "OPCODE_WIDTH" 1 3 97, +C4<00000000000000000000000000000110>;
P_0x12801a700 .param/l "RD_HOST_MEM_OP" 1 3 99, C4<000001>;
P_0x12801a740 .param/l "RD_WEIGHT_OP" 1 3 101, C4<000011>;
P_0x12801a780 .param/l "RELU6_OP" 1 3 108, C4<011001>;
P_0x12801a7c0 .param/l "RELU_OP" 1 3 107, C4<011000>;
P_0x12801a800 .param/l "SIGMOID_OP" 1 3 109, C4<011010>;
P_0x12801a840 .param/l "ST_UB_OP" 1 3 103, C4<000101>;
P_0x12801a880 .param/l "SYNC_OP" 1 3 115, C4<110000>;
P_0x12801a8c0 .param/l "TANH_OP" 1 3 110, C4<011011>;
P_0x12801a900 .param/l "WR_HOST_MEM_OP" 1 3 100, C4<000010>;
L_0x127ea5640 .functor OR 1, v0x127ea37a0_0, v0x127ea42c0_0, C4<0>, C4<0>;
L_0x127ea56b0 .functor OR 1, L_0x127ea5640, v0x127ea2b00_0, C4<0>, C4<0>;
L_0x127ea5760 .functor OR 1, L_0x127ea56b0, v0x127ea48d0_0, C4<0>, C4<0>;
L_0x127ea58e0 .functor OR 1, L_0x127ea5760, v0x127ea01e0_0, C4<0>, C4<0>;
L_0x127ea5a40 .functor BUFZ 1, L_0x127ea58e0, C4<0>, C4<0>, C4<0>;
L_0x127ea5b30 .functor BUFZ 8, v0x127e9ebf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x127ea5be0 .functor BUFZ 1, v0x127ea00b0_0, C4<0>, C4<0>, C4<0>;
L_0x127ea5c90 .functor BUFZ 1, v0x127e9fe10_0, C4<0>, C4<0>, C4<0>;
v0x127e70d50_0 .net *"_ivl_13", 0 0, L_0x127ea50e0;  1 drivers
v0x127e9c590_0 .net *"_ivl_17", 0 0, L_0x127ea51c0;  1 drivers
v0x127e9c630_0 .net *"_ivl_21", 0 0, L_0x127ea52a0;  1 drivers
v0x127e9c6c0_0 .net *"_ivl_26", 0 0, L_0x127ea5560;  1 drivers
v0x127e9c760_0 .net *"_ivl_27", 0 0, L_0x127ea5640;  1 drivers
v0x127e9c850_0 .net *"_ivl_29", 0 0, L_0x127ea56b0;  1 drivers
L_0x118088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127e9c900_0 .net/2u *"_ivl_45", 1 0, L_0x118088010;  1 drivers
L_0x118088058 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x127e9c9b0_0 .net/2u *"_ivl_47", 1 0, L_0x118088058;  1 drivers
L_0x1180880a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x127e9ca60_0 .net/2u *"_ivl_49", 1 0, L_0x1180880a0;  1 drivers
v0x127e9cb70_0 .net *"_ivl_51", 1 0, L_0x127ea5d90;  1 drivers
v0x127e9cc20_0 .var "acc_addr", 7 0;
v0x127e9ccd0_0 .var "acc_buf_sel", 0 0;
v0x127e9cd70_0 .var "acc_buf_sel_reg", 0 0;
v0x127e9ce10_0 .var "acc_rd_en", 0 0;
v0x127e9ceb0_0 .var "acc_wr_en", 0 0;
v0x127e9cf50_0 .net "arg1", 7 0, L_0x127ea4d20;  1 drivers
v0x127e9d000_0 .net "arg2", 7 0, L_0x127ea4e20;  1 drivers
v0x127e9d190_0 .net "arg3", 7 0, L_0x127ea4ee0;  1 drivers
v0x127e9d220_0 .var "cfg_addr", 7 0;
v0x127e9d2d0_0 .var "cfg_data", 15 0;
v0x127e9d380_0 .var/i "cfg_init_i", 31 0;
v0x127e9d430 .array "cfg_registers", 255 0, 15 0;
v0x127e9e4d0_0 .var "cfg_wr_en", 0 0;
v0x127e9e570_0 .net "clk", 0 0, v0x127ea2920_0;  1 drivers
v0x127e9e610_0 .net "current_stage", 1 0, L_0x127ea5ed0;  alias, 1 drivers
v0x127e9e6c0_0 .net "dma_busy", 0 0, v0x127ea2b00_0;  1 drivers
v0x127e9e760_0 .var "dma_dir", 0 0;
v0x127e9e800_0 .var "dma_elem_sz", 1 0;
v0x127e9e8b0_0 .var "dma_length", 15 0;
v0x127e9e960_0 .var "dma_start", 0 0;
v0x127e9ea00_0 .var "dma_ub_addr", 7 0;
v0x127e9eab0_0 .var "exec_acc_buf_sel", 0 0;
v0x127e9eb50_0 .var "exec_arg1", 7 0;
v0x127e9d0b0_0 .var "exec_arg2", 7 0;
v0x127e9ede0_0 .var "exec_arg3", 7 0;
v0x127e9ee70_0 .var "exec_flags", 1 0;
v0x127e9ef10_0 .var "exec_opcode", 5 0;
v0x127e9efc0_0 .var "exec_ub_buf_sel", 0 0;
v0x127e9f060_0 .var "exec_valid", 0 0;
v0x127e9f100_0 .var "exec_wt_buf_sel", 0 0;
v0x127e9f1a0_0 .net "flags", 1 0, L_0x127ea5020;  1 drivers
v0x127e9f250_0 .var "halt_req", 0 0;
v0x127e9f2f0_0 .net "hazard_detected", 0 0, L_0x127ea5760;  1 drivers
v0x127e9f390_0 .var "if_id_acc_buf_sel", 0 0;
v0x127e9f430_0 .var "if_id_arg1", 7 0;
v0x127e9f4e0_0 .var "if_id_arg2", 7 0;
v0x127e9f590_0 .var "if_id_arg3", 7 0;
v0x127e9f640_0 .var "if_id_flags", 1 0;
v0x127e9f6f0_0 .var "if_id_flush", 0 0;
v0x127e9f790_0 .var "if_id_opcode", 5 0;
v0x127e9f840_0 .var "if_id_pc", 7 0;
v0x127e9f8f0_0 .net "if_id_stall", 0 0, L_0x127ea58e0;  1 drivers
v0x127e9f990_0 .var "if_id_ub_buf_sel", 0 0;
v0x127e9fa30_0 .var "if_id_valid", 0 0;
v0x127e9fad0_0 .var "if_id_wt_buf_sel", 0 0;
v0x127e9fb70_0 .net "instr_addr", 7 0, L_0x127ea5b30;  1 drivers
v0x127e9fc20_0 .net "instr_data", 31 0, v0x127ea2f90_0;  1 drivers
v0x127e9fcd0_0 .var "interrupt_en", 0 0;
v0x127e9fd70_0 .net "ir_ld", 0 0, L_0x127ea5c90;  alias, 1 drivers
v0x127e9fe10_0 .var "ir_ld_internal", 0 0;
v0x127e9feb0_0 .var "ir_reg", 31 0;
v0x127e9ff60_0 .net "opcode", 5 0, L_0x127ea4c40;  1 drivers
v0x127ea0010_0 .net "pc_cnt", 0 0, L_0x127ea5be0;  alias, 1 drivers
v0x127ea00b0_0 .var "pc_cnt_internal", 0 0;
v0x127ea0150_0 .var "pc_ld", 0 0;
v0x127e9ebf0_0 .var "pc_reg", 7 0;
v0x127e9eca0_0 .net "pipeline_stall", 0 0, L_0x127ea5a40;  alias, 1 drivers
v0x127e9ed40_0 .net "rst_n", 0 0, v0x127ea3380_0;  1 drivers
v0x127ea01e0_0 .var "sync_active", 0 0;
v0x127ea0280_0 .var "sync_counter", 15 0;
v0x127ea0330_0 .net "sync_hazard", 0 0, v0x127ea01e0_0;  1 drivers
v0x127ea03d0_0 .var "sync_mask", 3 0;
v0x127ea0480_0 .var "sync_timeout", 15 0;
v0x127ea0530_0 .var "sync_wait", 0 0;
v0x127ea05d0_0 .var "sync_wait_mask", 3 0;
v0x127ea0680_0 .var "sys_acc_addr", 7 0;
v0x127ea0730_0 .var "sys_acc_clear", 0 0;
v0x127ea07d0_0 .net "sys_busy", 0 0, v0x127ea37a0_0;  1 drivers
v0x127ea0870_0 .var "sys_mode", 1 0;
v0x127ea0920_0 .var "sys_rows", 7 0;
v0x127ea09d0_0 .var "sys_signed", 0 0;
v0x127ea0a70_0 .var "sys_start", 0 0;
v0x127ea0b10_0 .var "sys_transpose", 0 0;
v0x127ea0bb0_0 .var "ub_buf_sel", 0 0;
v0x127ea0c50_0 .var "ub_buf_sel_reg", 0 0;
v0x127ea0cf0_0 .var "ub_rd_addr", 8 0;
v0x127ea0da0_0 .var "ub_rd_count", 8 0;
v0x127ea0e50_0 .var "ub_rd_en", 0 0;
v0x127ea0ef0_0 .var "ub_wr_addr", 8 0;
v0x127ea0fa0_0 .var "ub_wr_count", 8 0;
v0x127ea1050_0 .var "ub_wr_en", 0 0;
v0x127ea10f0_0 .net "unit_status", 3 0, L_0x127ea5380;  1 drivers
v0x127ea11a0_0 .net "vpu_busy", 0 0, v0x127ea42c0_0;  1 drivers
v0x127ea1240_0 .var "vpu_in_addr", 7 0;
v0x127ea12f0_0 .var "vpu_length", 7 0;
v0x127ea13a0_0 .var "vpu_mode", 3 0;
v0x127ea1450_0 .var "vpu_out_addr", 7 0;
v0x127ea1500_0 .var "vpu_param", 15 0;
v0x127ea15b0_0 .var "vpu_start", 0 0;
v0x127ea1650_0 .var "wt_buf_sel", 0 0;
v0x127ea16f0_0 .var "wt_buf_sel_reg", 0 0;
v0x127ea1790_0 .net "wt_busy", 0 0, v0x127ea48d0_0;  1 drivers
v0x127ea1830_0 .var "wt_fifo_wr", 0 0;
v0x127ea18d0_0 .var "wt_mem_addr", 23 0;
v0x127ea1980_0 .var "wt_mem_rd_en", 0 0;
v0x127ea1a20_0 .var "wt_num_tiles", 7 0;
E_0x127e1d8f0/0 .event anyedge, v0x127e9efc0_0, v0x127e9f100_0, v0x127e9eab0_0, v0x127e9f060_0;
E_0x127e1d8f0/1 .event anyedge, v0x127e9ef10_0, v0x127e9eb50_0, v0x127e9d0b0_0, v0x127e9ede0_0;
v0x127e9d430_0 .array/port v0x127e9d430, 0;
v0x127e9d430_1 .array/port v0x127e9d430, 1;
v0x127e9d430_2 .array/port v0x127e9d430, 2;
E_0x127e1d8f0/2 .event anyedge, v0x127e9ee70_0, v0x127e9d430_0, v0x127e9d430_1, v0x127e9d430_2;
v0x127e9d430_3 .array/port v0x127e9d430, 3;
v0x127e9d430_4 .array/port v0x127e9d430, 4;
v0x127e9d430_5 .array/port v0x127e9d430, 5;
v0x127e9d430_6 .array/port v0x127e9d430, 6;
E_0x127e1d8f0/3 .event anyedge, v0x127e9d430_3, v0x127e9d430_4, v0x127e9d430_5, v0x127e9d430_6;
v0x127e9d430_7 .array/port v0x127e9d430, 7;
v0x127e9d430_8 .array/port v0x127e9d430, 8;
v0x127e9d430_9 .array/port v0x127e9d430, 9;
v0x127e9d430_10 .array/port v0x127e9d430, 10;
E_0x127e1d8f0/4 .event anyedge, v0x127e9d430_7, v0x127e9d430_8, v0x127e9d430_9, v0x127e9d430_10;
v0x127e9d430_11 .array/port v0x127e9d430, 11;
v0x127e9d430_12 .array/port v0x127e9d430, 12;
v0x127e9d430_13 .array/port v0x127e9d430, 13;
v0x127e9d430_14 .array/port v0x127e9d430, 14;
E_0x127e1d8f0/5 .event anyedge, v0x127e9d430_11, v0x127e9d430_12, v0x127e9d430_13, v0x127e9d430_14;
v0x127e9d430_15 .array/port v0x127e9d430, 15;
v0x127e9d430_16 .array/port v0x127e9d430, 16;
v0x127e9d430_17 .array/port v0x127e9d430, 17;
v0x127e9d430_18 .array/port v0x127e9d430, 18;
E_0x127e1d8f0/6 .event anyedge, v0x127e9d430_15, v0x127e9d430_16, v0x127e9d430_17, v0x127e9d430_18;
v0x127e9d430_19 .array/port v0x127e9d430, 19;
v0x127e9d430_20 .array/port v0x127e9d430, 20;
v0x127e9d430_21 .array/port v0x127e9d430, 21;
v0x127e9d430_22 .array/port v0x127e9d430, 22;
E_0x127e1d8f0/7 .event anyedge, v0x127e9d430_19, v0x127e9d430_20, v0x127e9d430_21, v0x127e9d430_22;
v0x127e9d430_23 .array/port v0x127e9d430, 23;
v0x127e9d430_24 .array/port v0x127e9d430, 24;
v0x127e9d430_25 .array/port v0x127e9d430, 25;
v0x127e9d430_26 .array/port v0x127e9d430, 26;
E_0x127e1d8f0/8 .event anyedge, v0x127e9d430_23, v0x127e9d430_24, v0x127e9d430_25, v0x127e9d430_26;
v0x127e9d430_27 .array/port v0x127e9d430, 27;
v0x127e9d430_28 .array/port v0x127e9d430, 28;
v0x127e9d430_29 .array/port v0x127e9d430, 29;
v0x127e9d430_30 .array/port v0x127e9d430, 30;
E_0x127e1d8f0/9 .event anyedge, v0x127e9d430_27, v0x127e9d430_28, v0x127e9d430_29, v0x127e9d430_30;
v0x127e9d430_31 .array/port v0x127e9d430, 31;
v0x127e9d430_32 .array/port v0x127e9d430, 32;
v0x127e9d430_33 .array/port v0x127e9d430, 33;
v0x127e9d430_34 .array/port v0x127e9d430, 34;
E_0x127e1d8f0/10 .event anyedge, v0x127e9d430_31, v0x127e9d430_32, v0x127e9d430_33, v0x127e9d430_34;
v0x127e9d430_35 .array/port v0x127e9d430, 35;
v0x127e9d430_36 .array/port v0x127e9d430, 36;
v0x127e9d430_37 .array/port v0x127e9d430, 37;
v0x127e9d430_38 .array/port v0x127e9d430, 38;
E_0x127e1d8f0/11 .event anyedge, v0x127e9d430_35, v0x127e9d430_36, v0x127e9d430_37, v0x127e9d430_38;
v0x127e9d430_39 .array/port v0x127e9d430, 39;
v0x127e9d430_40 .array/port v0x127e9d430, 40;
v0x127e9d430_41 .array/port v0x127e9d430, 41;
v0x127e9d430_42 .array/port v0x127e9d430, 42;
E_0x127e1d8f0/12 .event anyedge, v0x127e9d430_39, v0x127e9d430_40, v0x127e9d430_41, v0x127e9d430_42;
v0x127e9d430_43 .array/port v0x127e9d430, 43;
v0x127e9d430_44 .array/port v0x127e9d430, 44;
v0x127e9d430_45 .array/port v0x127e9d430, 45;
v0x127e9d430_46 .array/port v0x127e9d430, 46;
E_0x127e1d8f0/13 .event anyedge, v0x127e9d430_43, v0x127e9d430_44, v0x127e9d430_45, v0x127e9d430_46;
v0x127e9d430_47 .array/port v0x127e9d430, 47;
v0x127e9d430_48 .array/port v0x127e9d430, 48;
v0x127e9d430_49 .array/port v0x127e9d430, 49;
v0x127e9d430_50 .array/port v0x127e9d430, 50;
E_0x127e1d8f0/14 .event anyedge, v0x127e9d430_47, v0x127e9d430_48, v0x127e9d430_49, v0x127e9d430_50;
v0x127e9d430_51 .array/port v0x127e9d430, 51;
v0x127e9d430_52 .array/port v0x127e9d430, 52;
v0x127e9d430_53 .array/port v0x127e9d430, 53;
v0x127e9d430_54 .array/port v0x127e9d430, 54;
E_0x127e1d8f0/15 .event anyedge, v0x127e9d430_51, v0x127e9d430_52, v0x127e9d430_53, v0x127e9d430_54;
v0x127e9d430_55 .array/port v0x127e9d430, 55;
v0x127e9d430_56 .array/port v0x127e9d430, 56;
v0x127e9d430_57 .array/port v0x127e9d430, 57;
v0x127e9d430_58 .array/port v0x127e9d430, 58;
E_0x127e1d8f0/16 .event anyedge, v0x127e9d430_55, v0x127e9d430_56, v0x127e9d430_57, v0x127e9d430_58;
v0x127e9d430_59 .array/port v0x127e9d430, 59;
v0x127e9d430_60 .array/port v0x127e9d430, 60;
v0x127e9d430_61 .array/port v0x127e9d430, 61;
v0x127e9d430_62 .array/port v0x127e9d430, 62;
E_0x127e1d8f0/17 .event anyedge, v0x127e9d430_59, v0x127e9d430_60, v0x127e9d430_61, v0x127e9d430_62;
v0x127e9d430_63 .array/port v0x127e9d430, 63;
v0x127e9d430_64 .array/port v0x127e9d430, 64;
v0x127e9d430_65 .array/port v0x127e9d430, 65;
v0x127e9d430_66 .array/port v0x127e9d430, 66;
E_0x127e1d8f0/18 .event anyedge, v0x127e9d430_63, v0x127e9d430_64, v0x127e9d430_65, v0x127e9d430_66;
v0x127e9d430_67 .array/port v0x127e9d430, 67;
v0x127e9d430_68 .array/port v0x127e9d430, 68;
v0x127e9d430_69 .array/port v0x127e9d430, 69;
v0x127e9d430_70 .array/port v0x127e9d430, 70;
E_0x127e1d8f0/19 .event anyedge, v0x127e9d430_67, v0x127e9d430_68, v0x127e9d430_69, v0x127e9d430_70;
v0x127e9d430_71 .array/port v0x127e9d430, 71;
v0x127e9d430_72 .array/port v0x127e9d430, 72;
v0x127e9d430_73 .array/port v0x127e9d430, 73;
v0x127e9d430_74 .array/port v0x127e9d430, 74;
E_0x127e1d8f0/20 .event anyedge, v0x127e9d430_71, v0x127e9d430_72, v0x127e9d430_73, v0x127e9d430_74;
v0x127e9d430_75 .array/port v0x127e9d430, 75;
v0x127e9d430_76 .array/port v0x127e9d430, 76;
v0x127e9d430_77 .array/port v0x127e9d430, 77;
v0x127e9d430_78 .array/port v0x127e9d430, 78;
E_0x127e1d8f0/21 .event anyedge, v0x127e9d430_75, v0x127e9d430_76, v0x127e9d430_77, v0x127e9d430_78;
v0x127e9d430_79 .array/port v0x127e9d430, 79;
v0x127e9d430_80 .array/port v0x127e9d430, 80;
v0x127e9d430_81 .array/port v0x127e9d430, 81;
v0x127e9d430_82 .array/port v0x127e9d430, 82;
E_0x127e1d8f0/22 .event anyedge, v0x127e9d430_79, v0x127e9d430_80, v0x127e9d430_81, v0x127e9d430_82;
v0x127e9d430_83 .array/port v0x127e9d430, 83;
v0x127e9d430_84 .array/port v0x127e9d430, 84;
v0x127e9d430_85 .array/port v0x127e9d430, 85;
v0x127e9d430_86 .array/port v0x127e9d430, 86;
E_0x127e1d8f0/23 .event anyedge, v0x127e9d430_83, v0x127e9d430_84, v0x127e9d430_85, v0x127e9d430_86;
v0x127e9d430_87 .array/port v0x127e9d430, 87;
v0x127e9d430_88 .array/port v0x127e9d430, 88;
v0x127e9d430_89 .array/port v0x127e9d430, 89;
v0x127e9d430_90 .array/port v0x127e9d430, 90;
E_0x127e1d8f0/24 .event anyedge, v0x127e9d430_87, v0x127e9d430_88, v0x127e9d430_89, v0x127e9d430_90;
v0x127e9d430_91 .array/port v0x127e9d430, 91;
v0x127e9d430_92 .array/port v0x127e9d430, 92;
v0x127e9d430_93 .array/port v0x127e9d430, 93;
v0x127e9d430_94 .array/port v0x127e9d430, 94;
E_0x127e1d8f0/25 .event anyedge, v0x127e9d430_91, v0x127e9d430_92, v0x127e9d430_93, v0x127e9d430_94;
v0x127e9d430_95 .array/port v0x127e9d430, 95;
v0x127e9d430_96 .array/port v0x127e9d430, 96;
v0x127e9d430_97 .array/port v0x127e9d430, 97;
v0x127e9d430_98 .array/port v0x127e9d430, 98;
E_0x127e1d8f0/26 .event anyedge, v0x127e9d430_95, v0x127e9d430_96, v0x127e9d430_97, v0x127e9d430_98;
v0x127e9d430_99 .array/port v0x127e9d430, 99;
v0x127e9d430_100 .array/port v0x127e9d430, 100;
v0x127e9d430_101 .array/port v0x127e9d430, 101;
v0x127e9d430_102 .array/port v0x127e9d430, 102;
E_0x127e1d8f0/27 .event anyedge, v0x127e9d430_99, v0x127e9d430_100, v0x127e9d430_101, v0x127e9d430_102;
v0x127e9d430_103 .array/port v0x127e9d430, 103;
v0x127e9d430_104 .array/port v0x127e9d430, 104;
v0x127e9d430_105 .array/port v0x127e9d430, 105;
v0x127e9d430_106 .array/port v0x127e9d430, 106;
E_0x127e1d8f0/28 .event anyedge, v0x127e9d430_103, v0x127e9d430_104, v0x127e9d430_105, v0x127e9d430_106;
v0x127e9d430_107 .array/port v0x127e9d430, 107;
v0x127e9d430_108 .array/port v0x127e9d430, 108;
v0x127e9d430_109 .array/port v0x127e9d430, 109;
v0x127e9d430_110 .array/port v0x127e9d430, 110;
E_0x127e1d8f0/29 .event anyedge, v0x127e9d430_107, v0x127e9d430_108, v0x127e9d430_109, v0x127e9d430_110;
v0x127e9d430_111 .array/port v0x127e9d430, 111;
v0x127e9d430_112 .array/port v0x127e9d430, 112;
v0x127e9d430_113 .array/port v0x127e9d430, 113;
v0x127e9d430_114 .array/port v0x127e9d430, 114;
E_0x127e1d8f0/30 .event anyedge, v0x127e9d430_111, v0x127e9d430_112, v0x127e9d430_113, v0x127e9d430_114;
v0x127e9d430_115 .array/port v0x127e9d430, 115;
v0x127e9d430_116 .array/port v0x127e9d430, 116;
v0x127e9d430_117 .array/port v0x127e9d430, 117;
v0x127e9d430_118 .array/port v0x127e9d430, 118;
E_0x127e1d8f0/31 .event anyedge, v0x127e9d430_115, v0x127e9d430_116, v0x127e9d430_117, v0x127e9d430_118;
v0x127e9d430_119 .array/port v0x127e9d430, 119;
v0x127e9d430_120 .array/port v0x127e9d430, 120;
v0x127e9d430_121 .array/port v0x127e9d430, 121;
v0x127e9d430_122 .array/port v0x127e9d430, 122;
E_0x127e1d8f0/32 .event anyedge, v0x127e9d430_119, v0x127e9d430_120, v0x127e9d430_121, v0x127e9d430_122;
v0x127e9d430_123 .array/port v0x127e9d430, 123;
v0x127e9d430_124 .array/port v0x127e9d430, 124;
v0x127e9d430_125 .array/port v0x127e9d430, 125;
v0x127e9d430_126 .array/port v0x127e9d430, 126;
E_0x127e1d8f0/33 .event anyedge, v0x127e9d430_123, v0x127e9d430_124, v0x127e9d430_125, v0x127e9d430_126;
v0x127e9d430_127 .array/port v0x127e9d430, 127;
v0x127e9d430_128 .array/port v0x127e9d430, 128;
v0x127e9d430_129 .array/port v0x127e9d430, 129;
v0x127e9d430_130 .array/port v0x127e9d430, 130;
E_0x127e1d8f0/34 .event anyedge, v0x127e9d430_127, v0x127e9d430_128, v0x127e9d430_129, v0x127e9d430_130;
v0x127e9d430_131 .array/port v0x127e9d430, 131;
v0x127e9d430_132 .array/port v0x127e9d430, 132;
v0x127e9d430_133 .array/port v0x127e9d430, 133;
v0x127e9d430_134 .array/port v0x127e9d430, 134;
E_0x127e1d8f0/35 .event anyedge, v0x127e9d430_131, v0x127e9d430_132, v0x127e9d430_133, v0x127e9d430_134;
v0x127e9d430_135 .array/port v0x127e9d430, 135;
v0x127e9d430_136 .array/port v0x127e9d430, 136;
v0x127e9d430_137 .array/port v0x127e9d430, 137;
v0x127e9d430_138 .array/port v0x127e9d430, 138;
E_0x127e1d8f0/36 .event anyedge, v0x127e9d430_135, v0x127e9d430_136, v0x127e9d430_137, v0x127e9d430_138;
v0x127e9d430_139 .array/port v0x127e9d430, 139;
v0x127e9d430_140 .array/port v0x127e9d430, 140;
v0x127e9d430_141 .array/port v0x127e9d430, 141;
v0x127e9d430_142 .array/port v0x127e9d430, 142;
E_0x127e1d8f0/37 .event anyedge, v0x127e9d430_139, v0x127e9d430_140, v0x127e9d430_141, v0x127e9d430_142;
v0x127e9d430_143 .array/port v0x127e9d430, 143;
v0x127e9d430_144 .array/port v0x127e9d430, 144;
v0x127e9d430_145 .array/port v0x127e9d430, 145;
v0x127e9d430_146 .array/port v0x127e9d430, 146;
E_0x127e1d8f0/38 .event anyedge, v0x127e9d430_143, v0x127e9d430_144, v0x127e9d430_145, v0x127e9d430_146;
v0x127e9d430_147 .array/port v0x127e9d430, 147;
v0x127e9d430_148 .array/port v0x127e9d430, 148;
v0x127e9d430_149 .array/port v0x127e9d430, 149;
v0x127e9d430_150 .array/port v0x127e9d430, 150;
E_0x127e1d8f0/39 .event anyedge, v0x127e9d430_147, v0x127e9d430_148, v0x127e9d430_149, v0x127e9d430_150;
v0x127e9d430_151 .array/port v0x127e9d430, 151;
v0x127e9d430_152 .array/port v0x127e9d430, 152;
v0x127e9d430_153 .array/port v0x127e9d430, 153;
v0x127e9d430_154 .array/port v0x127e9d430, 154;
E_0x127e1d8f0/40 .event anyedge, v0x127e9d430_151, v0x127e9d430_152, v0x127e9d430_153, v0x127e9d430_154;
v0x127e9d430_155 .array/port v0x127e9d430, 155;
v0x127e9d430_156 .array/port v0x127e9d430, 156;
v0x127e9d430_157 .array/port v0x127e9d430, 157;
v0x127e9d430_158 .array/port v0x127e9d430, 158;
E_0x127e1d8f0/41 .event anyedge, v0x127e9d430_155, v0x127e9d430_156, v0x127e9d430_157, v0x127e9d430_158;
v0x127e9d430_159 .array/port v0x127e9d430, 159;
v0x127e9d430_160 .array/port v0x127e9d430, 160;
v0x127e9d430_161 .array/port v0x127e9d430, 161;
v0x127e9d430_162 .array/port v0x127e9d430, 162;
E_0x127e1d8f0/42 .event anyedge, v0x127e9d430_159, v0x127e9d430_160, v0x127e9d430_161, v0x127e9d430_162;
v0x127e9d430_163 .array/port v0x127e9d430, 163;
v0x127e9d430_164 .array/port v0x127e9d430, 164;
v0x127e9d430_165 .array/port v0x127e9d430, 165;
v0x127e9d430_166 .array/port v0x127e9d430, 166;
E_0x127e1d8f0/43 .event anyedge, v0x127e9d430_163, v0x127e9d430_164, v0x127e9d430_165, v0x127e9d430_166;
v0x127e9d430_167 .array/port v0x127e9d430, 167;
v0x127e9d430_168 .array/port v0x127e9d430, 168;
v0x127e9d430_169 .array/port v0x127e9d430, 169;
v0x127e9d430_170 .array/port v0x127e9d430, 170;
E_0x127e1d8f0/44 .event anyedge, v0x127e9d430_167, v0x127e9d430_168, v0x127e9d430_169, v0x127e9d430_170;
v0x127e9d430_171 .array/port v0x127e9d430, 171;
v0x127e9d430_172 .array/port v0x127e9d430, 172;
v0x127e9d430_173 .array/port v0x127e9d430, 173;
v0x127e9d430_174 .array/port v0x127e9d430, 174;
E_0x127e1d8f0/45 .event anyedge, v0x127e9d430_171, v0x127e9d430_172, v0x127e9d430_173, v0x127e9d430_174;
v0x127e9d430_175 .array/port v0x127e9d430, 175;
v0x127e9d430_176 .array/port v0x127e9d430, 176;
v0x127e9d430_177 .array/port v0x127e9d430, 177;
v0x127e9d430_178 .array/port v0x127e9d430, 178;
E_0x127e1d8f0/46 .event anyedge, v0x127e9d430_175, v0x127e9d430_176, v0x127e9d430_177, v0x127e9d430_178;
v0x127e9d430_179 .array/port v0x127e9d430, 179;
v0x127e9d430_180 .array/port v0x127e9d430, 180;
v0x127e9d430_181 .array/port v0x127e9d430, 181;
v0x127e9d430_182 .array/port v0x127e9d430, 182;
E_0x127e1d8f0/47 .event anyedge, v0x127e9d430_179, v0x127e9d430_180, v0x127e9d430_181, v0x127e9d430_182;
v0x127e9d430_183 .array/port v0x127e9d430, 183;
v0x127e9d430_184 .array/port v0x127e9d430, 184;
v0x127e9d430_185 .array/port v0x127e9d430, 185;
v0x127e9d430_186 .array/port v0x127e9d430, 186;
E_0x127e1d8f0/48 .event anyedge, v0x127e9d430_183, v0x127e9d430_184, v0x127e9d430_185, v0x127e9d430_186;
v0x127e9d430_187 .array/port v0x127e9d430, 187;
v0x127e9d430_188 .array/port v0x127e9d430, 188;
v0x127e9d430_189 .array/port v0x127e9d430, 189;
v0x127e9d430_190 .array/port v0x127e9d430, 190;
E_0x127e1d8f0/49 .event anyedge, v0x127e9d430_187, v0x127e9d430_188, v0x127e9d430_189, v0x127e9d430_190;
v0x127e9d430_191 .array/port v0x127e9d430, 191;
v0x127e9d430_192 .array/port v0x127e9d430, 192;
v0x127e9d430_193 .array/port v0x127e9d430, 193;
v0x127e9d430_194 .array/port v0x127e9d430, 194;
E_0x127e1d8f0/50 .event anyedge, v0x127e9d430_191, v0x127e9d430_192, v0x127e9d430_193, v0x127e9d430_194;
v0x127e9d430_195 .array/port v0x127e9d430, 195;
v0x127e9d430_196 .array/port v0x127e9d430, 196;
v0x127e9d430_197 .array/port v0x127e9d430, 197;
v0x127e9d430_198 .array/port v0x127e9d430, 198;
E_0x127e1d8f0/51 .event anyedge, v0x127e9d430_195, v0x127e9d430_196, v0x127e9d430_197, v0x127e9d430_198;
v0x127e9d430_199 .array/port v0x127e9d430, 199;
v0x127e9d430_200 .array/port v0x127e9d430, 200;
v0x127e9d430_201 .array/port v0x127e9d430, 201;
v0x127e9d430_202 .array/port v0x127e9d430, 202;
E_0x127e1d8f0/52 .event anyedge, v0x127e9d430_199, v0x127e9d430_200, v0x127e9d430_201, v0x127e9d430_202;
v0x127e9d430_203 .array/port v0x127e9d430, 203;
v0x127e9d430_204 .array/port v0x127e9d430, 204;
v0x127e9d430_205 .array/port v0x127e9d430, 205;
v0x127e9d430_206 .array/port v0x127e9d430, 206;
E_0x127e1d8f0/53 .event anyedge, v0x127e9d430_203, v0x127e9d430_204, v0x127e9d430_205, v0x127e9d430_206;
v0x127e9d430_207 .array/port v0x127e9d430, 207;
v0x127e9d430_208 .array/port v0x127e9d430, 208;
v0x127e9d430_209 .array/port v0x127e9d430, 209;
v0x127e9d430_210 .array/port v0x127e9d430, 210;
E_0x127e1d8f0/54 .event anyedge, v0x127e9d430_207, v0x127e9d430_208, v0x127e9d430_209, v0x127e9d430_210;
v0x127e9d430_211 .array/port v0x127e9d430, 211;
v0x127e9d430_212 .array/port v0x127e9d430, 212;
v0x127e9d430_213 .array/port v0x127e9d430, 213;
v0x127e9d430_214 .array/port v0x127e9d430, 214;
E_0x127e1d8f0/55 .event anyedge, v0x127e9d430_211, v0x127e9d430_212, v0x127e9d430_213, v0x127e9d430_214;
v0x127e9d430_215 .array/port v0x127e9d430, 215;
v0x127e9d430_216 .array/port v0x127e9d430, 216;
v0x127e9d430_217 .array/port v0x127e9d430, 217;
v0x127e9d430_218 .array/port v0x127e9d430, 218;
E_0x127e1d8f0/56 .event anyedge, v0x127e9d430_215, v0x127e9d430_216, v0x127e9d430_217, v0x127e9d430_218;
v0x127e9d430_219 .array/port v0x127e9d430, 219;
v0x127e9d430_220 .array/port v0x127e9d430, 220;
v0x127e9d430_221 .array/port v0x127e9d430, 221;
v0x127e9d430_222 .array/port v0x127e9d430, 222;
E_0x127e1d8f0/57 .event anyedge, v0x127e9d430_219, v0x127e9d430_220, v0x127e9d430_221, v0x127e9d430_222;
v0x127e9d430_223 .array/port v0x127e9d430, 223;
v0x127e9d430_224 .array/port v0x127e9d430, 224;
v0x127e9d430_225 .array/port v0x127e9d430, 225;
v0x127e9d430_226 .array/port v0x127e9d430, 226;
E_0x127e1d8f0/58 .event anyedge, v0x127e9d430_223, v0x127e9d430_224, v0x127e9d430_225, v0x127e9d430_226;
v0x127e9d430_227 .array/port v0x127e9d430, 227;
v0x127e9d430_228 .array/port v0x127e9d430, 228;
v0x127e9d430_229 .array/port v0x127e9d430, 229;
v0x127e9d430_230 .array/port v0x127e9d430, 230;
E_0x127e1d8f0/59 .event anyedge, v0x127e9d430_227, v0x127e9d430_228, v0x127e9d430_229, v0x127e9d430_230;
v0x127e9d430_231 .array/port v0x127e9d430, 231;
v0x127e9d430_232 .array/port v0x127e9d430, 232;
v0x127e9d430_233 .array/port v0x127e9d430, 233;
v0x127e9d430_234 .array/port v0x127e9d430, 234;
E_0x127e1d8f0/60 .event anyedge, v0x127e9d430_231, v0x127e9d430_232, v0x127e9d430_233, v0x127e9d430_234;
v0x127e9d430_235 .array/port v0x127e9d430, 235;
v0x127e9d430_236 .array/port v0x127e9d430, 236;
v0x127e9d430_237 .array/port v0x127e9d430, 237;
v0x127e9d430_238 .array/port v0x127e9d430, 238;
E_0x127e1d8f0/61 .event anyedge, v0x127e9d430_235, v0x127e9d430_236, v0x127e9d430_237, v0x127e9d430_238;
v0x127e9d430_239 .array/port v0x127e9d430, 239;
v0x127e9d430_240 .array/port v0x127e9d430, 240;
v0x127e9d430_241 .array/port v0x127e9d430, 241;
v0x127e9d430_242 .array/port v0x127e9d430, 242;
E_0x127e1d8f0/62 .event anyedge, v0x127e9d430_239, v0x127e9d430_240, v0x127e9d430_241, v0x127e9d430_242;
v0x127e9d430_243 .array/port v0x127e9d430, 243;
v0x127e9d430_244 .array/port v0x127e9d430, 244;
v0x127e9d430_245 .array/port v0x127e9d430, 245;
v0x127e9d430_246 .array/port v0x127e9d430, 246;
E_0x127e1d8f0/63 .event anyedge, v0x127e9d430_243, v0x127e9d430_244, v0x127e9d430_245, v0x127e9d430_246;
v0x127e9d430_247 .array/port v0x127e9d430, 247;
v0x127e9d430_248 .array/port v0x127e9d430, 248;
v0x127e9d430_249 .array/port v0x127e9d430, 249;
v0x127e9d430_250 .array/port v0x127e9d430, 250;
E_0x127e1d8f0/64 .event anyedge, v0x127e9d430_247, v0x127e9d430_248, v0x127e9d430_249, v0x127e9d430_250;
v0x127e9d430_251 .array/port v0x127e9d430, 251;
v0x127e9d430_252 .array/port v0x127e9d430, 252;
v0x127e9d430_253 .array/port v0x127e9d430, 253;
v0x127e9d430_254 .array/port v0x127e9d430, 254;
E_0x127e1d8f0/65 .event anyedge, v0x127e9d430_251, v0x127e9d430_252, v0x127e9d430_253, v0x127e9d430_254;
v0x127e9d430_255 .array/port v0x127e9d430, 255;
E_0x127e1d8f0/66 .event anyedge, v0x127e9d430_255;
E_0x127e1d8f0 .event/or E_0x127e1d8f0/0, E_0x127e1d8f0/1, E_0x127e1d8f0/2, E_0x127e1d8f0/3, E_0x127e1d8f0/4, E_0x127e1d8f0/5, E_0x127e1d8f0/6, E_0x127e1d8f0/7, E_0x127e1d8f0/8, E_0x127e1d8f0/9, E_0x127e1d8f0/10, E_0x127e1d8f0/11, E_0x127e1d8f0/12, E_0x127e1d8f0/13, E_0x127e1d8f0/14, E_0x127e1d8f0/15, E_0x127e1d8f0/16, E_0x127e1d8f0/17, E_0x127e1d8f0/18, E_0x127e1d8f0/19, E_0x127e1d8f0/20, E_0x127e1d8f0/21, E_0x127e1d8f0/22, E_0x127e1d8f0/23, E_0x127e1d8f0/24, E_0x127e1d8f0/25, E_0x127e1d8f0/26, E_0x127e1d8f0/27, E_0x127e1d8f0/28, E_0x127e1d8f0/29, E_0x127e1d8f0/30, E_0x127e1d8f0/31, E_0x127e1d8f0/32, E_0x127e1d8f0/33, E_0x127e1d8f0/34, E_0x127e1d8f0/35, E_0x127e1d8f0/36, E_0x127e1d8f0/37, E_0x127e1d8f0/38, E_0x127e1d8f0/39, E_0x127e1d8f0/40, E_0x127e1d8f0/41, E_0x127e1d8f0/42, E_0x127e1d8f0/43, E_0x127e1d8f0/44, E_0x127e1d8f0/45, E_0x127e1d8f0/46, E_0x127e1d8f0/47, E_0x127e1d8f0/48, E_0x127e1d8f0/49, E_0x127e1d8f0/50, E_0x127e1d8f0/51, E_0x127e1d8f0/52, E_0x127e1d8f0/53, E_0x127e1d8f0/54, E_0x127e1d8f0/55, E_0x127e1d8f0/56, E_0x127e1d8f0/57, E_0x127e1d8f0/58, E_0x127e1d8f0/59, E_0x127e1d8f0/60, E_0x127e1d8f0/61, E_0x127e1d8f0/62, E_0x127e1d8f0/63, E_0x127e1d8f0/64, E_0x127e1d8f0/65, E_0x127e1d8f0/66;
E_0x127e1d590/0 .event negedge, v0x127e9ed40_0;
E_0x127e1d590/1 .event posedge, v0x127e9e570_0;
E_0x127e1d590 .event/or E_0x127e1d590/0, E_0x127e1d590/1;
L_0x127ea4c40 .part v0x127e9feb0_0, 26, 6;
L_0x127ea4d20 .part v0x127e9feb0_0, 18, 8;
L_0x127ea4e20 .part v0x127e9feb0_0, 10, 8;
L_0x127ea4ee0 .part v0x127e9feb0_0, 2, 8;
L_0x127ea5020 .part v0x127e9feb0_0, 0, 2;
L_0x127ea50e0 .reduce/nor v0x127ea37a0_0;
L_0x127ea51c0 .reduce/nor v0x127ea42c0_0;
L_0x127ea52a0 .reduce/nor v0x127ea2b00_0;
L_0x127ea5380 .concat8 [ 1 1 1 1], L_0x127ea50e0, L_0x127ea51c0, L_0x127ea52a0, L_0x127ea5560;
L_0x127ea5560 .reduce/nor v0x127ea48d0_0;
L_0x127ea5d90 .functor MUXZ 2, L_0x1180880a0, L_0x118088058, v0x127e9f060_0, C4<>;
L_0x127ea5ed0 .functor MUXZ 2, L_0x127ea5d90, L_0x118088010, L_0x127ea5a40, C4<>;
S_0x127e23720 .scope function.vec4.s32, "make_instr" "make_instr" 2 134, 2 134 0, S_0x127e6e680;
 .timescale -9 -12;
v0x127ea2020_0 .var "arg1", 7 0;
v0x127ea20b0_0 .var "arg2", 7 0;
v0x127ea2140_0 .var "arg3", 7 0;
v0x127ea21d0_0 .var "flags", 1 0;
; Variable make_instr is vec4 return value of scope S_0x127e23720
v0x127ea2360_0 .var "opcode", 5 0;
TD_test_full_integration.make_instr ;
    %load/vec4 v0x127ea2360_0;
    %load/vec4 v0x127ea2020_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ea20b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ea2140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x127ea21d0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to make_instr (store_vec4_to_lval)
    %end;
    .scope S_0x127e6f080;
T_1 ;
    %wait E_0x127e1d590;
    %load/vec4 v0x127e9ed40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127e9ebf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x127ea0150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x127e9fc20_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x127e9ebf0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x127ea00b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.7, 10;
    %load/vec4 v0x127e9f8f0_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x127ea0330_0;
    %nor/r;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x127e9ebf0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x127e9ebf0_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x127e6f080;
T_2 ;
    %wait E_0x127e1d590;
    %load/vec4 v0x127e9ed40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x127e9feb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x127e9fe10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x127e9f8f0_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x127e9fc20_0;
    %assign/vec4 v0x127e9feb0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x127e6f080;
T_3 ;
    %wait E_0x127e1d590;
    %load/vec4 v0x127e9ed40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e9fa30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127e9f840_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x127e9f790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127e9f430_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127e9f4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127e9f590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e9f640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e9fad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e9f390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e9f990_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x127e9f6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e9fa30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127e9f840_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x127e9f790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127e9f430_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127e9f4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127e9f590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e9f640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e9fad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e9f390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e9f990_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x127e9f8f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e9fa30_0, 0;
    %load/vec4 v0x127e9ebf0_0;
    %assign/vec4 v0x127e9f840_0, 0;
    %load/vec4 v0x127e9ff60_0;
    %assign/vec4 v0x127e9f790_0, 0;
    %load/vec4 v0x127e9cf50_0;
    %assign/vec4 v0x127e9f430_0, 0;
    %load/vec4 v0x127e9d000_0;
    %assign/vec4 v0x127e9f4e0_0, 0;
    %load/vec4 v0x127e9d190_0;
    %assign/vec4 v0x127e9f590_0, 0;
    %load/vec4 v0x127e9f1a0_0;
    %assign/vec4 v0x127e9f640_0, 0;
    %load/vec4 v0x127ea16f0_0;
    %assign/vec4 v0x127e9fad0_0, 0;
    %load/vec4 v0x127e9cd70_0;
    %assign/vec4 v0x127e9f390_0, 0;
    %load/vec4 v0x127ea0c50_0;
    %assign/vec4 v0x127e9f990_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x127e6f080;
T_4 ;
    %wait E_0x127e1d590;
    %load/vec4 v0x127e9ed40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127ea16f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e9cd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127ea0c50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x127e9f060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x127e9ef10_0;
    %pushi/vec4 48, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x127ea16f0_0;
    %inv;
    %assign/vec4 v0x127ea16f0_0, 0;
    %load/vec4 v0x127e9cd70_0;
    %inv;
    %assign/vec4 v0x127e9cd70_0, 0;
    %load/vec4 v0x127ea0c50_0;
    %inv;
    %assign/vec4 v0x127ea0c50_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x127e6f080;
T_5 ;
    %wait E_0x127e1d590;
    %load/vec4 v0x127e9ed40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127e9d380_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x127e9d380_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x127e9d380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e9d430, 0, 4;
    %load/vec4 v0x127e9d380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127e9d380_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x127e9e4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x127e9d2d0_0;
    %load/vec4 v0x127e9d220_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127e9d430, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x127e6f080;
T_6 ;
    %wait E_0x127e1d590;
    %load/vec4 v0x127e9ed40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127ea01e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x127ea0280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x127ea05d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x127ea0530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x127ea01e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127ea01e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x127ea0280_0, 0;
    %load/vec4 v0x127ea03d0_0;
    %assign/vec4 v0x127ea05d0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x127ea10f0_0;
    %load/vec4 v0x127ea05d0_0;
    %and;
    %load/vec4 v0x127ea05d0_0;
    %cmp/e;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127ea01e0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x127ea0480_0;
    %load/vec4 v0x127ea0280_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.8, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127ea01e0_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x127ea0280_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x127ea0280_0, 0;
T_6.9 ;
T_6.7 ;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127ea01e0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x127e6f080;
T_7 ;
    %wait E_0x127e1d590;
    %load/vec4 v0x127e9ed40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e9f060_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x127e9ef10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127e9eb50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127e9d0b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127e9ede0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e9ee70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e9f100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e9eab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e9efc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x127e9fa30_0;
    %assign/vec4 v0x127e9f060_0, 0;
    %load/vec4 v0x127e9f790_0;
    %assign/vec4 v0x127e9ef10_0, 0;
    %load/vec4 v0x127e9f430_0;
    %assign/vec4 v0x127e9eb50_0, 0;
    %load/vec4 v0x127e9f4e0_0;
    %assign/vec4 v0x127e9d0b0_0, 0;
    %load/vec4 v0x127e9f590_0;
    %assign/vec4 v0x127e9ede0_0, 0;
    %load/vec4 v0x127e9f640_0;
    %assign/vec4 v0x127e9ee70_0, 0;
    %load/vec4 v0x127e9fad0_0;
    %assign/vec4 v0x127e9f100_0, 0;
    %load/vec4 v0x127e9f390_0;
    %assign/vec4 v0x127e9eab0_0, 0;
    %load/vec4 v0x127e9f990_0;
    %assign/vec4 v0x127e9efc0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x127e6f080;
T_8 ;
    %wait E_0x127e1d8f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ea0150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e9f6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ea0a70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x127ea0870_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x127ea0920_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ea09d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ea0b10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x127ea0680_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ea0730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ea0e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ea1050_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x127ea0cf0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x127ea0ef0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x127ea0da0_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x127ea0fa0_0, 0, 9;
    %load/vec4 v0x127e9efc0_0;
    %store/vec4 v0x127ea0bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ea1980_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x127ea18d0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ea1830_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x127ea1a20_0, 0, 8;
    %load/vec4 v0x127e9f100_0;
    %store/vec4 v0x127ea1650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e9ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e9ce10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x127e9cc20_0, 0, 8;
    %load/vec4 v0x127e9eab0_0;
    %store/vec4 v0x127e9ccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ea15b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x127ea13a0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x127ea1240_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x127ea1450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x127ea12f0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x127ea1500_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e9e960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e9e760_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x127e9ea00_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x127e9e8b0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x127e9e800_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ea0530_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x127ea03d0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x127ea0480_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e9e4d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x127e9d220_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x127e9d2d0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e9f250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e9fcd0_0, 0, 1;
    %load/vec4 v0x127e9f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x127e9ef10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9e960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e9e760_0, 0, 1;
    %load/vec4 v0x127e9eb50_0;
    %store/vec4 v0x127e9ea00_0, 0, 8;
    %load/vec4 v0x127e9d0b0_0;
    %load/vec4 v0x127e9ede0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127e9e8b0_0, 0, 16;
    %load/vec4 v0x127e9ee70_0;
    %store/vec4 v0x127e9e800_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9e960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9e760_0, 0, 1;
    %load/vec4 v0x127e9eb50_0;
    %store/vec4 v0x127e9ea00_0, 0, 8;
    %load/vec4 v0x127e9d0b0_0;
    %load/vec4 v0x127e9ede0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127e9e8b0_0, 0, 16;
    %load/vec4 v0x127e9ee70_0;
    %store/vec4 v0x127e9e800_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea1980_0, 0, 1;
    %load/vec4 v0x127e9eb50_0;
    %pad/u 24;
    %muli 65536, 0, 24;
    %store/vec4 v0x127ea18d0_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea1830_0, 0, 1;
    %load/vec4 v0x127e9d0b0_0;
    %store/vec4 v0x127ea1a20_0, 0, 8;
    %load/vec4 v0x127e9ee70_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127ea1650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea0e50_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %load/vec4 v0x127e9eb50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0cf0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127e9d0b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0da0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea1050_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %inv;
    %load/vec4 v0x127e9eb50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0ef0_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x127e9d0b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0fa0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea0a70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x127ea0870_0, 0, 2;
    %load/vec4 v0x127e9ede0_0;
    %store/vec4 v0x127ea0920_0, 0, 8;
    %load/vec4 v0x127e9ee70_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x127ea09d0_0, 0, 1;
    %load/vec4 v0x127e9ee70_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127ea0b10_0, 0, 1;
    %load/vec4 v0x127e9d0b0_0;
    %store/vec4 v0x127ea0680_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea0730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea0e50_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %load/vec4 v0x127e9eb50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0cf0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x127ea0da0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9ceb0_0, 0, 1;
    %load/vec4 v0x127e9d0b0_0;
    %store/vec4 v0x127e9cc20_0, 0, 8;
    %load/vec4 v0x127e9eab0_0;
    %store/vec4 v0x127e9ccd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea0a70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x127ea0870_0, 0, 2;
    %load/vec4 v0x127e9ede0_0;
    %store/vec4 v0x127ea0920_0, 0, 8;
    %load/vec4 v0x127e9ee70_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x127ea09d0_0, 0, 1;
    %load/vec4 v0x127e9ee70_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127ea0b10_0, 0, 1;
    %load/vec4 v0x127e9d0b0_0;
    %store/vec4 v0x127ea0680_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea0730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea0e50_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %load/vec4 v0x127e9eb50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0cf0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x127ea0da0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9ceb0_0, 0, 1;
    %load/vec4 v0x127e9d0b0_0;
    %store/vec4 v0x127e9cc20_0, 0, 8;
    %load/vec4 v0x127e9eab0_0;
    %store/vec4 v0x127e9ccd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea0a70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x127ea0870_0, 0, 2;
    %load/vec4 v0x127e9ede0_0;
    %store/vec4 v0x127ea0920_0, 0, 8;
    %load/vec4 v0x127e9ee70_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x127ea09d0_0, 0, 1;
    %load/vec4 v0x127e9ee70_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x127ea0b10_0, 0, 1;
    %load/vec4 v0x127e9d0b0_0;
    %store/vec4 v0x127ea0680_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ea0730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea0e50_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %load/vec4 v0x127e9eb50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0cf0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x127ea0da0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9ceb0_0, 0, 1;
    %load/vec4 v0x127e9d0b0_0;
    %store/vec4 v0x127e9cc20_0, 0, 8;
    %load/vec4 v0x127e9eab0_0;
    %store/vec4 v0x127e9ccd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea15b0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x127ea13a0_0, 0, 4;
    %load/vec4 v0x127e9eb50_0;
    %store/vec4 v0x127ea1240_0, 0, 8;
    %load/vec4 v0x127e9d0b0_0;
    %store/vec4 v0x127ea1450_0, 0, 8;
    %load/vec4 v0x127e9ede0_0;
    %store/vec4 v0x127ea12f0_0, 0, 8;
    %load/vec4 v0x127e9ee70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_8.24, 8;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x127e9ee70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x127e9d430, 4;
    %jmp/1 T_8.25, 8;
T_8.24 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_8.25, 8;
 ; End of false expr.
    %blend;
T_8.25;
    %store/vec4 v0x127ea1500_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9ce10_0, 0, 1;
    %load/vec4 v0x127e9eb50_0;
    %store/vec4 v0x127e9cc20_0, 0, 8;
    %load/vec4 v0x127e9eab0_0;
    %inv;
    %store/vec4 v0x127e9ccd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea1050_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %inv;
    %load/vec4 v0x127e9d0b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0ef0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x127ea0fa0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea15b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x127ea13a0_0, 0, 4;
    %load/vec4 v0x127e9eb50_0;
    %store/vec4 v0x127ea1240_0, 0, 8;
    %load/vec4 v0x127e9d0b0_0;
    %store/vec4 v0x127ea1450_0, 0, 8;
    %load/vec4 v0x127e9ede0_0;
    %store/vec4 v0x127ea12f0_0, 0, 8;
    %load/vec4 v0x127e9ee70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_8.26, 8;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x127e9ee70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x127e9d430, 4;
    %jmp/1 T_8.27, 8;
T_8.26 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_8.27, 8;
 ; End of false expr.
    %blend;
T_8.27;
    %store/vec4 v0x127ea1500_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9ce10_0, 0, 1;
    %load/vec4 v0x127e9eb50_0;
    %store/vec4 v0x127e9cc20_0, 0, 8;
    %load/vec4 v0x127e9eab0_0;
    %inv;
    %store/vec4 v0x127e9ccd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea1050_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %inv;
    %load/vec4 v0x127e9d0b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0ef0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x127ea0fa0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea15b0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x127ea13a0_0, 0, 4;
    %load/vec4 v0x127e9eb50_0;
    %store/vec4 v0x127ea1240_0, 0, 8;
    %load/vec4 v0x127e9d0b0_0;
    %store/vec4 v0x127ea1450_0, 0, 8;
    %load/vec4 v0x127e9ede0_0;
    %store/vec4 v0x127ea12f0_0, 0, 8;
    %load/vec4 v0x127e9ee70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_8.28, 8;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x127e9ee70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x127e9d430, 4;
    %jmp/1 T_8.29, 8;
T_8.28 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_8.29, 8;
 ; End of false expr.
    %blend;
T_8.29;
    %store/vec4 v0x127ea1500_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9ce10_0, 0, 1;
    %load/vec4 v0x127e9eb50_0;
    %store/vec4 v0x127e9cc20_0, 0, 8;
    %load/vec4 v0x127e9eab0_0;
    %inv;
    %store/vec4 v0x127e9ccd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea1050_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %inv;
    %load/vec4 v0x127e9d0b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0ef0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x127ea0fa0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea15b0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x127ea13a0_0, 0, 4;
    %load/vec4 v0x127e9eb50_0;
    %store/vec4 v0x127ea1240_0, 0, 8;
    %load/vec4 v0x127e9d0b0_0;
    %store/vec4 v0x127ea1450_0, 0, 8;
    %load/vec4 v0x127e9ede0_0;
    %store/vec4 v0x127ea12f0_0, 0, 8;
    %load/vec4 v0x127e9ee70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_8.30, 8;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x127e9ee70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x127e9d430, 4;
    %jmp/1 T_8.31, 8;
T_8.30 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_8.31, 8;
 ; End of false expr.
    %blend;
T_8.31;
    %store/vec4 v0x127ea1500_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9ce10_0, 0, 1;
    %load/vec4 v0x127e9eb50_0;
    %store/vec4 v0x127e9cc20_0, 0, 8;
    %load/vec4 v0x127e9eab0_0;
    %inv;
    %store/vec4 v0x127e9ccd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea1050_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %inv;
    %load/vec4 v0x127e9d0b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0ef0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x127ea0fa0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea15b0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x127ea13a0_0, 0, 4;
    %load/vec4 v0x127e9eb50_0;
    %store/vec4 v0x127ea1240_0, 0, 8;
    %load/vec4 v0x127e9d0b0_0;
    %store/vec4 v0x127ea1450_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea0e50_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %load/vec4 v0x127e9eb50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0cf0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x127ea0da0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea1050_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %inv;
    %load/vec4 v0x127e9d0b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0ef0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x127ea0fa0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea15b0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x127ea13a0_0, 0, 4;
    %load/vec4 v0x127e9eb50_0;
    %store/vec4 v0x127ea1240_0, 0, 8;
    %load/vec4 v0x127e9d0b0_0;
    %store/vec4 v0x127ea1450_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea0e50_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %load/vec4 v0x127e9eb50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0cf0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x127ea0da0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea1050_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %inv;
    %load/vec4 v0x127e9d0b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0ef0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x127ea0fa0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea15b0_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x127ea13a0_0, 0, 4;
    %load/vec4 v0x127e9eb50_0;
    %store/vec4 v0x127ea1240_0, 0, 8;
    %load/vec4 v0x127e9d0b0_0;
    %store/vec4 v0x127ea1450_0, 0, 8;
    %load/vec4 v0x127e9ede0_0;
    %store/vec4 v0x127ea12f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9ce10_0, 0, 1;
    %load/vec4 v0x127e9eb50_0;
    %store/vec4 v0x127e9cc20_0, 0, 8;
    %load/vec4 v0x127e9eab0_0;
    %inv;
    %store/vec4 v0x127e9ccd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea0e50_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %load/vec4 v0x127e9d0b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0cf0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x127ea0da0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea1050_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %inv;
    %load/vec4 v0x127e9d0b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0ef0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x127ea0fa0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea15b0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x127ea13a0_0, 0, 4;
    %load/vec4 v0x127e9eb50_0;
    %store/vec4 v0x127ea1240_0, 0, 8;
    %load/vec4 v0x127e9d0b0_0;
    %store/vec4 v0x127ea1450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x127e9ede0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea1500_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea0e50_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %load/vec4 v0x127e9eb50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0cf0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x127ea0da0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea1050_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %inv;
    %load/vec4 v0x127e9d0b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0ef0_0, 0, 9;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x127ea0fa0_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea0530_0, 0, 1;
    %load/vec4 v0x127e9eb50_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x127ea03d0_0, 0, 4;
    %load/vec4 v0x127e9d0b0_0;
    %load/vec4 v0x127e9ede0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127ea0480_0, 0, 16;
    %load/vec4 v0x127e9f100_0;
    %inv;
    %store/vec4 v0x127ea1650_0, 0, 1;
    %load/vec4 v0x127e9eab0_0;
    %inv;
    %store/vec4 v0x127e9ccd0_0, 0, 1;
    %load/vec4 v0x127e9efc0_0;
    %inv;
    %store/vec4 v0x127ea0bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9e4d0_0, 0, 1;
    %load/vec4 v0x127e9eb50_0;
    %store/vec4 v0x127e9d220_0, 0, 8;
    %load/vec4 v0x127e9d0b0_0;
    %load/vec4 v0x127e9ede0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x127e9d2d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9f250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e9fcd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ea00b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e9fe10_0, 0, 1;
    %jmp T_8.23;
T_8.23 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x127e6e680;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ea2920_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v0x127ea2920_0;
    %inv;
    %store/vec4 v0x127ea2920_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x127e6e680;
T_10 ;
    %wait E_0x127e6bb50;
    %load/vec4 v0x127ea3af0_0;
    %store/vec4 v0x127ea37a0_0, 0, 1;
    %load/vec4 v0x127ea4770_0;
    %store/vec4 v0x127ea42c0_0, 0, 1;
    %load/vec4 v0x127ea2d80_0;
    %store/vec4 v0x127ea2b00_0, 0, 1;
    %load/vec4 v0x127ea4ae0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_10.0, 8;
    %load/vec4 v0x127ea4980_0;
    %or;
T_10.0;
    %store/vec4 v0x127ea48d0_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x127e6e680;
T_11 ;
    %vpi_call 2 145 "$display", "=== FULL TPU INTEGRATION TEST ===" {0 0 0};
    %vpi_call 2 146 "$display", "Testing complete controller-datapath integration" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127ea3380_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127ea2f90_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127ea3380_0, 0, 1;
    %vpi_call 2 153 "$display", "\012--- Test 1: NOP Instruction ---" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x127ea21d0_0, 0, 2;
    %store/vec4 v0x127ea2140_0, 0, 8;
    %store/vec4 v0x127ea20b0_0, 0, 8;
    %store/vec4 v0x127ea2020_0, 0, 8;
    %store/vec4 v0x127ea2360_0, 0, 6;
    %callf/vec4 TD_test_full_integration.make_instr, S_0x127e23720;
    %store/vec4 v0x127ea2f90_0, 0, 32;
    %delay 30000, 0;
    %vpi_call 2 156 "$display", "NOP: pc_cnt=%b, ir_ld=%b, sys_start=%b \342\234\223", v0x127ea3260_0, v0x127ea31d0_0, v0x127ea3af0_0 {0 0 0};
    %vpi_call 2 158 "$display", "\012--- Test 2: MATMUL Instruction ---" {0 0 0};
    %pushi/vec4 16, 0, 6;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %pushi/vec4 4, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x127ea21d0_0, 0, 2;
    %store/vec4 v0x127ea2140_0, 0, 8;
    %store/vec4 v0x127ea20b0_0, 0, 8;
    %store/vec4 v0x127ea2020_0, 0, 8;
    %store/vec4 v0x127ea2360_0, 0, 6;
    %callf/vec4 TD_test_full_integration.make_instr, S_0x127e23720;
    %store/vec4 v0x127ea2f90_0, 0, 32;
    %delay 30000, 0;
    %vpi_call 2 161 "$display", "MATMUL: sys_start=%b, sys_rows=%h, ub_rd_en=%b, acc_wr_en=%b \342\234\223", v0x127ea3af0_0, v0x127ea3990_0, v0x127ea4000_0, v0x127ea2640_0 {0 0 0};
    %vpi_call 2 164 "$display", "\012--- Test 3: RELU Instruction ---" {0 0 0};
    %pushi/vec4 24, 0, 6;
    %pushi/vec4 32, 0, 8;
    %pushi/vec4 64, 0, 8;
    %pushi/vec4 4, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x127ea21d0_0, 0, 2;
    %store/vec4 v0x127ea2140_0, 0, 8;
    %store/vec4 v0x127ea20b0_0, 0, 8;
    %store/vec4 v0x127ea2020_0, 0, 8;
    %store/vec4 v0x127ea2360_0, 0, 6;
    %callf/vec4 TD_test_full_integration.make_instr, S_0x127e23720;
    %store/vec4 v0x127ea2f90_0, 0, 32;
    %delay 30000, 0;
    %vpi_call 2 167 "$display", "RELU: vpu_start=%b, vpu_mode=%h, acc_rd_en=%b, ub_wr_en=%b \342\234\223", v0x127ea4770_0, v0x127ea4560_0, v0x127ea2570_0, v0x127ea4210_0 {0 0 0};
    %vpi_call 2 170 "$display", "\012--- Test 4: RD_WEIGHT Instruction ---" {0 0 0};
    %pushi/vec4 3, 0, 6;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x127ea21d0_0, 0, 2;
    %store/vec4 v0x127ea2140_0, 0, 8;
    %store/vec4 v0x127ea20b0_0, 0, 8;
    %store/vec4 v0x127ea2020_0, 0, 8;
    %store/vec4 v0x127ea2360_0, 0, 6;
    %callf/vec4 TD_test_full_integration.make_instr, S_0x127e23720;
    %store/vec4 v0x127ea2f90_0, 0, 32;
    %delay 30000, 0;
    %vpi_call 2 173 "$display", "RD_WEIGHT: wt_mem_rd_en=%b, wt_fifo_wr=%b, wt_num_tiles=%h \342\234\223", v0x127ea4ae0_0, v0x127ea4980_0, v0x127ea4b90_0 {0 0 0};
    %vpi_call 2 176 "$display", "\012--- Test 5: LD_UB Instruction ---" {0 0 0};
    %pushi/vec4 4, 0, 6;
    %pushi/vec4 16, 0, 8;
    %pushi/vec4 8, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x127ea21d0_0, 0, 2;
    %store/vec4 v0x127ea2140_0, 0, 8;
    %store/vec4 v0x127ea20b0_0, 0, 8;
    %store/vec4 v0x127ea2020_0, 0, 8;
    %store/vec4 v0x127ea2360_0, 0, 6;
    %callf/vec4 TD_test_full_integration.make_instr, S_0x127e23720;
    %store/vec4 v0x127ea2f90_0, 0, 32;
    %delay 30000, 0;
    %vpi_call 2 179 "$display", "LD_UB: ub_rd_en=%b, ub_rd_addr=%h, ub_rd_count=%h \342\234\223", v0x127ea4000_0, v0x127ea3e10_0, v0x127ea3ec0_0 {0 0 0};
    %vpi_call 2 182 "$display", "\012--- Test 6: ST_UB Instruction ---" {0 0 0};
    %pushi/vec4 5, 0, 6;
    %pushi/vec4 32, 0, 8;
    %pushi/vec4 8, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x127ea21d0_0, 0, 2;
    %store/vec4 v0x127ea2140_0, 0, 8;
    %store/vec4 v0x127ea20b0_0, 0, 8;
    %store/vec4 v0x127ea2020_0, 0, 8;
    %store/vec4 v0x127ea2360_0, 0, 6;
    %callf/vec4 TD_test_full_integration.make_instr, S_0x127e23720;
    %store/vec4 v0x127ea2f90_0, 0, 32;
    %delay 30000, 0;
    %vpi_call 2 185 "$display", "ST_UB: ub_wr_en=%b, ub_wr_addr=%h, ub_wr_count=%h \342\234\223", v0x127ea4210_0, v0x127ea40b0_0, v0x127ea4160_0 {0 0 0};
    %vpi_call 2 188 "$display", "\012--- Test 7: SYNC Instruction ---" {0 0 0};
    %pushi/vec4 48, 0, 6;
    %pushi/vec4 3, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x127ea21d0_0, 0, 2;
    %store/vec4 v0x127ea2140_0, 0, 8;
    %store/vec4 v0x127ea20b0_0, 0, 8;
    %store/vec4 v0x127ea2020_0, 0, 8;
    %store/vec4 v0x127ea2360_0, 0, 6;
    %callf/vec4 TD_test_full_integration.make_instr, S_0x127e23720;
    %store/vec4 v0x127ea2f90_0, 0, 32;
    %delay 30000, 0;
    %vpi_call 2 191 "$display", "SYNC: sync_wait=%b, pipeline_stall=%b, ub_buf_sel=%b \342\234\223", v0x127ea3590_0, v0x127ea32f0_0, v0x127ea3d80_0 {0 0 0};
    %vpi_call 2 194 "$display", "\012--- Test 8: RD_HOST_MEM Instruction ---" {0 0 0};
    %pushi/vec4 1, 0, 6;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x127ea21d0_0, 0, 2;
    %store/vec4 v0x127ea2140_0, 0, 8;
    %store/vec4 v0x127ea20b0_0, 0, 8;
    %store/vec4 v0x127ea2020_0, 0, 8;
    %store/vec4 v0x127ea2360_0, 0, 6;
    %callf/vec4 TD_test_full_integration.make_instr, S_0x127e23720;
    %store/vec4 v0x127ea2f90_0, 0, 32;
    %delay 30000, 0;
    %vpi_call 2 197 "$display", "RD_HOST_MEM: dma_start=%b, dma_dir=%b, dma_length=%h \342\234\223", v0x127ea2d80_0, v0x127ea2b90_0, v0x127ea2cd0_0 {0 0 0};
    %vpi_call 2 200 "$display", "\012--- Test 9: CFG_REG Instruction ---" {0 0 0};
    %pushi/vec4 49, 0, 6;
    %pushi/vec4 5, 0, 8;
    %pushi/vec4 18, 0, 8;
    %pushi/vec4 52, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x127ea21d0_0, 0, 2;
    %store/vec4 v0x127ea2140_0, 0, 8;
    %store/vec4 v0x127ea20b0_0, 0, 8;
    %store/vec4 v0x127ea2020_0, 0, 8;
    %store/vec4 v0x127ea2360_0, 0, 6;
    %callf/vec4 TD_test_full_integration.make_instr, S_0x127e23720;
    %store/vec4 v0x127ea2f90_0, 0, 32;
    %delay 30000, 0;
    %vpi_call 2 203 "$display", "CFG_REG: cfg_wr_en=%b, cfg_addr=%h, cfg_data=%h \342\234\223", v0x127ea2870_0, v0x127ea26f0_0, v0x127ea27c0_0 {0 0 0};
    %vpi_call 2 206 "$display", "\012--- Test 10: HALT Instruction ---" {0 0 0};
    %pushi/vec4 63, 0, 6;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x127ea21d0_0, 0, 2;
    %store/vec4 v0x127ea2140_0, 0, 8;
    %store/vec4 v0x127ea20b0_0, 0, 8;
    %store/vec4 v0x127ea2020_0, 0, 8;
    %store/vec4 v0x127ea2360_0, 0, 6;
    %callf/vec4 TD_test_full_integration.make_instr, S_0x127e23720;
    %store/vec4 v0x127ea2f90_0, 0, 32;
    %delay 30000, 0;
    %vpi_call 2 209 "$display", "HALT: halt_req=%b, interrupt_en=%b, pc_cnt=%b, ir_ld=%b \342\234\223", v0x127ea2ee0_0, v0x127ea3140_0, v0x127ea3260_0, v0x127ea31d0_0 {0 0 0};
    %vpi_call 2 212 "$display", "\012=== ALL TESTS PASSED ===" {0 0 0};
    %vpi_call 2 213 "$display", "Complete TPU integration working correctly!" {0 0 0};
    %vpi_call 2 214 "$display", "46 control signals properly generated for all 20 instructions \342\234\223" {0 0 0};
    %vpi_call 2 215 "$display", "Pipelined double buffering functional \342\234\223" {0 0 0};
    %vpi_call 2 216 "$display", "Controller-datapath interface complete \342\234\223" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 218 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x127e6e680;
T_12 ;
    %wait E_0x127e6c280;
    %load/vec4 v0x127ea3380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0x127ea29d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call 2 224 "$display", "Cycle %0t: Stage=%b, Stall=%b, PC_cnt=%b", $time, v0x127ea29d0_0, v0x127ea32f0_0, v0x127ea3260_0 {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sim/test_full_integration.v";
    "rtl/tpu_controller.sv";
