Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr 24 12:52:49 2018
| Host         : DESKTOP-DCD94MV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tracker_control_sets_placed.rpt
| Design       : tracker
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           18 |
| No           | No                    | Yes                    |               3 |            3 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |             104 |           33 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+---------------------+------------------+----------------+
|       Clock Signal      | Enable Signal |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------------+---------------+---------------------+------------------+----------------+
|  ss_BUFG                | step_over     |                     |                1 |              1 |
|  ss_BUFG                |               | rst_IBUF            |                3 |              3 |
|  h2/r_reg[6]_i_2__0_n_0 |               |                     |                3 |              7 |
|  h1/r_reg[6]_i_2_n_0    |               |                     |                2 |              7 |
|  h3/r_reg[6]_i_2__1_n_0 |               |                     |                4 |              7 |
|  h4/r_reg[6]_i_2__2_n_0 |               |                     |                2 |              7 |
|  clk_IBUF_BUFG          |               |                     |                7 |             22 |
|  clk_IBUF_BUFG          |               | nolabel_line18/ss_0 |                7 |             26 |
|  ss_BUFG                | start_IBUF    | rst_IBUF            |               33 |            104 |
+-------------------------+---------------+---------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 7      |                     4 |
| 16+    |                     3 |
+--------+-----------------------+


