Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Sep 07 14:24:03 2017
| Host         : DESKTOP-1R4PJEI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file async_245_fifo_timing_summary_routed.rpt -rpx async_245_fifo_timing_summary_routed.rpx
| Design       : async_245_fifo
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.274        0.000                      0                 4760        0.041        0.000                      0                 4760        4.500        0.000                       0                  1774  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               3.854        0.000                      0                 3108        0.041        0.000                      0                 3108        4.500        0.000                       0                  1774  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  i_clk              i_clk                    3.274        0.000                      0                 1652        0.180        0.000                      0                 1652  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 nolabel_line311/i0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line311/fifo_in_r_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 0.945ns (15.270%)  route 5.244ns (84.730%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.556     5.140    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X47Y50         FDCE                                         r  nolabel_line311/i0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  nolabel_line311/i0_reg[1]/Q
                         net (fo=122, routed)         3.272     8.868    nolabel_line311/i0_reg_n_0_[1]
    SLICE_X55Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.992 r  nolabel_line311/fifo_in_r[1][7]_i_7/O
                         net (fo=1, routed)           1.971    10.964    nolabel_line311/fifo_in_r[1][7]_i_7_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    11.088 r  nolabel_line311/fifo_in_r[1][7]_i_3/O
                         net (fo=1, routed)           0.000    11.088    nolabel_line311/fifo_in_r[1][7]_i_3_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    11.329 r  nolabel_line311/fifo_in_r_reg[1][7]_i_2/O
                         net (fo=1, routed)           0.000    11.329    nolabel_line311/fifo_in_r_reg[1][7]_i_2_n_0
    SLICE_X50Y52         FDRE                                         r  nolabel_line311/fifo_in_r_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.443    14.847    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X50Y52         FDRE                                         r  nolabel_line311/fifo_in_r_reg[1][7]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X50Y52         FDRE (Setup_fdre_C_D)        0.113    15.183    nolabel_line311/fifo_in_r_reg[1][7]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.967ns  (required time - arrival time)
  Source:                 nolabel_line311/i0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line311/fifo_in_r_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 0.945ns (15.553%)  route 5.131ns (84.447%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.556     5.140    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X47Y50         FDCE                                         r  nolabel_line311/i0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  nolabel_line311/i0_reg[1]/Q
                         net (fo=122, routed)         3.122     8.718    nolabel_line311/i0_reg_n_0_[1]
    SLICE_X54Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.842 r  nolabel_line311/fifo_in_r[1][4]_i_6/O
                         net (fo=1, routed)           2.008    10.851    nolabel_line311/fifo_in_r[1][4]_i_6_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.124    10.975 r  nolabel_line311/fifo_in_r[1][4]_i_2/O
                         net (fo=1, routed)           0.000    10.975    nolabel_line311/fifo_in_r[1][4]_i_2_n_0
    SLICE_X50Y50         MUXF7 (Prop_muxf7_I0_O)      0.241    11.216 r  nolabel_line311/fifo_in_r_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.000    11.216    nolabel_line311/fifo_in_r_reg[1][4]_i_1_n_0
    SLICE_X50Y50         FDRE                                         r  nolabel_line311/fifo_in_r_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.443    14.847    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  nolabel_line311/fifo_in_r_reg[1][4]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.113    15.183    nolabel_line311/fifo_in_r_reg[1][4]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -11.216    
  -------------------------------------------------------------------
                         slack                                  3.967    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 nolabel_line311/i0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line311/fifo_in_r_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 0.916ns (15.588%)  route 4.960ns (84.412%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.556     5.140    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X47Y50         FDCE                                         r  nolabel_line311/i0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  nolabel_line311/i0_reg[1]/Q
                         net (fo=122, routed)         3.270     8.866    nolabel_line311/i0_reg_n_0_[1]
    SLICE_X55Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.990 r  nolabel_line311/fifo_in_r[1][6]_i_6/O
                         net (fo=1, routed)           1.690    10.680    nolabel_line311/fifo_in_r[1][6]_i_6_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.804 r  nolabel_line311/fifo_in_r[1][6]_i_2/O
                         net (fo=1, routed)           0.000    10.804    nolabel_line311/fifo_in_r[1][6]_i_2_n_0
    SLICE_X49Y51         MUXF7 (Prop_muxf7_I0_O)      0.212    11.016 r  nolabel_line311/fifo_in_r_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.000    11.016    nolabel_line311/fifo_in_r_reg[1][6]_i_1_n_0
    SLICE_X49Y51         FDRE                                         r  nolabel_line311/fifo_in_r_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.442    14.846    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  nolabel_line311/fifo_in_r_reg[1][6]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X49Y51         FDRE (Setup_fdre_C_D)        0.064    15.133    nolabel_line311/fifo_in_r_reg[1][6]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.286ns  (required time - arrival time)
  Source:                 IIC_NUM_21/U1/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/U1/rSDA_reg/D
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 0.952ns (16.789%)  route 4.718ns (83.211%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.566     5.150    IIC_NUM_21/U1/i_clk_IBUF_BUFG
    SLICE_X32Y49         FDCE                                         r  IIC_NUM_21/U1/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  IIC_NUM_21/U1/i_reg[0]/Q
                         net (fo=71, routed)          2.091     7.698    IIC_NUM_21/U1/i_reg_n_0_[0]
    SLICE_X36Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.822 r  IIC_NUM_21/U1/rSDA_i_28__20/O
                         net (fo=1, routed)           0.789     8.610    IIC_NUM_21/U1/rSDA_i_28__20_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.734 r  IIC_NUM_21/U1/rSDA_i_11__20/O
                         net (fo=1, routed)           1.019     9.754    IIC_NUM_21/U1/rSDA_i_11__20_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.878 r  IIC_NUM_21/U1/rSDA_i_4__20/O
                         net (fo=1, routed)           0.819    10.697    IIC_NUM_21/U1/rSDA_i_4__20_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.821 r  IIC_NUM_21/U1/rSDA_i_1__20/O
                         net (fo=1, routed)           0.000    10.821    IIC_NUM_21/U1/rSDA_i_1__20_n_0
    SLICE_X28Y46         FDPE                                         r  IIC_NUM_21/U1/rSDA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.447    14.852    IIC_NUM_21/U1/i_clk_IBUF_BUFG
    SLICE_X28Y46         FDPE                                         r  IIC_NUM_21/U1/rSDA_reg/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X28Y46         FDPE (Setup_fdpe_C_D)        0.031    15.107    IIC_NUM_21/U1/rSDA_reg
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  4.286    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 nolabel_line311/i0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line311/fifo_in_r_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 0.945ns (16.433%)  route 4.806ns (83.567%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.556     5.140    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X47Y50         FDCE                                         r  nolabel_line311/i0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  nolabel_line311/i0_reg[1]/Q
                         net (fo=122, routed)         3.131     8.727    nolabel_line311/i0_reg_n_0_[1]
    SLICE_X54Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.851 r  nolabel_line311/fifo_in_r[1][5]_i_6/O
                         net (fo=1, routed)           1.674    10.526    nolabel_line311/fifo_in_r[1][5]_i_6_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I3_O)        0.124    10.650 r  nolabel_line311/fifo_in_r[1][5]_i_2/O
                         net (fo=1, routed)           0.000    10.650    nolabel_line311/fifo_in_r[1][5]_i_2_n_0
    SLICE_X50Y51         MUXF7 (Prop_muxf7_I0_O)      0.241    10.891 r  nolabel_line311/fifo_in_r_reg[1][5]_i_1/O
                         net (fo=1, routed)           0.000    10.891    nolabel_line311/fifo_in_r_reg[1][5]_i_1_n_0
    SLICE_X50Y51         FDRE                                         r  nolabel_line311/fifo_in_r_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.443    14.847    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  nolabel_line311/fifo_in_r_reg[1][5]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.113    15.183    nolabel_line311/fifo_in_r_reg[1][5]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -10.891    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 nolabel_line311/i0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line311/fifo_in_r_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 0.913ns (15.924%)  route 4.820ns (84.076%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.556     5.140    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X47Y50         FDCE                                         r  nolabel_line311/i0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  nolabel_line311/i0_reg[1]/Q
                         net (fo=122, routed)         2.935     8.531    nolabel_line311/i0_reg_n_0_[1]
    SLICE_X54Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.655 r  nolabel_line311/fifo_in_r[1][2]_i_6/O
                         net (fo=1, routed)           1.886    10.540    nolabel_line311/fifo_in_r[1][2]_i_6_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.124    10.664 r  nolabel_line311/fifo_in_r[1][2]_i_2/O
                         net (fo=1, routed)           0.000    10.664    nolabel_line311/fifo_in_r[1][2]_i_2_n_0
    SLICE_X50Y50         MUXF7 (Prop_muxf7_I0_O)      0.209    10.873 r  nolabel_line311/fifo_in_r_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.000    10.873    nolabel_line311/fifo_in_r_reg[1][2]_i_1_n_0
    SLICE_X50Y50         FDRE                                         r  nolabel_line311/fifo_in_r_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.443    14.847    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  nolabel_line311/fifo_in_r_reg[1][2]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)        0.113    15.183    nolabel_line311/fifo_in_r_reg[1][2]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 IIC_NUM_06/isCall_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_06/U1/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.890ns (16.458%)  route 4.518ns (83.542%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.552     5.136    IIC_NUM_06/i_clk_IBUF_BUFG
    SLICE_X52Y65         FDCE                                         r  IIC_NUM_06/isCall_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDCE (Prop_fdce_C_Q)         0.518     5.654 f  IIC_NUM_06/isCall_reg[1]/Q
                         net (fo=69, routed)          2.080     7.734    IIC_NUM_06/U1/isCall_reg[1]_0
    SLICE_X64Y63         LUT5 (Prop_lut5_I3_O)        0.124     7.858 r  IIC_NUM_06/U1/i[4]_i_9__5/O
                         net (fo=2, routed)           0.801     8.659    IIC_NUM_06/U1/i[4]_i_9__5_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.783 r  IIC_NUM_06/U1/i[4]_i_3__11/O
                         net (fo=1, routed)           0.899     9.683    IIC_NUM_06/U1/i[4]_i_3__11_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124     9.807 r  IIC_NUM_06/U1/i[4]_i_1__11/O
                         net (fo=5, routed)           0.737    10.544    IIC_NUM_06/U1/i[4]_i_1__11_n_0
    SLICE_X57Y65         FDCE                                         r  IIC_NUM_06/U1/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.437    14.841    IIC_NUM_06/U1/i_clk_IBUF_BUFG
    SLICE_X57Y65         FDCE                                         r  IIC_NUM_06/U1/i_reg[1]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X57Y65         FDCE (Setup_fdce_C_CE)      -0.205    14.859    IIC_NUM_06/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 nolabel_line311/i0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line311/fifo_in_r_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 0.913ns (16.424%)  route 4.646ns (83.576%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.556     5.140    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X47Y50         FDCE                                         r  nolabel_line311/i0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  nolabel_line311/i0_reg[1]/Q
                         net (fo=122, routed)         3.213     8.809    nolabel_line311/i0_reg_n_0_[1]
    SLICE_X54Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.933 r  nolabel_line311/fifo_in_r[1][0]_i_6/O
                         net (fo=1, routed)           1.434    10.366    nolabel_line311/fifo_in_r[1][0]_i_6_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.490 r  nolabel_line311/fifo_in_r[1][0]_i_2/O
                         net (fo=1, routed)           0.000    10.490    nolabel_line311/fifo_in_r[1][0]_i_2_n_0
    SLICE_X52Y52         MUXF7 (Prop_muxf7_I0_O)      0.209    10.699 r  nolabel_line311/fifo_in_r_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.000    10.699    nolabel_line311/fifo_in_r_reg[1][0]_i_1_n_0
    SLICE_X52Y52         FDRE                                         r  nolabel_line311/fifo_in_r_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.443    14.847    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  nolabel_line311/fifo_in_r_reg[1][0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X52Y52         FDRE (Setup_fdre_C_D)        0.113    15.183    nolabel_line311/fifo_in_r_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 nolabel_line311/i0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line311/fifo_in_r_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 0.913ns (16.441%)  route 4.640ns (83.559%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.556     5.140    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X47Y50         FDCE                                         r  nolabel_line311/i0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  nolabel_line311/i0_reg[1]/Q
                         net (fo=122, routed)         3.305     8.901    nolabel_line311/i0_reg_n_0_[1]
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.124     9.025 r  nolabel_line311/fifo_in_r[1][3]_i_6/O
                         net (fo=1, routed)           1.335    10.360    nolabel_line311/fifo_in_r[1][3]_i_6_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.484 r  nolabel_line311/fifo_in_r[1][3]_i_2/O
                         net (fo=1, routed)           0.000    10.484    nolabel_line311/fifo_in_r[1][3]_i_2_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I0_O)      0.209    10.693 r  nolabel_line311/fifo_in_r_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.000    10.693    nolabel_line311/fifo_in_r_reg[1][3]_i_1_n_0
    SLICE_X50Y52         FDRE                                         r  nolabel_line311/fifo_in_r_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.443    14.847    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X50Y52         FDRE                                         r  nolabel_line311/fifo_in_r_reg[1][3]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X50Y52         FDRE (Setup_fdre_C_D)        0.113    15.183    nolabel_line311/fifo_in_r_reg[1][3]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 IIC_NUM_06/isCall_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_06/U1/i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.890ns (16.898%)  route 4.377ns (83.102%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.552     5.136    IIC_NUM_06/i_clk_IBUF_BUFG
    SLICE_X52Y65         FDCE                                         r  IIC_NUM_06/isCall_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDCE (Prop_fdce_C_Q)         0.518     5.654 f  IIC_NUM_06/isCall_reg[1]/Q
                         net (fo=69, routed)          2.080     7.734    IIC_NUM_06/U1/isCall_reg[1]_0
    SLICE_X64Y63         LUT5 (Prop_lut5_I3_O)        0.124     7.858 r  IIC_NUM_06/U1/i[4]_i_9__5/O
                         net (fo=2, routed)           0.801     8.659    IIC_NUM_06/U1/i[4]_i_9__5_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124     8.783 r  IIC_NUM_06/U1/i[4]_i_3__11/O
                         net (fo=1, routed)           0.899     9.683    IIC_NUM_06/U1/i[4]_i_3__11_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124     9.807 r  IIC_NUM_06/U1/i[4]_i_1__11/O
                         net (fo=5, routed)           0.596    10.403    IIC_NUM_06/U1/i[4]_i_1__11_n_0
    SLICE_X56Y64         FDCE                                         r  IIC_NUM_06/U1/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.438    14.842    IIC_NUM_06/U1/i_clk_IBUF_BUFG
    SLICE_X56Y64         FDCE                                         r  IIC_NUM_06/U1/i_reg[3]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X56Y64         FDCE (Setup_fdce_C_CE)      -0.169    14.896    IIC_NUM_06/U1/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  4.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 nolabel_line311/usb_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_Handle/r_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.709%)  route 0.233ns (62.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.561     1.505    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X39Y56         FDCE                                         r  nolabel_line311/usb_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  nolabel_line311/usb_data_reg[4]/Q
                         net (fo=1, routed)           0.233     1.879    USB_Handle/usb_data_reg[7][4]
    SLICE_X31Y57         FDCE                                         r  USB_Handle/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.828     2.018    USB_Handle/i_clk_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  USB_Handle/r_data_reg[4]/C
                         clock pessimism             -0.251     1.768    
    SLICE_X31Y57         FDCE (Hold_fdce_C_D)         0.070     1.838    USB_Handle/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line311/usb_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_Handle/r_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.315%)  route 0.247ns (63.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.561     1.505    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X41Y56         FDCE                                         r  nolabel_line311/usb_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  nolabel_line311/usb_data_reg[2]/Q
                         net (fo=1, routed)           0.247     1.893    USB_Handle/usb_data_reg[7][2]
    SLICE_X31Y57         FDCE                                         r  USB_Handle/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.828     2.018    USB_Handle/i_clk_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  USB_Handle/r_data_reg[2]/C
                         clock pessimism             -0.251     1.768    
    SLICE_X31Y57         FDCE (Hold_fdce_C_D)         0.070     1.838    USB_Handle/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 nolabel_line311/usb_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USB_Handle/r_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.345%)  route 0.247ns (63.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.561     1.505    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X41Y56         FDCE                                         r  nolabel_line311/usb_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  nolabel_line311/usb_data_reg[3]/Q
                         net (fo=1, routed)           0.247     1.893    USB_Handle/usb_data_reg[7][3]
    SLICE_X31Y57         FDCE                                         r  USB_Handle/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.828     2.018    USB_Handle/i_clk_IBUF_BUFG
    SLICE_X31Y57         FDCE                                         r  USB_Handle/r_data_reg[3]/C
                         clock pessimism             -0.251     1.768    
    SLICE_X31Y57         FDCE (Hold_fdce_C_D)         0.066     1.834    USB_Handle/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 nolabel_line311/fifo_in_r_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.148ns (35.618%)  route 0.268ns (64.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.564     1.508    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X50Y54         FDRE                                         r  nolabel_line311/fifo_in_r_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.148     1.656 r  nolabel_line311/fifo_in_r_reg[0][1]/Q
                         net (fo=1, routed)           0.268     1.923    nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X1Y11         RAMB36E1                                     r  nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.875     2.065    nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y11         RAMB36E1                                     r  nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.585    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.243     1.828    nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 IIC_NUM_21/isCall_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/U1/isDone_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.235%)  route 0.276ns (59.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.562     1.506    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  IIC_NUM_21/isCall_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  IIC_NUM_21/isCall_reg[1]/Q
                         net (fo=69, routed)          0.276     1.923    IIC_NUM_21/U1/isCall_reg[1]_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.968 r  IIC_NUM_21/U1/isDone_i_1__41/O
                         net (fo=1, routed)           0.000     1.968    IIC_NUM_21/U1/isDone_i_1__41_n_0
    SLICE_X36Y48         FDCE                                         r  IIC_NUM_21/U1/isDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.833     2.023    IIC_NUM_21/U1/i_clk_IBUF_BUFG
    SLICE_X36Y48         FDCE                                         r  IIC_NUM_21/U1/isDone_reg/C
                         clock pessimism             -0.246     1.777    
    SLICE_X36Y48         FDCE (Hold_fdce_C_D)         0.091     1.868    IIC_NUM_21/U1/isDone_reg
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 IIC_NUM_08/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.562     1.506    IIC_NUM_08/i_clk_IBUF_BUFG
    SLICE_X53Y60         FDCE                                         r  IIC_NUM_08/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  IIC_NUM_08/j_reg[2]/Q
                         net (fo=1, routed)           0.056     1.703    IIC_NUM_08/j_reg_n_0_[2]
    SLICE_X52Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.748 r  IIC_NUM_08/i[2]_i_1__16/O
                         net (fo=1, routed)           0.000     1.748    IIC_NUM_08/i[2]_i_1__16_n_0
    SLICE_X52Y60         FDCE                                         r  IIC_NUM_08/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.832     2.022    IIC_NUM_08/i_clk_IBUF_BUFG
    SLICE_X52Y60         FDCE                                         r  IIC_NUM_08/i_reg[2]/C
                         clock pessimism             -0.504     1.519    
    SLICE_X52Y60         FDCE (Hold_fdce_C_D)         0.120     1.639    IIC_NUM_08/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 IIC_NUM_14/sel_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_14/U1/D_NOT_OUT1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.564     1.508    IIC_NUM_14/i_clk_IBUF_BUFG
    SLICE_X57Y34         FDPE                                         r  IIC_NUM_14/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.649 r  IIC_NUM_14/sel_reg/Q
                         net (fo=3, routed)           0.076     1.725    IIC_NUM_14/U1/sel_reg_0
    SLICE_X56Y34         LUT5 (Prop_lut5_I2_O)        0.045     1.770 r  IIC_NUM_14/U1/D_NOT_OUT1[1]_i_1__13/O
                         net (fo=1, routed)           0.000     1.770    IIC_NUM_14/U1/D_NOT_OUT1[1]_i_1__13_n_0
    SLICE_X56Y34         FDCE                                         r  IIC_NUM_14/U1/D_NOT_OUT1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.831     2.021    IIC_NUM_14/U1/i_clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  IIC_NUM_14/U1/D_NOT_OUT1_reg[1]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X56Y34         FDCE (Hold_fdce_C_D)         0.121     1.642    IIC_NUM_14/U1/D_NOT_OUT1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 IIC_NUM_14/sel_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_14/U1/D_NOT_OUT1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.564     1.508    IIC_NUM_14/i_clk_IBUF_BUFG
    SLICE_X57Y34         FDPE                                         r  IIC_NUM_14/sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDPE (Prop_fdpe_C_Q)         0.141     1.649 f  IIC_NUM_14/sel_reg/Q
                         net (fo=3, routed)           0.078     1.727    IIC_NUM_14/U1/sel_reg_0
    SLICE_X56Y34         LUT5 (Prop_lut5_I2_O)        0.045     1.772 r  IIC_NUM_14/U1/D_NOT_OUT1[2]_i_1__13/O
                         net (fo=1, routed)           0.000     1.772    IIC_NUM_14/U1/D_NOT_OUT1[2]_i_1__13_n_0
    SLICE_X56Y34         FDCE                                         r  IIC_NUM_14/U1/D_NOT_OUT1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.831     2.021    IIC_NUM_14/U1/i_clk_IBUF_BUFG
    SLICE_X56Y34         FDCE                                         r  IIC_NUM_14/U1/D_NOT_OUT1_reg[2]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X56Y34         FDCE (Hold_fdce_C_D)         0.120     1.641    IIC_NUM_14/U1/D_NOT_OUT1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 IIC_NUM_21/U1/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/U1/D_NOT_OUT1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.915%)  route 0.305ns (62.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.563     1.507    IIC_NUM_21/U1/i_clk_IBUF_BUFG
    SLICE_X35Y48         FDCE                                         r  IIC_NUM_21/U1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  IIC_NUM_21/U1/i_reg[1]/Q
                         net (fo=74, routed)          0.305     1.952    IIC_NUM_21/U1/i_reg_n_0_[1]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.997 r  IIC_NUM_21/U1/D_NOT_OUT1[0]_i_1__20/O
                         net (fo=1, routed)           0.000     1.997    IIC_NUM_21/U1/D_NOT_OUT1[0]_i_1__20_n_0
    SLICE_X37Y47         FDCE                                         r  IIC_NUM_21/U1/D_NOT_OUT1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.833     2.023    IIC_NUM_21/U1/i_clk_IBUF_BUFG
    SLICE_X37Y47         FDCE                                         r  IIC_NUM_21/U1/D_NOT_OUT1_reg[0]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X37Y47         FDCE (Hold_fdce_C_D)         0.092     1.864    IIC_NUM_21/U1/D_NOT_OUT1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 IIC_NUM_14/j_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_14/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.562     1.506    IIC_NUM_14/i_clk_IBUF_BUFG
    SLICE_X53Y34         FDCE                                         r  IIC_NUM_14/j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  IIC_NUM_14/j_reg[2]/Q
                         net (fo=1, routed)           0.087     1.734    IIC_NUM_14/j_reg_n_0_[2]
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.779 r  IIC_NUM_14/i[2]_i_1__28/O
                         net (fo=1, routed)           0.000     1.779    IIC_NUM_14/i[2]_i_1__28_n_0
    SLICE_X52Y34         FDCE                                         r  IIC_NUM_14/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.831     2.021    IIC_NUM_14/i_clk_IBUF_BUFG
    SLICE_X52Y34         FDCE                                         r  IIC_NUM_14/i_reg[2]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X52Y34         FDCE (Hold_fdce_C_D)         0.120     1.639    IIC_NUM_14/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10   nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10   nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X51Y75   IIC_NUM_01/i_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y77   IIC_NUM_01/isCall_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y77   IIC_NUM_01/isCall_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y74   IIC_NUM_01/isDone_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y74   IIC_NUM_01/j_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y56   IIC_NUM_09/U1/D1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y56   IIC_NUM_09/U1/D1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y56   IIC_NUM_09/U1/D1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y56   IIC_NUM_09/U1/D1_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y31   IIC_NUM_20/U1/D1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y31   IIC_NUM_20/U1/D1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y31   IIC_NUM_20/U1/D1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y31   IIC_NUM_20/U1/D1_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X45Y53   nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y53   nolabel_line311/FIFO_IIC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y70   IIC_NUM_05/U1/i_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y70   IIC_NUM_05/U1/i_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X59Y68   IIC_NUM_05/U1/isAck_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y70   IIC_NUM_05/U1/isQ_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y56   IIC_NUM_09/U1/D1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y56   IIC_NUM_09/U1/D1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y56   IIC_NUM_09/U1/D1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y56   IIC_NUM_09/U1/D1_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y47   IIC_NUM_12/isCall_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X59Y47   IIC_NUM_12/isCall_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_19/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 0.419ns (6.990%)  route 5.575ns (93.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.559     5.143    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.419     5.562 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=127, routed)         5.575    11.137    IIC_NUM_19/AR[0]
    SLICE_X48Y30         FDCE                                         f  IIC_NUM_19/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.440    14.845    IIC_NUM_19/i_clk_IBUF_BUFG
    SLICE_X48Y30         FDCE                                         r  IIC_NUM_19/r_data_reg[4]/C
                         clock pessimism              0.179    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X48Y30         FDCE (Recov_fdce_C_CLR)     -0.578    14.411    IIC_NUM_19/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_19/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 0.419ns (6.990%)  route 5.575ns (93.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.559     5.143    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.419     5.562 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=127, routed)         5.575    11.137    IIC_NUM_19/AR[0]
    SLICE_X48Y30         FDCE                                         f  IIC_NUM_19/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.440    14.845    IIC_NUM_19/i_clk_IBUF_BUFG
    SLICE_X48Y30         FDCE                                         r  IIC_NUM_19/r_data_reg[5]/C
                         clock pessimism              0.179    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X48Y30         FDCE (Recov_fdce_C_CLR)     -0.578    14.411    IIC_NUM_19/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_19/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 0.419ns (7.158%)  route 5.435ns (92.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.559     5.143    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.419     5.562 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=127, routed)         5.435    10.997    IIC_NUM_19/AR[0]
    SLICE_X48Y31         FDCE                                         f  IIC_NUM_19/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.441    14.846    IIC_NUM_19/i_clk_IBUF_BUFG
    SLICE_X48Y31         FDCE                                         r  IIC_NUM_19/r_data_reg[2]/C
                         clock pessimism              0.179    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X48Y31         FDCE (Recov_fdce_C_CLR)     -0.578    14.412    IIC_NUM_19/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_19/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 0.419ns (7.158%)  route 5.435ns (92.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.559     5.143    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.419     5.562 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=127, routed)         5.435    10.997    IIC_NUM_19/AR[0]
    SLICE_X48Y31         FDCE                                         f  IIC_NUM_19/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.441    14.846    IIC_NUM_19/i_clk_IBUF_BUFG
    SLICE_X48Y31         FDCE                                         r  IIC_NUM_19/r_data_reg[3]/C
                         clock pessimism              0.179    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X48Y31         FDCE (Recov_fdce_C_CLR)     -0.578    14.412    IIC_NUM_19/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_19/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 0.419ns (7.423%)  route 5.226ns (92.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.559     5.143    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.419     5.562 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=127, routed)         5.226    10.788    IIC_NUM_19/AR[0]
    SLICE_X47Y32         FDCE                                         f  IIC_NUM_19/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.440    14.845    IIC_NUM_19/i_clk_IBUF_BUFG
    SLICE_X47Y32         FDCE                                         r  IIC_NUM_19/r_data_reg[6]/C
                         clock pessimism              0.179    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X47Y32         FDCE (Recov_fdce_C_CLR)     -0.578    14.411    IIC_NUM_19/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_19/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 0.419ns (7.423%)  route 5.226ns (92.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.559     5.143    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.419     5.562 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=127, routed)         5.226    10.788    IIC_NUM_19/AR[0]
    SLICE_X47Y32         FDCE                                         f  IIC_NUM_19/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.440    14.845    IIC_NUM_19/i_clk_IBUF_BUFG
    SLICE_X47Y32         FDCE                                         r  IIC_NUM_19/r_data_reg[7]/C
                         clock pessimism              0.179    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X47Y32         FDCE (Recov_fdce_C_CLR)     -0.578    14.411    IIC_NUM_19/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  3.623    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/j_reg[3]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 0.456ns (7.909%)  route 5.309ns (92.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.559     5.143    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.456     5.599 f  SYS_RST/o_rst_reg_rep__10/Q
                         net (fo=127, routed)         5.309    10.908    IIC_NUM_20/o_rst_reg_rep__10[0]
    SLICE_X38Y31         FDCE                                         f  IIC_NUM_20/j_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.435    14.840    IIC_NUM_20/i_clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  IIC_NUM_20/j_reg[3]/C
                         clock pessimism              0.179    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X38Y31         FDCE (Recov_fdce_C_CLR)     -0.319    14.665    IIC_NUM_20/j_reg[3]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__8/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_19/U1/isDone_reg/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 0.419ns (7.632%)  route 5.071ns (92.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.559     5.143    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.419     5.562 f  SYS_RST/o_rst_reg_rep__8/Q
                         net (fo=127, routed)         5.071    10.633    IIC_NUM_19/U1/AR[1]
    SLICE_X45Y30         FDCE                                         f  IIC_NUM_19/U1/isDone_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.437    14.842    IIC_NUM_19/U1/i_clk_IBUF_BUFG
    SLICE_X45Y30         FDCE                                         r  IIC_NUM_19/U1/isDone_reg/C
                         clock pessimism              0.179    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X45Y30         FDCE (Recov_fdce_C_CLR)     -0.578    14.408    IIC_NUM_19/U1/isDone_reg
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/U1/D_NOT_OUT1_reg[1]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 0.456ns (8.119%)  route 5.160ns (91.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.559     5.143    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.456     5.599 f  SYS_RST/o_rst_reg_rep__10/Q
                         net (fo=127, routed)         5.160    10.759    IIC_NUM_20/U1/o_rst_reg_rep__10[0]
    SLICE_X37Y30         FDCE                                         f  IIC_NUM_20/U1/D_NOT_OUT1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.434    14.839    IIC_NUM_20/U1/i_clk_IBUF_BUFG
    SLICE_X37Y30         FDCE                                         r  IIC_NUM_20/U1/D_NOT_OUT1_reg[1]/C
                         clock pessimism              0.179    15.018    
                         clock uncertainty           -0.035    14.983    
    SLICE_X37Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.578    IIC_NUM_20/U1/D_NOT_OUT1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/U1/D_NOT_OUT1_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 0.456ns (8.119%)  route 5.160ns (91.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.559     5.143    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.456     5.599 f  SYS_RST/o_rst_reg_rep__10/Q
                         net (fo=127, routed)         5.160    10.759    IIC_NUM_20/U1/o_rst_reg_rep__10[0]
    SLICE_X37Y30         FDCE                                         f  IIC_NUM_20/U1/D_NOT_OUT1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        1.434    14.839    IIC_NUM_20/U1/i_clk_IBUF_BUFG
    SLICE_X37Y30         FDCE                                         r  IIC_NUM_20/U1/D_NOT_OUT1_reg[2]/C
                         clock pessimism              0.179    15.018    
                         clock uncertainty           -0.035    14.983    
    SLICE_X37Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.578    IIC_NUM_20/U1/D_NOT_OUT1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  3.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/sel_reg/PRE
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.565     1.509    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  SYS_RST/o_rst_reg_rep__10/Q
                         net (fo=127, routed)         0.241     1.890    IIC_NUM_11/o_rst_reg_rep__10[0]
    SLICE_X52Y47         FDPE                                         f  IIC_NUM_11/sel_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.838     2.028    IIC_NUM_11/i_clk_IBUF_BUFG
    SLICE_X52Y47         FDPE                                         r  IIC_NUM_11/sel_reg/C
                         clock pessimism             -0.246     1.782    
    SLICE_X52Y47         FDPE (Remov_fdpe_C_PRE)     -0.071     1.711    IIC_NUM_11/sel_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_13/isDone_reg/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.525%)  route 0.256ns (64.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.565     1.509    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  SYS_RST/o_rst_reg_rep__5/Q
                         net (fo=127, routed)         0.256     1.906    IIC_NUM_13/o_rst_reg_rep__5
    SLICE_X49Y47         FDCE                                         f  IIC_NUM_13/isDone_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.837     2.027    IIC_NUM_13/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDCE                                         r  IIC_NUM_13/isDone_reg/C
                         clock pessimism             -0.246     1.781    
    SLICE_X49Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.689    IIC_NUM_13/isDone_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_13/j_reg[0]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.140%)  route 0.260ns (64.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.565     1.509    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  SYS_RST/o_rst_reg_rep__5/Q
                         net (fo=127, routed)         0.260     1.910    IIC_NUM_13/o_rst_reg_rep__5
    SLICE_X48Y47         FDCE                                         f  IIC_NUM_13/j_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.837     2.027    IIC_NUM_13/i_clk_IBUF_BUFG
    SLICE_X48Y47         FDCE                                         r  IIC_NUM_13/j_reg[0]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X48Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.689    IIC_NUM_13/j_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line311/o_iic_en_reg[15]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.085%)  route 0.259ns (66.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.565     1.509    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.637 f  SYS_RST/o_rst_reg_rep__6/Q
                         net (fo=127, routed)         0.259     1.896    nolabel_line311/o_rst_reg_rep__6
    SLICE_X49Y48         FDCE                                         f  nolabel_line311/o_iic_en_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.837     2.027    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X49Y48         FDCE                                         r  nolabel_line311/o_iic_en_reg[15]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X49Y48         FDCE (Remov_fdce_C_CLR)     -0.146     1.635    nolabel_line311/o_iic_en_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line311/o_iic_en_reg[16]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.085%)  route 0.259ns (66.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.565     1.509    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.637 f  SYS_RST/o_rst_reg_rep__6/Q
                         net (fo=127, routed)         0.259     1.896    nolabel_line311/o_rst_reg_rep__6
    SLICE_X49Y48         FDCE                                         f  nolabel_line311/o_iic_en_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.837     2.027    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X49Y48         FDCE                                         r  nolabel_line311/o_iic_en_reg[16]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X49Y48         FDCE (Remov_fdce_C_CLR)     -0.146     1.635    nolabel_line311/o_iic_en_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/U1/rSCL_reg/PRE
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.164%)  route 0.311ns (68.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.565     1.509    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  SYS_RST/o_rst_reg/Q
                         net (fo=27, routed)          0.311     1.961    IIC_NUM_11/U1/o_rst
    SLICE_X55Y46         FDPE                                         f  IIC_NUM_11/U1/rSCL_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.837     2.027    IIC_NUM_11/U1/i_clk_IBUF_BUFG
    SLICE_X55Y46         FDPE                                         r  IIC_NUM_11/U1/rSCL_reg/C
                         clock pessimism             -0.246     1.781    
    SLICE_X55Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.686    IIC_NUM_11/U1/rSCL_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__5/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_13/j_reg[1]/PRE
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.017%)  route 0.314ns (68.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.565     1.509    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  SYS_RST/o_rst_reg_rep__5/Q
                         net (fo=127, routed)         0.314     1.963    IIC_NUM_13/o_rst_reg_rep__5
    SLICE_X48Y46         FDPE                                         f  IIC_NUM_13/j_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.836     2.026    IIC_NUM_13/i_clk_IBUF_BUFG
    SLICE_X48Y46         FDPE                                         r  IIC_NUM_13/j_reg[1]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X48Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.685    IIC_NUM_13/j_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/reg_addr_reg[1]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.720%)  route 0.350ns (71.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.565     1.509    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  SYS_RST/o_rst_reg_rep__10/Q
                         net (fo=127, routed)         0.350     2.000    IIC_NUM_11/o_rst_reg_rep__10[0]
    SLICE_X50Y47         FDCE                                         f  IIC_NUM_11/reg_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.838     2.028    IIC_NUM_11/i_clk_IBUF_BUFG
    SLICE_X50Y47         FDCE                                         r  IIC_NUM_11/reg_addr_reg[1]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X50Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.715    IIC_NUM_11/reg_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_11/reg_addr_reg[2]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.720%)  route 0.350ns (71.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.565     1.509    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  SYS_RST/o_rst_reg_rep__10/Q
                         net (fo=127, routed)         0.350     2.000    IIC_NUM_11/o_rst_reg_rep__10[0]
    SLICE_X50Y47         FDCE                                         f  IIC_NUM_11/reg_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.838     2.028    IIC_NUM_11/i_clk_IBUF_BUFG
    SLICE_X50Y47         FDCE                                         r  IIC_NUM_11/reg_addr_reg[2]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X50Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.715    IIC_NUM_11/reg_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__7/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line311/o_iic_en_reg[17]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.525%)  route 0.321ns (71.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.565     1.509    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDPE (Prop_fdpe_C_Q)         0.128     1.637 f  SYS_RST/o_rst_reg_rep__7/Q
                         net (fo=127, routed)         0.321     1.958    nolabel_line311/o_rst_reg_rep__7[0]
    SLICE_X46Y49         FDCE                                         f  nolabel_line311/o_iic_en_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1773, routed)        0.835     2.025    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X46Y49         FDCE                                         r  nolabel_line311/o_iic_en_reg[17]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X46Y49         FDCE (Remov_fdce_C_CLR)     -0.120     1.659    nolabel_line311/o_iic_en_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.299    





