{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574101946006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574101946016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 15:32:25 2019 " "Processing started: Mon Nov 18 15:32:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574101946016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101946016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101946016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574101946857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574101946858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-a " "Found design unit 1: Adder-a" {  } { { "Adder.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967523 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-count " "Found design unit 1: ProgramCounter-count" {  } { { "ProgramCounter.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/ProgramCounter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967533 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/ProgramCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-InstMemory " "Found design unit 1: instructionMemory-InstMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/instructionMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967543 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/instructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristatebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triStateBuffer-Behavior " "Found design unit 1: triStateBuffer-Behavior" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/triStateBuffer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967553 ""} { "Info" "ISGN_ENTITY_NAME" "1 triStateBuffer " "Found entity 1: triStateBuffer" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/triStateBuffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regwithtristate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regwithtristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regWithTriState-Behavior " "Found design unit 1: regWithTriState-Behavior" {  } { { "regWithTriState.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/regWithTriState.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967563 ""} { "Info" "ISGN_ENTITY_NAME" "1 regWithTriState " "Found entity 1: regWithTriState" {  } { { "regWithTriState.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/regWithTriState.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-Behavior " "Found design unit 1: registrador-Behavior" {  } { { "registrador.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/registrador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967573 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regBank-Behavior " "Found design unit 1: regBank-Behavior" {  } { { "regBank.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/regBank.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967583 ""} { "Info" "ISGN_ENTITY_NAME" "1 regBank " "Found entity 1: regBank" {  } { { "regBank.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/regBank.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipelinecpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelineCPU-Behavior " "Found design unit 1: PipelineCPU-Behavior" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967593 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelineCPU " "Found entity 1: PipelineCPU" {  } { { "PipelineCPU.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentsforregbank.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentsforregbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentsForRegBank " "Found design unit 1: componentsForRegBank" {  } { { "componentsForRegBank.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/componentsForRegBank.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-Behavior " "Found design unit 1: bancoRegistradores-Behavior" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967621 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxData-Behavior " "Found design unit 1: muxData-Behavior" {  } { { "muxData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/muxData.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967631 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxData " "Found entity 1: muxData" {  } { { "muxData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/muxData.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavior " "Found design unit 1: ControlUnit-Behavior" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967640 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regifid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegIFID-a " "Found design unit 1: RegIFID-a" {  } { { "RegIFID.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIFID.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967650 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegIFID " "Found entity 1: RegIFID" {  } { { "RegIFID.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIFID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regidex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regidex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegIDEX-a " "Found design unit 1: RegIDEX-a" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967659 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegIDEX " "Found entity 1: RegIDEX" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextend-sgn " "Found design unit 1: signextend-sgn" {  } { { "signextend.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/signextend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967668 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/signextend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxregadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxRegAdd-Behavior " "Found design unit 1: muxRegAdd-Behavior" {  } { { "muxRegAdd.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/muxRegAdd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967679 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxRegAdd " "Found entity 1: muxRegAdd" {  } { { "muxRegAdd.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/muxRegAdd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aluctrl-Behavior " "Found design unit 1: Aluctrl-Behavior" {  } { { "Aluctrl.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/Aluctrl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967689 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aluctrl " "Found entity 1: Aluctrl" {  } { { "Aluctrl.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/Aluctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ALU " "Found design unit 1: ULA-ALU" {  } { { "ULA.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967698 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftleft-seila " "Found design unit 1: shiftleft-seila" {  } { { "shiftleft.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/shiftleft.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967707 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftleft " "Found entity 1: shiftleft" {  } { { "shiftleft.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/shiftleft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regexmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regexmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegEXMEM-a " "Found design unit 1: RegEXMEM-a" {  } { { "REGEXMEM.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/REGEXMEM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967716 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegEXMEM " "Found entity 1: RegEXMEM" {  } { { "REGEXMEM.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/REGEXMEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memData-dtm " "Found design unit 1: memData-dtm" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967726 ""} { "Info" "ISGN_ENTITY_NAME" "1 memData " "Found entity 1: memData" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmemwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regmemwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegMEMWB-a " "Found design unit 1: RegMEMWB-a" {  } { { "RegMEMWB.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegMEMWB.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967735 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegMEMWB " "Found entity 1: RegMEMWB" {  } { { "RegMEMWB.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegMEMWB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574101967735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelineCPU " "Elaborating entity \"PipelineCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574101967816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pcounter " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pcounter\"" {  } { { "PipelineCPU.vhd" "pcounter" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101967822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:adderParaPC " "Elaborating entity \"Adder\" for hierarchy \"Adder:adderParaPC\"" {  } { { "PipelineCPU.vhd" "adderParaPC" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101967826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:regBd " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:regBd\"" {  } { { "PipelineCPU.vhd" "regBd" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101967830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regWithTriState bancoRegistradores:regBd\|regWithTriState:reg0 " "Elaborating entity \"regWithTriState\" for hierarchy \"bancoRegistradores:regBd\|regWithTriState:reg0\"" {  } { { "bancoRegistradores.vhd" "reg0" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/bancoRegistradores.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101967837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador bancoRegistradores:regBd\|regWithTriState:reg0\|registrador:reg " "Elaborating entity \"registrador\" for hierarchy \"bancoRegistradores:regBd\|regWithTriState:reg0\|registrador:reg\"" {  } { { "regWithTriState.vhd" "reg" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/regWithTriState.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101967841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triStateBuffer bancoRegistradores:regBd\|regWithTriState:reg0\|triStateBuffer:tri1 " "Elaborating entity \"triStateBuffer\" for hierarchy \"bancoRegistradores:regBd\|regWithTriState:reg0\|triStateBuffer:tri1\"" {  } { { "regWithTriState.vhd" "tri1" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/regWithTriState.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101967845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:memoriaInstrucoes " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:memoriaInstrucoes\"" {  } { { "PipelineCPU.vhd" "memoriaInstrucoes" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101967952 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria instructionMemory.vhd(83) " "VHDL Process Statement warning at instructionMemory.vhd(83): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/instructionMemory.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574101967956 "|PipelineCPU|instructionMemory:memoriaInstrucoes"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "memoria\[60..384\] instructionMemory.vhd(15) " "Using initial value X (don't care) for net \"memoria\[60..384\]\" at instructionMemory.vhd(15)" {  } { { "instructionMemory.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/instructionMemory.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101967967 "|PipelineCPU|instructionMemory:memoriaInstrucoes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxData muxData:muxpc " "Elaborating entity \"muxData\" for hierarchy \"muxData:muxpc\"" {  } { { "PipelineCPU.vhd" "muxpc" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101968009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegIFID RegIFID:RIFIF " "Elaborating entity \"RegIFID\" for hierarchy \"RegIFID:RIFIF\"" {  } { { "PipelineCPU.vhd" "RIFIF" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101968014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ContUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ContUnit\"" {  } { { "PipelineCPU.vhd" "ContUnit" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101968019 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst ControlUnit.vhd(15) " "VHDL Process Statement warning at ControlUnit.vhd(15): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574101968021 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Memread ControlUnit.vhd(15) " "VHDL Process Statement warning at ControlUnit.vhd(15): inferring latch(es) for signal or variable \"Memread\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574101968021 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Memtoreg ControlUnit.vhd(15) " "VHDL Process Statement warning at ControlUnit.vhd(15): inferring latch(es) for signal or variable \"Memtoreg\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574101968021 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memtoreg ControlUnit.vhd(15) " "Inferred latch for \"Memtoreg\" at ControlUnit.vhd(15)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101968021 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memread ControlUnit.vhd(15) " "Inferred latch for \"Memread\" at ControlUnit.vhd(15)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101968021 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst ControlUnit.vhd(15) " "Inferred latch for \"RegDst\" at ControlUnit.vhd(15)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101968021 "|PipelineCPU|ControlUnit:ContUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegIDEX RegIDEX:RIDEX " "Elaborating entity \"RegIDEX\" for hierarchy \"RegIDEX:RIDEX\"" {  } { { "PipelineCPU.vhd" "RIDEX" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101968024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend signextend:SIGNEXT " "Elaborating entity \"signextend\" for hierarchy \"signextend:SIGNEXT\"" {  } { { "PipelineCPU.vhd" "SIGNEXT" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101968029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxRegAdd muxRegAdd:muxregsrc " "Elaborating entity \"muxRegAdd\" for hierarchy \"muxRegAdd:muxregsrc\"" {  } { { "PipelineCPU.vhd" "muxregsrc" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101968035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Aluctrl Aluctrl:ULACONTROL " "Elaborating entity \"Aluctrl\" for hierarchy \"Aluctrl:ULACONTROL\"" {  } { { "PipelineCPU.vhd" "ULACONTROL" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101968040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ALU " "Elaborating entity \"ULA\" for hierarchy \"ULA:ALU\"" {  } { { "PipelineCPU.vhd" "ALU" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101968045 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res ULA.vhd(27) " "VHDL Process Statement warning at ULA.vhd(27): signal \"res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/ULA.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574101968047 "|PipelineCPU|ULA:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res ULA.vhd(33) " "VHDL Process Statement warning at ULA.vhd(33): signal \"res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/ULA.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574101968047 "|PipelineCPU|ULA:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft shiftleft:Sl2 " "Elaborating entity \"shiftleft\" for hierarchy \"shiftleft:Sl2\"" {  } { { "PipelineCPU.vhd" "Sl2" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101968050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegEXMEM RegEXMEM:REXMEM " "Elaborating entity \"RegEXMEM\" for hierarchy \"RegEXMEM:REXMEM\"" {  } { { "PipelineCPU.vhd" "REXMEM" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101968056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memData memData:DATAMEMORY " "Elaborating entity \"memData\" for hierarchy \"memData:DATAMEMORY\"" {  } { { "PipelineCPU.vhd" "DATAMEMORY" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101968062 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memRead memData.vhd(57) " "VHDL Process Statement warning at memData.vhd(57): signal \"memRead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574101968073 "|PipelineCPU|memData:DATAMEMORY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory memData.vhd(61) " "VHDL Process Statement warning at memData.vhd(61): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574101968073 "|PipelineCPU|memData:DATAMEMORY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address memData.vhd(61) " "VHDL Process Statement warning at memData.vhd(61): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574101968073 "|PipelineCPU|memData:DATAMEMORY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory memData.vhd(63) " "VHDL Process Statement warning at memData.vhd(63): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574101968073 "|PipelineCPU|memData:DATAMEMORY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address memData.vhd(63) " "VHDL Process Statement warning at memData.vhd(63): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574101968073 "|PipelineCPU|memData:DATAMEMORY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory memData.vhd(65) " "VHDL Process Statement warning at memData.vhd(65): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574101968073 "|PipelineCPU|memData:DATAMEMORY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address memData.vhd(65) " "VHDL Process Statement warning at memData.vhd(65): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574101968073 "|PipelineCPU|memData:DATAMEMORY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory memData.vhd(67) " "VHDL Process Statement warning at memData.vhd(67): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574101968073 "|PipelineCPU|memData:DATAMEMORY"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address memData.vhd(67) " "VHDL Process Statement warning at memData.vhd(67): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574101968073 "|PipelineCPU|memData:DATAMEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegMEMWB RegMEMWB:RMEMWB " "Elaborating entity \"RegMEMWB\" for hierarchy \"RegMEMWB:RMEMWB\"" {  } { { "PipelineCPU.vhd" "RMEMWB" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/PipelineCPU.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101968077 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[0\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[0\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[1\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[1\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[2\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[2\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[3\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[3\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[4\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[4\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[5\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[5\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[6\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[6\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[7\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[7\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[8\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[8\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[9\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[9\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[10\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[10\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[11\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[11\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[12\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[12\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[13\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[13\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[14\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[14\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[15\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[15\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[16\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[16\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[17\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[17\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[18\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[18\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[19\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[19\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[20\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[20\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[21\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[21\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[22\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[22\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[23\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[23\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[24\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[24\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[25\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[25\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[26\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[26\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[27\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[27\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[28\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[28\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[29\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[29\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[30\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[30\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memData:DATAMEMORY\|read_Data\[31\] " "Converted tri-state buffer \"memData:DATAMEMORY\|read_Data\[31\]\" feeding internal logic into a wire" {  } { { "memData.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/memData.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[31\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[31\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[30\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[30\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[29\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[29\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[28\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[28\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[27\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[27\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[26\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[26\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[25\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[25\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[24\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[24\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[23\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[23\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[22\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[22\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[21\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[21\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[20\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[20\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[19\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[19\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[18\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[18\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[17\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[17\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[16\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[16\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[15\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[15\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[14\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[14\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[13\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[13\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[12\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[12\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[11\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[11\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[10\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[10\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[9\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[9\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[8\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[8\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[7\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[7\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[6\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[6\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[5\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[5\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[4\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[4\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[3\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[3\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[2\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[2\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[1\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[1\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData1\[0\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData1\[0\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[31\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[31\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[30\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[30\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[29\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[29\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[28\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[28\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[27\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[27\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[26\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[26\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[25\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[25\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[24\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[24\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[23\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[23\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[22\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[22\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[21\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[21\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[20\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[20\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[19\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[19\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[18\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[18\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[17\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[17\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[16\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[16\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[15\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[15\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[14\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[14\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[13\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[13\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[12\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[12\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[11\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[11\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[10\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[10\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[9\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[9\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[8\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[8\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[7\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[7\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[6\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[6\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[5\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[5\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[4\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[4\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[3\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[3\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[2\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[2\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[1\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[1\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bancoRegistradores:regBd\|readData2\[0\]\" " "Converted tri-state node \"bancoRegistradores:regBd\|readData2\[0\]\" into a selector" {  } { { "RegIDEX.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIDEX.vhd" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574101968636 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1574101968636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ContUnit\|Memtoreg " "Latch ControlUnit:ContUnit\|Memtoreg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegIFID:RIFIF\|out_instr\[3\] " "Ports D and ENA on the latch are fed by the same signal RegIFID:RIFIF\|out_instr\[3\]" {  } { { "RegIFID.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIFID.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574101972900 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574101972900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:ContUnit\|RegDst " "Latch ControlUnit:ContUnit\|RegDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RegIFID:RIFIF\|out_instr\[5\] " "Ports D and ENA on the latch are fed by the same signal RegIFID:RIFIF\|out_instr\[5\]" {  } { { "RegIFID.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/RegIFID.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574101972900 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/18189084.LAB-INF/Documents/GitHub/Pipeline-VHDL/ControlUnit.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574101972900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574101974012 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "839 " "839 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574101977633 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574101978062 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574101978062 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3912 " "Implemented 3912 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574101978356 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574101978356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3858 " "Implemented 3858 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574101978356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574101978356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574101978413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 15:32:58 2019 " "Processing ended: Mon Nov 18 15:32:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574101978413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574101978413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574101978413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574101978413 ""}
