# Generate Make include to aid in tlow
vlsi.core.build_system: make

vlsi.inputs.power_spec_type: "cpf"
vlsi.inputs.power_spec_mode: "auto"

synthesis.inputs:
  top_module: "pass"
  input_files: ["src/pass.v"]

# Specify clock signals
vlsi.inputs.clocks: [
  {name: "clock", period: "5ns", uncertainty: "0.1ns"}
]

# Tool options.
vlsi.core.synthesis_tool: "hammer.synthesis.genus"

vlsi.core.par_tool: "hammer.par.innovus"
par.innovus.design_flow_effort: "standard"
par.inputs.gds_merge: true

vlsi.core.sim_tool: "hammer.sim.vcs"
