Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: core.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "core.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "core"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : core
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "controller.v" in library work
Compiling verilog file "core.v" in library work
Module <controller> compiled
Module <core> compiled
No errors in compilation
Analysis of file <"core.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <core> in library <work>.

Analyzing hierarchy for module <controller> in library <work> with parameters.
	state0 = "00"
	state1 = "01"
	state2 = "10"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <core>.
WARNING:Xst:905 - "core.v" line 30: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <open_door>
Module <core> is correct for synthesis.
 
Analyzing module <controller> in library <work>.
	state0 = 2'b00
	state1 = 2'b01
	state2 = 2'b10
Module <controller> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <controller>.
    Related source file is "controller.v".
WARNING:Xst:647 - Input <D1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <U4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <last_direction> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <counter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 106 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 106 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 106 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 49 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 3-bit register for signal <next_state>.
    Found 3-bit register for signal <state>.
Unit <controller> synthesized.


Synthesizing Unit <core>.
    Related source file is "core.v".
WARNING:Xst:737 - Found 1-bit latch for signal <D1_latch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F1_latch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <monitor>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <U1_latch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <U2_latch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <D2_latch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <U3_latch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <D3_latch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <U4_latch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <D4_latch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <F2_latch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <F3_latch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <F4_latch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <core> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 3-bit register                                        : 2
# Latches                                              : 13
 1-bit latch                                           : 12
 2-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6
# Latches                                              : 13
 1-bit latch                                           : 12
 2-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <core> ...

Optimizing unit <controller> ...
WARNING:Xst:2677 - Node <U4_latch> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <D1_latch> of sequential type is unconnected in block <core>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block core, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : core.ngr
Top Level Output File Name         : core
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 100
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 13
#      LUT3                        : 16
#      LUT3_L                      : 1
#      LUT4                        : 58
#      LUT4_L                      : 2
#      MUXF5                       : 6
#      VCC                         : 1
# FlipFlops/Latches                : 18
#      FDC                         : 4
#      FDP                         : 2
#      LD                          : 9
#      LDCE_1                      : 1
#      LDCP                        : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 17
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                       51  out of    960     5%  
 Number of Slice Flip Flops:             16  out of   1920     0%  
 Number of 4 input LUTs:                 92  out of   1920     4%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of     66    36%  
    IOB Flip Flops:                       2
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+------------------------+-------+
Clock Signal                         | Clock buffer(FF name)  | Load  |
-------------------------------------+------------------------+-------+
F4_latch_not0001(F4_latch_not00012:O)| NONE(*)(F4_latch)      | 1     |
F3_latch_not0001(F3_latch_not00011:O)| NONE(*)(F3_latch)      | 1     |
F2_latch_not0001(F2_latch_not00011:O)| NONE(*)(F2_latch)      | 1     |
D4_latch_not0001(D4_latch_not00011:O)| NONE(*)(D4_latch)      | 1     |
D3_latch_not0001(D3_latch_not00011:O)| NONE(*)(D3_latch)      | 1     |
U3_latch_not0001(U3_latch_not0001:O) | NONE(*)(U3_latch)      | 1     |
D2_latch_not0001(D2_latch_not00011:O)| NONE(*)(D2_latch)      | 1     |
U2_latch_not0001(U2_latch_not00011:O)| NONE(*)(U2_latch)      | 1     |
U1_latch_not0001(U1_latch_not00011:O)| NONE(*)(U1_latch)      | 1     |
D1                                   | IBUF+BUFG              | 1     |
S4                                   | IBUF+BUFG              | 2     |
clk                                  | BUFGP                  | 6     |
-------------------------------------+------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------+------------------------+-------+
Control Signal                          | Buffer(FF name)        | Load  |
----------------------------------------+------------------------+-------+
reset                                   | IBUF                   | 6     |
S1                                      | IBUF                   | 1     |
S2                                      | IBUF                   | 1     |
S3                                      | IBUF                   | 1     |
monitor_0__or0000(monitor_0__or00001:O) | NONE(monitor_0)        | 1     |
monitor_1__or0000(monitor_Q_1_or00001:O)| NONE(monitor_1)        | 1     |
----------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.847ns (Maximum Frequency: 351.204MHz)
   Minimum input arrival time before clock: 8.282ns
   Maximum output required time after clock: 4.476ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'D1'
  Clock period: 2.040ns (frequency: 490.280MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.040ns (Levels of Logic = 1)
  Source:            F1_latch (LATCH)
  Destination:       F1_latch (LATCH)
  Source Clock:      D1 rising
  Destination Clock: D1 rising

  Data Path: F1_latch to F1_latch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE_1:G->Q           6   0.588   0.572  F1_latch (F1_latch)
     LUT4:I3->O            1   0.612   0.000  F1_latch_mux0000 (F1_latch_mux0000)
     LDCE_1:D                  0.268          F1_latch
    ----------------------------------------
    Total                      2.040ns (1.468ns logic, 0.572ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.847ns (frequency: 351.204MHz)
  Total number of paths / destination ports: 10 / 6
-------------------------------------------------------------------------
Delay:               2.847ns (Levels of Logic = 2)
  Source:            ctrl/state_1 (FF)
  Destination:       ctrl/next_state_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ctrl/state_1 to ctrl/next_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.481  ctrl/state_1 (ctrl/state_1)
     LUT3:I2->O            1   0.612   0.360  ctrl/next_state_mux0000<2>181_SW0 (N61)
     LUT4:I3->O            1   0.612   0.000  ctrl/next_state_mux0000<2>408 (ctrl/next_state_mux0000<2>)
     FDP:D                     0.268          ctrl/next_state_0
    ----------------------------------------
    Total                      2.847ns (2.006ns logic, 0.841ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'F4_latch_not0001'
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Offset:              7.071ns (Levels of Logic = 6)
  Source:            D2 (PAD)
  Destination:       F4_latch (LATCH)
  Destination Clock: F4_latch_not0001 falling

  Data Path: D2 to F4_latch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  D2_IBUF (D2_IBUF)
     LUT4:I0->O            2   0.612   0.410  F1_latch_mux000011 (N111)
     LUT3:I2->O            3   0.612   0.520  F4_latch_not000111 (N6)
     LUT4:I1->O            5   0.612   0.607  F4_latch_mux000021 (N8)
     LUT4:I1->O            2   0.612   0.449  F4_latch_mux000031 (N12)
     LUT2:I1->O            1   0.612   0.000  F4_latch_mux00001 (F4_latch_mux0000)
     LD:D                      0.268          F4_latch
    ----------------------------------------
    Total                      7.071ns (4.434ns logic, 2.637ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'F3_latch_not0001'
  Total number of paths / destination ports: 14 / 1
-------------------------------------------------------------------------
Offset:              6.093ns (Levels of Logic = 5)
  Source:            D2 (PAD)
  Destination:       F3_latch (LATCH)
  Destination Clock: F3_latch_not0001 falling

  Data Path: D2 to F3_latch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  D2_IBUF (D2_IBUF)
     LUT4:I0->O            2   0.612   0.410  F1_latch_mux000011 (N111)
     LUT3:I2->O            3   0.612   0.520  F4_latch_not000111 (N6)
     LUT4:I1->O            5   0.612   0.690  F4_latch_mux000021 (N8)
     LUT4:I0->O            1   0.612   0.000  F3_latch_mux00001 (F3_latch_mux0000)
     LD:D                      0.268          F3_latch
    ----------------------------------------
    Total                      6.093ns (3.822ns logic, 2.271ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'F2_latch_not0001'
  Total number of paths / destination ports: 12 / 1
-------------------------------------------------------------------------
Offset:              6.093ns (Levels of Logic = 5)
  Source:            D2 (PAD)
  Destination:       F2_latch (LATCH)
  Destination Clock: F2_latch_not0001 falling

  Data Path: D2 to F2_latch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  D2_IBUF (D2_IBUF)
     LUT4:I0->O            2   0.612   0.410  F1_latch_mux000011 (N111)
     LUT3:I2->O            3   0.612   0.520  F4_latch_not000111 (N6)
     LUT4:I1->O            5   0.612   0.690  F4_latch_mux000021 (N8)
     LUT4:I0->O            1   0.612   0.000  F2_latch_mux00001 (F2_latch_mux0000)
     LD:D                      0.268          F2_latch
    ----------------------------------------
    Total                      6.093ns (3.822ns logic, 2.271ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'D4_latch_not0001'
  Total number of paths / destination ports: 12 / 1
-------------------------------------------------------------------------
Offset:              4.874ns (Levels of Logic = 4)
  Source:            D2 (PAD)
  Destination:       D4_latch (LATCH)
  Destination Clock: D4_latch_not0001 falling

  Data Path: D2 to D4_latch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  D2_IBUF (D2_IBUF)
     LUT4:I0->O            2   0.612   0.410  F1_latch_mux000011 (N111)
     LUT3:I2->O            3   0.612   0.603  F4_latch_not000111 (N6)
     LUT4:I0->O            1   0.612   0.000  D4_latch_mux00001 (D4_latch_mux0000)
     LD:D                      0.268          D4_latch
    ----------------------------------------
    Total                      4.874ns (3.210ns logic, 1.664ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'D3_latch_not0001'
  Total number of paths / destination ports: 9 / 1
-------------------------------------------------------------------------
Offset:              4.429ns (Levels of Logic = 3)
  Source:            S1 (PAD)
  Destination:       D3_latch (LATCH)
  Destination Clock: D3_latch_not0001 falling

  Data Path: S1 to D3_latch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.106   1.111  S1_IBUF (S1_IBUF)
     LUT3:I0->O            6   0.612   0.721  U3_latch_not0001_SW0 (N02)
     LUT4:I0->O            1   0.612   0.000  D3_latch_mux00001 (D3_latch_mux0000)
     LD:D                      0.268          D3_latch
    ----------------------------------------
    Total                      4.429ns (2.598ns logic, 1.831ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U3_latch_not0001'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              4.280ns (Levels of Logic = 3)
  Source:            S1 (PAD)
  Destination:       U3_latch (LATCH)
  Destination Clock: U3_latch_not0001 falling

  Data Path: S1 to U3_latch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.106   1.111  S1_IBUF (S1_IBUF)
     LUT3:I0->O            6   0.612   0.572  U3_latch_not0001_SW0 (N02)
     LUT4:I3->O            1   0.612   0.000  U3_latch_mux00001 (U3_latch_mux0000)
     LD:D                      0.268          U3_latch
    ----------------------------------------
    Total                      4.280ns (2.598ns logic, 1.682ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'D2_latch_not0001'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              4.277ns (Levels of Logic = 3)
  Source:            S1 (PAD)
  Destination:       D2_latch (LATCH)
  Destination Clock: D2_latch_not0001 falling

  Data Path: S1 to D2_latch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.106   1.111  S1_IBUF (S1_IBUF)
     LUT2:I0->O            4   0.612   0.568  F2_latch_mux000011 (N4)
     LUT4:I1->O            1   0.612   0.000  D2_latch_mux00001 (D2_latch_mux0000)
     LD:D                      0.268          D2_latch
    ----------------------------------------
    Total                      4.277ns (2.598ns logic, 1.679ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U2_latch_not0001'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              4.211ns (Levels of Logic = 3)
  Source:            S1 (PAD)
  Destination:       U2_latch (LATCH)
  Destination Clock: U2_latch_not0001 falling

  Data Path: S1 to U2_latch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.106   1.111  S1_IBUF (S1_IBUF)
     LUT2:I0->O            4   0.612   0.502  F2_latch_mux000011 (N4)
     LUT4:I3->O            1   0.612   0.000  U2_latch_mux0000 (U2_latch_mux0000)
     LD:D                      0.268          U2_latch
    ----------------------------------------
    Total                      4.211ns (2.598ns logic, 1.613ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1_latch_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              2.975ns (Levels of Logic = 2)
  Source:            S1 (PAD)
  Destination:       U1_latch (LATCH)
  Destination Clock: U1_latch_not0001 falling

  Data Path: S1 to U1_latch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.106   0.989  S1_IBUF (S1_IBUF)
     LUT3:I2->O            1   0.612   0.000  U1_latch_mux00001 (U1_latch_mux0000)
     LD:D                      0.268          U1_latch
    ----------------------------------------
    Total                      2.975ns (1.986ns logic, 0.989ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'D1'
  Total number of paths / destination ports: 8 / 2
-------------------------------------------------------------------------
Offset:              3.781ns (Levels of Logic = 3)
  Source:            D2 (PAD)
  Destination:       F1_latch (LATCH)
  Destination Clock: D1 rising

  Data Path: D2 to F1_latch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  D2_IBUF (D2_IBUF)
     LUT4:I0->O            2   0.612   0.532  F1_latch_mux000011 (N111)
     LUT4:I0->O            1   0.612   0.000  F1_latch_mux0000 (F1_latch_mux0000)
     LDCE_1:D                  0.268          F1_latch
    ----------------------------------------
    Total                      3.781ns (2.598ns logic, 1.183ns route)
                                       (68.7% logic, 31.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S4'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.332ns (Levels of Logic = 2)
  Source:            S3 (PAD)
  Destination:       monitor_0 (LATCH)
  Destination Clock: S4 falling

  Data Path: S3 to monitor_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.106   0.989  S3_IBUF (S3_IBUF)
     INV:I->O              1   0.612   0.357  monitor_mux0000<1>1_INV_0 (monitor_mux0000<1>)
     LDCP:D                    0.268          monitor_0
    ----------------------------------------
    Total                      3.332ns (1.986ns logic, 1.346ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 55 / 3
-------------------------------------------------------------------------
Offset:              8.282ns (Levels of Logic = 7)
  Source:            S1 (PAD)
  Destination:       ctrl/next_state_0 (FF)
  Destination Clock: clk rising

  Data Path: S1 to ctrl/next_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.106   0.962  S1_IBUF (S1_IBUF)
     LUT4:I3->O            1   0.612   0.387  ctrl/next_state_mux0000<2>202 (ctrl/next_state_mux0000<2>202)
     LUT3:I2->O            1   0.612   0.360  ctrl/next_state_mux0000<2>236_SW0 (N181)
     LUT4:I3->O            1   0.612   0.509  ctrl/next_state_mux0000<2>236 (ctrl/next_state_mux0000<2>236)
     LUT4:I0->O            1   0.612   0.509  ctrl/next_state_mux0000<2>289 (ctrl/next_state_mux0000<2>289)
     LUT4:I0->O            1   0.612   0.509  ctrl/next_state_mux0000<2>387 (ctrl/next_state_mux0000<2>387)
     LUT4:I0->O            1   0.612   0.000  ctrl/next_state_mux0000<2>408 (ctrl/next_state_mux0000<2>)
     FDP:D                     0.268          ctrl/next_state_0
    ----------------------------------------
    Total                      8.282ns (5.046ns logic, 3.236ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.476ns (Levels of Logic = 1)
  Source:            ctrl/state_0 (FF)
  Destination:       open_door (PAD)
  Source Clock:      clk rising

  Data Path: ctrl/state_0 to open_door
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             11   0.514   0.793  ctrl/state_0 (ctrl/state_0)
     OBUF:I->O                 3.169          open_door_OBUF (open_door)
    ----------------------------------------
    Total                      4.476ns (3.683ns logic, 0.793ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S4'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            monitor_1 (LATCH)
  Destination:       monitor<1> (PAD)
  Source Clock:      S4 falling

  Data Path: monitor_1 to monitor<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             1   0.588   0.357  monitor_1 (monitor_1)
     OBUF:I->O                 3.169          monitor_1_OBUF (monitor<1>)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.38 secs
 
--> 

Total memory usage is 259372 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :   15 (   0 filtered)

