
TalkThrough.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073a0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08007528  08007528  00017528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800754c  0800754c  0001754c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007554  08007554  00017554  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007558  08007558  00017558  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000090  20000000  0800755c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
  8 .bss          00000afc  20000090  20000090  00020090  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000b8c  20000b8c  00020090  2**0
                  ALLOC
 10 .ARM.attributes 0000002a  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 11 .debug_info   000183dc  00000000  00000000  000200ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000378d  00000000  00000000  00038496  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00008db8  00000000  00000000  0003bc23  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000308  00000000  00000000  000449e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00024225  00000000  00000000  00044ce8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000b669  00000000  00000000  00068f0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000c992a  00000000  00000000  00074576  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0013dea0  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002468  00000000  00000000  0013df1c  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_ranges 000000b0  00000000  00000000  00140388  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007510 	.word	0x08007510

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	08007510 	.word	0x08007510
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80001c8:	4770      	bx	lr

080001ca <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80001ca:	4770      	bx	lr

080001cc <HAL_DeInit>:
{
 80001cc:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_FORCE_RESET();
 80001ce:	4b09      	ldr	r3, [pc, #36]	; (80001f4 <HAL_DeInit+0x28>)
 80001d0:	f04f 32ff 	mov.w	r2, #4294967295
 80001d4:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 80001d6:	2400      	movs	r4, #0
 80001d8:	621c      	str	r4, [r3, #32]
  __HAL_RCC_APB2_FORCE_RESET();
 80001da:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 80001dc:	625c      	str	r4, [r3, #36]	; 0x24
  __HAL_RCC_AHB1_FORCE_RESET();
 80001de:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 80001e0:	611c      	str	r4, [r3, #16]
  __HAL_RCC_AHB2_FORCE_RESET();
 80001e2:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80001e4:	615c      	str	r4, [r3, #20]
  __HAL_RCC_AHB3_FORCE_RESET();
 80001e6:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80001e8:	619c      	str	r4, [r3, #24]
  HAL_MspDeInit();
 80001ea:	f7ff ffee 	bl	80001ca <HAL_MspDeInit>
}
 80001ee:	4620      	mov	r0, r4
 80001f0:	bd10      	pop	{r4, pc}
 80001f2:	bf00      	nop
 80001f4:	40023800 	.word	0x40023800

080001f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80001fc:	4b0e      	ldr	r3, [pc, #56]	; (8000238 <HAL_InitTick+0x40>)
 80001fe:	7818      	ldrb	r0, [r3, #0]
 8000200:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000204:	fbb3 f3f0 	udiv	r3, r3, r0
 8000208:	4a0c      	ldr	r2, [pc, #48]	; (800023c <HAL_InitTick+0x44>)
 800020a:	6810      	ldr	r0, [r2, #0]
 800020c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000210:	f000 f95a 	bl	80004c8 <HAL_SYSTICK_Config>
 8000214:	b968      	cbnz	r0, 8000232 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000216:	2c0f      	cmp	r4, #15
 8000218:	d901      	bls.n	800021e <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800021a:	2001      	movs	r0, #1
  }

  /* Return function status */
  return HAL_OK;
}
 800021c:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800021e:	2200      	movs	r2, #0
 8000220:	4621      	mov	r1, r4
 8000222:	f04f 30ff 	mov.w	r0, #4294967295
 8000226:	f000 f8e9 	bl	80003fc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800022a:	4b03      	ldr	r3, [pc, #12]	; (8000238 <HAL_InitTick+0x40>)
 800022c:	605c      	str	r4, [r3, #4]
  return HAL_OK;
 800022e:	2000      	movs	r0, #0
 8000230:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000232:	2001      	movs	r0, #1
 8000234:	bd10      	pop	{r4, pc}
 8000236:	bf00      	nop
 8000238:	20000000 	.word	0x20000000
 800023c:	20000028 	.word	0x20000028

08000240 <HAL_Init>:
{
 8000240:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000242:	4b0b      	ldr	r3, [pc, #44]	; (8000270 <HAL_Init+0x30>)
 8000244:	681a      	ldr	r2, [r3, #0]
 8000246:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800024a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800024c:	681a      	ldr	r2, [r3, #0]
 800024e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000252:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000254:	681a      	ldr	r2, [r3, #0]
 8000256:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800025a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800025c:	2003      	movs	r0, #3
 800025e:	f000 f8bb 	bl	80003d8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000262:	2000      	movs	r0, #0
 8000264:	f7ff ffc8 	bl	80001f8 <HAL_InitTick>
  HAL_MspInit();
 8000268:	f006 fa10 	bl	800668c <HAL_MspInit>
}
 800026c:	2000      	movs	r0, #0
 800026e:	bd08      	pop	{r3, pc}
 8000270:	40023c00 	.word	0x40023c00

08000274 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000274:	4a03      	ldr	r2, [pc, #12]	; (8000284 <HAL_IncTick+0x10>)
 8000276:	6811      	ldr	r1, [r2, #0]
 8000278:	4b03      	ldr	r3, [pc, #12]	; (8000288 <HAL_IncTick+0x14>)
 800027a:	781b      	ldrb	r3, [r3, #0]
 800027c:	440b      	add	r3, r1
 800027e:	6013      	str	r3, [r2, #0]
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	200000c4 	.word	0x200000c4
 8000288:	20000000 	.word	0x20000000

0800028c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800028c:	4b01      	ldr	r3, [pc, #4]	; (8000294 <HAL_GetTick+0x8>)
 800028e:	6818      	ldr	r0, [r3, #0]
}
 8000290:	4770      	bx	lr
 8000292:	bf00      	nop
 8000294:	200000c4 	.word	0x200000c4

08000298 <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 8000298:	4b01      	ldr	r3, [pc, #4]	; (80002a0 <HAL_GetTickPrio+0x8>)
 800029a:	6858      	ldr	r0, [r3, #4]
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop
 80002a0:	20000000 	.word	0x20000000

080002a4 <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval Status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 80002a4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef status  = HAL_OK;
  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 80002a6:	4b06      	ldr	r3, [pc, #24]	; (80002c0 <HAL_SetTickFreq+0x1c>)
 80002a8:	781b      	ldrb	r3, [r3, #0]
 80002aa:	4283      	cmp	r3, r0
 80002ac:	d005      	beq.n	80002ba <HAL_SetTickFreq+0x16>
  {
    uwTickFreq = Freq;
 80002ae:	4b04      	ldr	r3, [pc, #16]	; (80002c0 <HAL_SetTickFreq+0x1c>)
 80002b0:	7018      	strb	r0, [r3, #0]

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 80002b2:	6858      	ldr	r0, [r3, #4]
 80002b4:	f7ff ffa0 	bl	80001f8 <HAL_InitTick>
 80002b8:	bd08      	pop	{r3, pc}
  HAL_StatusTypeDef status  = HAL_OK;
 80002ba:	2000      	movs	r0, #0
  }

  return status;
}
 80002bc:	bd08      	pop	{r3, pc}
 80002be:	bf00      	nop
 80002c0:	20000000 	.word	0x20000000

080002c4 <HAL_GetTickFreq>:
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
  return uwTickFreq;
}
 80002c4:	4b01      	ldr	r3, [pc, #4]	; (80002cc <HAL_GetTickFreq+0x8>)
 80002c6:	7818      	ldrb	r0, [r3, #0]
 80002c8:	4770      	bx	lr
 80002ca:	bf00      	nop
 80002cc:	20000000 	.word	0x20000000

080002d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80002d0:	b538      	push	{r3, r4, r5, lr}
 80002d2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80002d4:	f7ff ffda 	bl	800028c <HAL_GetTick>
 80002d8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002da:	f1b4 3fff 	cmp.w	r4, #4294967295
 80002de:	d002      	beq.n	80002e6 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80002e0:	4b04      	ldr	r3, [pc, #16]	; (80002f4 <HAL_Delay+0x24>)
 80002e2:	781b      	ldrb	r3, [r3, #0]
 80002e4:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80002e6:	f7ff ffd1 	bl	800028c <HAL_GetTick>
 80002ea:	1b40      	subs	r0, r0, r5
 80002ec:	4284      	cmp	r4, r0
 80002ee:	d8fa      	bhi.n	80002e6 <HAL_Delay+0x16>
  {
  }
}
 80002f0:	bd38      	pop	{r3, r4, r5, pc}
 80002f2:	bf00      	nop
 80002f4:	20000000 	.word	0x20000000

080002f8 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80002f8:	4a02      	ldr	r2, [pc, #8]	; (8000304 <HAL_SuspendTick+0xc>)
 80002fa:	6813      	ldr	r3, [r2, #0]
 80002fc:	f023 0302 	bic.w	r3, r3, #2
 8000300:	6013      	str	r3, [r2, #0]
 8000302:	4770      	bx	lr
 8000304:	e000e010 	.word	0xe000e010

08000308 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8000308:	4a02      	ldr	r2, [pc, #8]	; (8000314 <HAL_ResumeTick+0xc>)
 800030a:	6813      	ldr	r3, [r2, #0]
 800030c:	f043 0302 	orr.w	r3, r3, #2
 8000310:	6013      	str	r3, [r2, #0]
 8000312:	4770      	bx	lr
 8000314:	e000e010 	.word	0xe000e010

08000318 <HAL_GetHalVersion>:
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
  return __STM32F4xx_HAL_VERSION;
}
 8000318:	4800      	ldr	r0, [pc, #0]	; (800031c <HAL_GetHalVersion+0x4>)
 800031a:	4770      	bx	lr
 800031c:	01070600 	.word	0x01070600

08000320 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
  return((DBGMCU->IDCODE) >> 16U);
 8000320:	4b01      	ldr	r3, [pc, #4]	; (8000328 <HAL_GetREVID+0x8>)
 8000322:	6818      	ldr	r0, [r3, #0]
}
 8000324:	0c00      	lsrs	r0, r0, #16
 8000326:	4770      	bx	lr
 8000328:	e0042000 	.word	0xe0042000

0800032c <HAL_GetDEVID>:
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
  return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 800032c:	4b02      	ldr	r3, [pc, #8]	; (8000338 <HAL_GetDEVID+0xc>)
 800032e:	6818      	ldr	r0, [r3, #0]
}
 8000330:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8000334:	4770      	bx	lr
 8000336:	bf00      	nop
 8000338:	e0042000 	.word	0xe0042000

0800033c <HAL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 800033c:	4a02      	ldr	r2, [pc, #8]	; (8000348 <HAL_DBGMCU_EnableDBGSleepMode+0xc>)
 800033e:	6853      	ldr	r3, [r2, #4]
 8000340:	f043 0301 	orr.w	r3, r3, #1
 8000344:	6053      	str	r3, [r2, #4]
 8000346:	4770      	bx	lr
 8000348:	e0042000 	.word	0xe0042000

0800034c <HAL_DBGMCU_DisableDBGSleepMode>:
  * @brief  Disable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 800034c:	4a02      	ldr	r2, [pc, #8]	; (8000358 <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 800034e:	6853      	ldr	r3, [r2, #4]
 8000350:	f023 0301 	bic.w	r3, r3, #1
 8000354:	6053      	str	r3, [r2, #4]
 8000356:	4770      	bx	lr
 8000358:	e0042000 	.word	0xe0042000

0800035c <HAL_DBGMCU_EnableDBGStopMode>:
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800035c:	4a02      	ldr	r2, [pc, #8]	; (8000368 <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 800035e:	6853      	ldr	r3, [r2, #4]
 8000360:	f043 0302 	orr.w	r3, r3, #2
 8000364:	6053      	str	r3, [r2, #4]
 8000366:	4770      	bx	lr
 8000368:	e0042000 	.word	0xe0042000

0800036c <HAL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800036c:	4a02      	ldr	r2, [pc, #8]	; (8000378 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 800036e:	6853      	ldr	r3, [r2, #4]
 8000370:	f023 0302 	bic.w	r3, r3, #2
 8000374:	6053      	str	r3, [r2, #4]
 8000376:	4770      	bx	lr
 8000378:	e0042000 	.word	0xe0042000

0800037c <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @brief  Enable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 800037c:	4a02      	ldr	r2, [pc, #8]	; (8000388 <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 800037e:	6853      	ldr	r3, [r2, #4]
 8000380:	f043 0304 	orr.w	r3, r3, #4
 8000384:	6053      	str	r3, [r2, #4]
 8000386:	4770      	bx	lr
 8000388:	e0042000 	.word	0xe0042000

0800038c <HAL_DBGMCU_DisableDBGStandbyMode>:
  * @brief  Disable the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 800038c:	4a02      	ldr	r2, [pc, #8]	; (8000398 <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 800038e:	6853      	ldr	r3, [r2, #4]
 8000390:	f023 0304 	bic.w	r3, r3, #4
 8000394:	6053      	str	r3, [r2, #4]
 8000396:	4770      	bx	lr
 8000398:	e0042000 	.word	0xe0042000

0800039c <HAL_EnableCompensationCell>:
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)ENABLE;
 800039c:	2201      	movs	r2, #1
 800039e:	4b01      	ldr	r3, [pc, #4]	; (80003a4 <HAL_EnableCompensationCell+0x8>)
 80003a0:	601a      	str	r2, [r3, #0]
 80003a2:	4770      	bx	lr
 80003a4:	42270400 	.word	0x42270400

080003a8 <HAL_DisableCompensationCell>:
  *         voltage ranges from 2.4 to 3.6 V.  
  * @retval None
  */
void HAL_DisableCompensationCell(void)
{
  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)DISABLE;
 80003a8:	2200      	movs	r2, #0
 80003aa:	4b01      	ldr	r3, [pc, #4]	; (80003b0 <HAL_DisableCompensationCell+0x8>)
 80003ac:	601a      	str	r2, [r3, #0]
 80003ae:	4770      	bx	lr
 80003b0:	42270400 	.word	0x42270400

080003b4 <HAL_GetUIDw0>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
  return (READ_REG(*((uint32_t *)UID_BASE)));
}
 80003b4:	4b01      	ldr	r3, [pc, #4]	; (80003bc <HAL_GetUIDw0+0x8>)
 80003b6:	6818      	ldr	r0, [r3, #0]
 80003b8:	4770      	bx	lr
 80003ba:	bf00      	nop
 80003bc:	1fff7a10 	.word	0x1fff7a10

080003c0 <HAL_GetUIDw1>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
}
 80003c0:	4b01      	ldr	r3, [pc, #4]	; (80003c8 <HAL_GetUIDw1+0x8>)
 80003c2:	6818      	ldr	r0, [r3, #0]
 80003c4:	4770      	bx	lr
 80003c6:	bf00      	nop
 80003c8:	1fff7a14 	.word	0x1fff7a14

080003cc <HAL_GetUIDw2>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
}
 80003cc:	4b01      	ldr	r3, [pc, #4]	; (80003d4 <HAL_GetUIDw2+0x8>)
 80003ce:	6818      	ldr	r0, [r3, #0]
 80003d0:	4770      	bx	lr
 80003d2:	bf00      	nop
 80003d4:	1fff7a18 	.word	0x1fff7a18

080003d8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80003d8:	4a07      	ldr	r2, [pc, #28]	; (80003f8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80003da:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80003dc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80003e0:	041b      	lsls	r3, r3, #16
 80003e2:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80003e4:	0200      	lsls	r0, r0, #8
 80003e6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80003ea:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 80003ec:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80003f0:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80003f4:	60d0      	str	r0, [r2, #12]
 80003f6:	4770      	bx	lr
 80003f8:	e000ed00 	.word	0xe000ed00

080003fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003fc:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80003fe:	4b16      	ldr	r3, [pc, #88]	; (8000458 <HAL_NVIC_SetPriority+0x5c>)
 8000400:	68db      	ldr	r3, [r3, #12]
 8000402:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000406:	f1c3 0407 	rsb	r4, r3, #7
 800040a:	2c04      	cmp	r4, #4
 800040c:	bf28      	it	cs
 800040e:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000410:	1d1d      	adds	r5, r3, #4
 8000412:	2d06      	cmp	r5, #6
 8000414:	d917      	bls.n	8000446 <HAL_NVIC_SetPriority+0x4a>
 8000416:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000418:	2501      	movs	r5, #1
 800041a:	fa05 f404 	lsl.w	r4, r5, r4
 800041e:	3c01      	subs	r4, #1
 8000420:	4021      	ands	r1, r4
 8000422:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000424:	fa05 f303 	lsl.w	r3, r5, r3
 8000428:	3b01      	subs	r3, #1
 800042a:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800042c:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800042e:	2800      	cmp	r0, #0
 8000430:	db0b      	blt.n	800044a <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000432:	0109      	lsls	r1, r1, #4
 8000434:	b2c9      	uxtb	r1, r1
 8000436:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800043a:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800043e:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000442:	bc30      	pop	{r4, r5}
 8000444:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000446:	2300      	movs	r3, #0
 8000448:	e7e6      	b.n	8000418 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800044a:	f000 000f 	and.w	r0, r0, #15
 800044e:	0109      	lsls	r1, r1, #4
 8000450:	b2c9      	uxtb	r1, r1
 8000452:	4b02      	ldr	r3, [pc, #8]	; (800045c <HAL_NVIC_SetPriority+0x60>)
 8000454:	5419      	strb	r1, [r3, r0]
 8000456:	e7f4      	b.n	8000442 <HAL_NVIC_SetPriority+0x46>
 8000458:	e000ed00 	.word	0xe000ed00
 800045c:	e000ed14 	.word	0xe000ed14

08000460 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000460:	2800      	cmp	r0, #0
 8000462:	db08      	blt.n	8000476 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000464:	0942      	lsrs	r2, r0, #5
 8000466:	f000 001f 	and.w	r0, r0, #31
 800046a:	2301      	movs	r3, #1
 800046c:	fa03 f000 	lsl.w	r0, r3, r0
 8000470:	4b01      	ldr	r3, [pc, #4]	; (8000478 <HAL_NVIC_EnableIRQ+0x18>)
 8000472:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000476:	4770      	bx	lr
 8000478:	e000e100 	.word	0xe000e100

0800047c <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800047c:	2800      	cmp	r0, #0
 800047e:	db0d      	blt.n	800049c <HAL_NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000480:	0943      	lsrs	r3, r0, #5
 8000482:	f000 001f 	and.w	r0, r0, #31
 8000486:	2201      	movs	r2, #1
 8000488:	fa02 f000 	lsl.w	r0, r2, r0
 800048c:	3320      	adds	r3, #32
 800048e:	4a04      	ldr	r2, [pc, #16]	; (80004a0 <HAL_NVIC_DisableIRQ+0x24>)
 8000490:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000494:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000498:	f3bf 8f6f 	isb	sy
 800049c:	4770      	bx	lr
 800049e:	bf00      	nop
 80004a0:	e000e100 	.word	0xe000e100

080004a4 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 80004a4:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80004a8:	4905      	ldr	r1, [pc, #20]	; (80004c0 <HAL_NVIC_SystemReset+0x1c>)
 80004aa:	68ca      	ldr	r2, [r1, #12]
 80004ac:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80004b0:	4b04      	ldr	r3, [pc, #16]	; (80004c4 <HAL_NVIC_SystemReset+0x20>)
 80004b2:	4313      	orrs	r3, r2
 80004b4:	60cb      	str	r3, [r1, #12]
 80004b6:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80004ba:	bf00      	nop
 80004bc:	e7fd      	b.n	80004ba <HAL_NVIC_SystemReset+0x16>
 80004be:	bf00      	nop
 80004c0:	e000ed00 	.word	0xe000ed00
 80004c4:	05fa0004 	.word	0x05fa0004

080004c8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80004c8:	3801      	subs	r0, #1
 80004ca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80004ce:	d20a      	bcs.n	80004e6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80004d0:	4b06      	ldr	r3, [pc, #24]	; (80004ec <HAL_SYSTICK_Config+0x24>)
 80004d2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004d4:	21f0      	movs	r1, #240	; 0xf0
 80004d6:	4a06      	ldr	r2, [pc, #24]	; (80004f0 <HAL_SYSTICK_Config+0x28>)
 80004d8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80004dc:	2000      	movs	r0, #0
 80004de:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004e0:	2207      	movs	r2, #7
 80004e2:	601a      	str	r2, [r3, #0]
 80004e4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80004e6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop
 80004ec:	e000e010 	.word	0xe000e010
 80004f0:	e000ed00 	.word	0xe000ed00

080004f4 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80004f4:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80004f8:	4a04      	ldr	r2, [pc, #16]	; (800050c <HAL_MPU_Disable+0x18>)
 80004fa:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80004fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000500:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0U;
 8000502:	2200      	movs	r2, #0
 8000504:	4b02      	ldr	r3, [pc, #8]	; (8000510 <HAL_MPU_Disable+0x1c>)
 8000506:	605a      	str	r2, [r3, #4]
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	e000ed00 	.word	0xe000ed00
 8000510:	e000ed90 	.word	0xe000ed90

08000514 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000514:	f040 0001 	orr.w	r0, r0, #1
 8000518:	4b05      	ldr	r3, [pc, #20]	; (8000530 <HAL_MPU_Enable+0x1c>)
 800051a:	6058      	str	r0, [r3, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800051c:	4a05      	ldr	r2, [pc, #20]	; (8000534 <HAL_MPU_Enable+0x20>)
 800051e:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000520:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000524:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000526:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800052a:	f3bf 8f6f 	isb	sy
 800052e:	4770      	bx	lr
 8000530:	e000ed90 	.word	0xe000ed90
 8000534:	e000ed00 	.word	0xe000ed00

08000538 <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000538:	7842      	ldrb	r2, [r0, #1]
 800053a:	4b13      	ldr	r3, [pc, #76]	; (8000588 <HAL_MPU_ConfigRegion+0x50>)
 800053c:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 800053e:	7803      	ldrb	r3, [r0, #0]
 8000540:	b923      	cbnz	r3, 800054c <HAL_MPU_ConfigRegion+0x14>
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
  }
  else
  {
    MPU->RBAR = 0x00U;
 8000542:	4b11      	ldr	r3, [pc, #68]	; (8000588 <HAL_MPU_ConfigRegion+0x50>)
 8000544:	2200      	movs	r2, #0
 8000546:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00U;
 8000548:	611a      	str	r2, [r3, #16]
 800054a:	4770      	bx	lr
    MPU->RBAR = MPU_Init->BaseAddress;
 800054c:	6843      	ldr	r3, [r0, #4]
 800054e:	4a0e      	ldr	r2, [pc, #56]	; (8000588 <HAL_MPU_ConfigRegion+0x50>)
 8000550:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000552:	7b01      	ldrb	r1, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000554:	7ac3      	ldrb	r3, [r0, #11]
 8000556:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000558:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800055c:	7a81      	ldrb	r1, [r0, #10]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800055e:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000562:	7b41      	ldrb	r1, [r0, #13]
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000564:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000568:	7b81      	ldrb	r1, [r0, #14]
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800056a:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800056e:	7bc1      	ldrb	r1, [r0, #15]
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000570:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000574:	7a41      	ldrb	r1, [r0, #9]
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000576:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800057a:	7a01      	ldrb	r1, [r0, #8]
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800057c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000580:	7801      	ldrb	r1, [r0, #0]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000582:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000584:	6113      	str	r3, [r2, #16]
 8000586:	4770      	bx	lr
 8000588:	e000ed90 	.word	0xe000ed90

0800058c <HAL_NVIC_GetPriorityGrouping>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800058c:	4b02      	ldr	r3, [pc, #8]	; (8000598 <HAL_NVIC_GetPriorityGrouping+0xc>)
 800058e:	68d8      	ldr	r0, [r3, #12]
  */
uint32_t HAL_NVIC_GetPriorityGrouping(void)
{
  /* Get the PRIGROUP[10:8] field value */
  return NVIC_GetPriorityGrouping();
}
 8000590:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	e000ed00 	.word	0xe000ed00

0800059c <HAL_NVIC_GetPriority>:
  * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
  * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
  * @retval None
  */
void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
{
 800059c:	b470      	push	{r4, r5, r6}
  if ((int32_t)(IRQn) >= 0)
 800059e:	2800      	cmp	r0, #0
 80005a0:	db1f      	blt.n	80005e2 <HAL_NVIC_GetPriority+0x46>
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 80005a2:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80005a6:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80005aa:	f890 0300 	ldrb.w	r0, [r0, #768]	; 0x300
 80005ae:	0905      	lsrs	r5, r0, #4
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005b0:	f001 0107 	and.w	r1, r1, #7
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005b4:	f1c1 0407 	rsb	r4, r1, #7
 80005b8:	2c04      	cmp	r4, #4
 80005ba:	bf28      	it	cs
 80005bc:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005be:	1d08      	adds	r0, r1, #4
 80005c0:	2806      	cmp	r0, #6
 80005c2:	d914      	bls.n	80005ee <HAL_NVIC_GetPriority+0x52>
 80005c4:	3903      	subs	r1, #3
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 80005c6:	fa25 f601 	lsr.w	r6, r5, r1
 80005ca:	2001      	movs	r0, #1
 80005cc:	fa00 f404 	lsl.w	r4, r0, r4
 80005d0:	3c01      	subs	r4, #1
 80005d2:	4034      	ands	r4, r6
 80005d4:	6014      	str	r4, [r2, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 80005d6:	4088      	lsls	r0, r1
 80005d8:	3801      	subs	r0, #1
 80005da:	4028      	ands	r0, r5
 80005dc:	6018      	str	r0, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Get priority for Cortex-M system or device specific interrupts */
  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
}
 80005de:	bc70      	pop	{r4, r5, r6}
 80005e0:	4770      	bx	lr
    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 80005e2:	f000 000f 	and.w	r0, r0, #15
 80005e6:	4c03      	ldr	r4, [pc, #12]	; (80005f4 <HAL_NVIC_GetPriority+0x58>)
 80005e8:	5c20      	ldrb	r0, [r4, r0]
 80005ea:	0905      	lsrs	r5, r0, #4
 80005ec:	e7e0      	b.n	80005b0 <HAL_NVIC_GetPriority+0x14>
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005ee:	2100      	movs	r1, #0
 80005f0:	e7e9      	b.n	80005c6 <HAL_NVIC_GetPriority+0x2a>
 80005f2:	bf00      	nop
 80005f4:	e000ed14 	.word	0xe000ed14

080005f8 <HAL_NVIC_SetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80005f8:	2800      	cmp	r0, #0
 80005fa:	db09      	blt.n	8000610 <HAL_NVIC_SetPendingIRQ+0x18>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005fc:	0943      	lsrs	r3, r0, #5
 80005fe:	f000 001f 	and.w	r0, r0, #31
 8000602:	2201      	movs	r2, #1
 8000604:	fa02 f000 	lsl.w	r0, r2, r0
 8000608:	3340      	adds	r3, #64	; 0x40
 800060a:	4a02      	ldr	r2, [pc, #8]	; (8000614 <HAL_NVIC_SetPendingIRQ+0x1c>)
 800060c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	e000e100 	.word	0xe000e100

08000618 <HAL_NVIC_GetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000618:	1e03      	subs	r3, r0, #0
 800061a:	db0a      	blt.n	8000632 <HAL_NVIC_GetPendingIRQ+0x1a>
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 800061c:	095a      	lsrs	r2, r3, #5
 800061e:	3240      	adds	r2, #64	; 0x40
 8000620:	4905      	ldr	r1, [pc, #20]	; (8000638 <HAL_NVIC_GetPendingIRQ+0x20>)
 8000622:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
 8000626:	f003 031f 	and.w	r3, r3, #31
 800062a:	40d8      	lsrs	r0, r3
 800062c:	f000 0001 	and.w	r0, r0, #1
 8000630:	4770      	bx	lr
    return(0U);
 8000632:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
}
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	e000e100 	.word	0xe000e100

0800063c <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800063c:	2800      	cmp	r0, #0
 800063e:	db09      	blt.n	8000654 <HAL_NVIC_ClearPendingIRQ+0x18>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000640:	0943      	lsrs	r3, r0, #5
 8000642:	f000 001f 	and.w	r0, r0, #31
 8000646:	2201      	movs	r2, #1
 8000648:	fa02 f000 	lsl.w	r0, r2, r0
 800064c:	3360      	adds	r3, #96	; 0x60
 800064e:	4a02      	ldr	r2, [pc, #8]	; (8000658 <HAL_NVIC_ClearPendingIRQ+0x1c>)
 8000650:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	e000e100 	.word	0xe000e100

0800065c <HAL_NVIC_GetActive>:
  if ((int32_t)(IRQn) >= 0)
 800065c:	1e03      	subs	r3, r0, #0
 800065e:	db0a      	blt.n	8000676 <HAL_NVIC_GetActive+0x1a>
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8000660:	095a      	lsrs	r2, r3, #5
 8000662:	3280      	adds	r2, #128	; 0x80
 8000664:	4905      	ldr	r1, [pc, #20]	; (800067c <HAL_NVIC_GetActive+0x20>)
 8000666:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
 800066a:	f003 031f 	and.w	r3, r3, #31
 800066e:	40d8      	lsrs	r0, r3
 8000670:	f000 0001 	and.w	r0, r0, #1
 8000674:	4770      	bx	lr
    return(0U);
 8000676:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
}
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	e000e100 	.word	0xe000e100

08000680 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000680:	2804      	cmp	r0, #4
 8000682:	d005      	beq.n	8000690 <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000684:	4a05      	ldr	r2, [pc, #20]	; (800069c <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8000686:	6813      	ldr	r3, [r2, #0]
 8000688:	f023 0304 	bic.w	r3, r3, #4
 800068c:	6013      	str	r3, [r2, #0]
 800068e:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000690:	4a02      	ldr	r2, [pc, #8]	; (800069c <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8000692:	6813      	ldr	r3, [r2, #0]
 8000694:	f043 0304 	orr.w	r3, r3, #4
 8000698:	6013      	str	r3, [r2, #0]
 800069a:	4770      	bx	lr
 800069c:	e000e010 	.word	0xe000e010

080006a0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80006a0:	4770      	bx	lr

080006a2 <HAL_SYSTICK_IRQHandler>:
{
 80006a2:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80006a4:	f7ff fffc 	bl	80006a0 <HAL_SYSTICK_Callback>
 80006a8:	bd08      	pop	{r3, pc}
 80006aa:	bf00      	nop

080006ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80006ac:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80006ae:	6805      	ldr	r5, [r0, #0]
 80006b0:	682c      	ldr	r4, [r5, #0]
 80006b2:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 80006b6:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80006b8:	6804      	ldr	r4, [r0, #0]
 80006ba:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80006bc:	6883      	ldr	r3, [r0, #8]
 80006be:	2b40      	cmp	r3, #64	; 0x40
 80006c0:	d005      	beq.n	80006ce <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 80006c2:	6803      	ldr	r3, [r0, #0]
 80006c4:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 80006c6:	6803      	ldr	r3, [r0, #0]
 80006c8:	60da      	str	r2, [r3, #12]
  }
}
 80006ca:	bc30      	pop	{r4, r5}
 80006cc:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 80006ce:	6803      	ldr	r3, [r0, #0]
 80006d0:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 80006d2:	6803      	ldr	r3, [r0, #0]
 80006d4:	60d9      	str	r1, [r3, #12]
 80006d6:	e7f8      	b.n	80006ca <DMA_SetConfig+0x1e>

080006d8 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80006d8:	6802      	ldr	r2, [r0, #0]
 80006da:	b2d3      	uxtb	r3, r2
 80006dc:	3b10      	subs	r3, #16
 80006de:	490b      	ldr	r1, [pc, #44]	; (800070c <DMA_CalcBaseAndBitshift+0x34>)
 80006e0:	fba1 1303 	umull	r1, r3, r1, r3
 80006e4:	091b      	lsrs	r3, r3, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80006e6:	490a      	ldr	r1, [pc, #40]	; (8000710 <DMA_CalcBaseAndBitshift+0x38>)
 80006e8:	5cc9      	ldrb	r1, [r1, r3]
 80006ea:	65c1      	str	r1, [r0, #92]	; 0x5c
  
  if (stream_number > 3U)
 80006ec:	2b03      	cmp	r3, #3
 80006ee:	d806      	bhi.n	80006fe <DMA_CalcBaseAndBitshift+0x26>
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80006f0:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 80006f4:	f022 0203 	bic.w	r2, r2, #3
 80006f8:	6582      	str	r2, [r0, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 80006fa:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80006fc:	4770      	bx	lr
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80006fe:	f422 727f 	bic.w	r2, r2, #1020	; 0x3fc
 8000702:	f022 0203 	bic.w	r2, r2, #3
 8000706:	3204      	adds	r2, #4
 8000708:	6582      	str	r2, [r0, #88]	; 0x58
 800070a:	e7f6      	b.n	80006fa <DMA_CalcBaseAndBitshift+0x22>
 800070c:	aaaaaaab 	.word	0xaaaaaaab
 8000710:	08007528 	.word	0x08007528

08000714 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8000714:	6a83      	ldr	r3, [r0, #40]	; 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000716:	6982      	ldr	r2, [r0, #24]
 8000718:	b992      	cbnz	r2, 8000740 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 800071a:	2b01      	cmp	r3, #1
 800071c:	d00a      	beq.n	8000734 <DMA_CheckFifoParam+0x20>
 800071e:	b11b      	cbz	r3, 8000728 <DMA_CheckFifoParam+0x14>
 8000720:	2b02      	cmp	r3, #2
 8000722:	d001      	beq.n	8000728 <DMA_CheckFifoParam+0x14>
  HAL_StatusTypeDef status = HAL_OK;
 8000724:	2000      	movs	r0, #0
 8000726:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000728:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800072a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 800072e:	d12c      	bne.n	800078a <DMA_CheckFifoParam+0x76>
  HAL_StatusTypeDef status = HAL_OK;
 8000730:	2000      	movs	r0, #0
 8000732:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000734:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000736:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800073a:	d028      	beq.n	800078e <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 800073c:	2000      	movs	r0, #0
 800073e:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000740:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000744:	d005      	beq.n	8000752 <DMA_CheckFifoParam+0x3e>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000746:	2b02      	cmp	r3, #2
 8000748:	d929      	bls.n	800079e <DMA_CheckFifoParam+0x8a>
 800074a:	2b03      	cmp	r3, #3
 800074c:	d015      	beq.n	800077a <DMA_CheckFifoParam+0x66>
  HAL_StatusTypeDef status = HAL_OK;
 800074e:	2000      	movs	r0, #0
 8000750:	4770      	bx	lr
    switch (tmp)
 8000752:	2b03      	cmp	r3, #3
 8000754:	d803      	bhi.n	800075e <DMA_CheckFifoParam+0x4a>
 8000756:	e8df f003 	tbb	[pc, r3]
 800075a:	041c      	.short	0x041c
 800075c:	0a1c      	.short	0x0a1c
  HAL_StatusTypeDef status = HAL_OK;
 800075e:	2000      	movs	r0, #0
 8000760:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000762:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000764:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8000768:	d115      	bne.n	8000796 <DMA_CheckFifoParam+0x82>
  HAL_StatusTypeDef status = HAL_OK;
 800076a:	2000      	movs	r0, #0
 800076c:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800076e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000770:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000774:	d011      	beq.n	800079a <DMA_CheckFifoParam+0x86>
  HAL_StatusTypeDef status = HAL_OK;
 8000776:	2000      	movs	r0, #0
 8000778:	4770      	bx	lr
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800077a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800077c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8000780:	d001      	beq.n	8000786 <DMA_CheckFifoParam+0x72>
      {
        status = HAL_ERROR;
 8000782:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8000784:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 8000786:	2000      	movs	r0, #0
 8000788:	4770      	bx	lr
        status = HAL_ERROR;
 800078a:	2001      	movs	r0, #1
 800078c:	4770      	bx	lr
        status = HAL_ERROR;
 800078e:	2001      	movs	r0, #1
 8000790:	4770      	bx	lr
      status = HAL_ERROR;
 8000792:	2001      	movs	r0, #1
 8000794:	4770      	bx	lr
        status = HAL_ERROR;
 8000796:	2001      	movs	r0, #1
 8000798:	4770      	bx	lr
        status = HAL_ERROR;
 800079a:	2001      	movs	r0, #1
 800079c:	4770      	bx	lr
      status = HAL_ERROR;
 800079e:	2001      	movs	r0, #1
 80007a0:	4770      	bx	lr

080007a2 <HAL_DMA_Init>:
{
 80007a2:	b570      	push	{r4, r5, r6, lr}
 80007a4:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80007a6:	f7ff fd71 	bl	800028c <HAL_GetTick>
  if(hdma == NULL)
 80007aa:	2c00      	cmp	r4, #0
 80007ac:	d05d      	beq.n	800086a <HAL_DMA_Init+0xc8>
 80007ae:	4605      	mov	r5, r0
  __HAL_UNLOCK(hdma);
 80007b0:	2300      	movs	r3, #0
 80007b2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 80007b6:	2302      	movs	r3, #2
 80007b8:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80007bc:	6822      	ldr	r2, [r4, #0]
 80007be:	6813      	ldr	r3, [r2, #0]
 80007c0:	f023 0301 	bic.w	r3, r3, #1
 80007c4:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80007c6:	6823      	ldr	r3, [r4, #0]
 80007c8:	681a      	ldr	r2, [r3, #0]
 80007ca:	f012 0f01 	tst.w	r2, #1
 80007ce:	d00a      	beq.n	80007e6 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80007d0:	f7ff fd5c 	bl	800028c <HAL_GetTick>
 80007d4:	1b40      	subs	r0, r0, r5
 80007d6:	2805      	cmp	r0, #5
 80007d8:	d9f5      	bls.n	80007c6 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80007da:	2320      	movs	r3, #32
 80007dc:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80007de:	2003      	movs	r0, #3
 80007e0:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 80007e4:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 80007e6:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80007e8:	4921      	ldr	r1, [pc, #132]	; (8000870 <HAL_DMA_Init+0xce>)
 80007ea:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80007ec:	6862      	ldr	r2, [r4, #4]
 80007ee:	68a0      	ldr	r0, [r4, #8]
 80007f0:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80007f2:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80007f4:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80007f6:	6920      	ldr	r0, [r4, #16]
 80007f8:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80007fa:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80007fc:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80007fe:	69a0      	ldr	r0, [r4, #24]
 8000800:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8000802:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000804:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8000806:	6a20      	ldr	r0, [r4, #32]
 8000808:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800080a:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800080c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800080e:	2904      	cmp	r1, #4
 8000810:	d016      	beq.n	8000840 <HAL_DMA_Init+0x9e>
  hdma->Instance->CR = tmp;  
 8000812:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8000814:	6826      	ldr	r6, [r4, #0]
 8000816:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000818:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 800081c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800081e:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000820:	2b04      	cmp	r3, #4
 8000822:	d012      	beq.n	800084a <HAL_DMA_Init+0xa8>
  hdma->Instance->FCR = tmp;
 8000824:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000826:	4620      	mov	r0, r4
 8000828:	f7ff ff56 	bl	80006d8 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800082c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800082e:	233f      	movs	r3, #63	; 0x3f
 8000830:	4093      	lsls	r3, r2
 8000832:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000834:	2000      	movs	r0, #0
 8000836:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8000838:	2301      	movs	r3, #1
 800083a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 800083e:	bd70      	pop	{r4, r5, r6, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000840:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000842:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8000844:	4301      	orrs	r1, r0
 8000846:	430a      	orrs	r2, r1
 8000848:	e7e3      	b.n	8000812 <HAL_DMA_Init+0x70>
    tmp |= hdma->Init.FIFOThreshold;
 800084a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800084c:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800084e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000850:	2b00      	cmp	r3, #0
 8000852:	d0e7      	beq.n	8000824 <HAL_DMA_Init+0x82>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000854:	4620      	mov	r0, r4
 8000856:	f7ff ff5d 	bl	8000714 <DMA_CheckFifoParam>
 800085a:	2800      	cmp	r0, #0
 800085c:	d0e2      	beq.n	8000824 <HAL_DMA_Init+0x82>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800085e:	2340      	movs	r3, #64	; 0x40
 8000860:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8000862:	2001      	movs	r0, #1
 8000864:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_ERROR; 
 8000868:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800086a:	2001      	movs	r0, #1
}
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	bf00      	nop
 8000870:	f010803f 	.word	0xf010803f

08000874 <HAL_DMA_DeInit>:
  if(hdma == NULL)
 8000874:	2800      	cmp	r0, #0
 8000876:	d02e      	beq.n	80008d6 <HAL_DMA_DeInit+0x62>
{
 8000878:	b538      	push	{r3, r4, r5, lr}
 800087a:	4604      	mov	r4, r0
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800087c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000880:	b2db      	uxtb	r3, r3
 8000882:	2b02      	cmp	r3, #2
 8000884:	d101      	bne.n	800088a <HAL_DMA_DeInit+0x16>
    return HAL_BUSY;
 8000886:	2002      	movs	r0, #2
}
 8000888:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_DMA_DISABLE(hdma);
 800088a:	6802      	ldr	r2, [r0, #0]
 800088c:	6813      	ldr	r3, [r2, #0]
 800088e:	f023 0301 	bic.w	r3, r3, #1
 8000892:	6013      	str	r3, [r2, #0]
  hdma->Instance->CR   = 0U;
 8000894:	6803      	ldr	r3, [r0, #0]
 8000896:	2500      	movs	r5, #0
 8000898:	601d      	str	r5, [r3, #0]
  hdma->Instance->NDTR = 0U;
 800089a:	6803      	ldr	r3, [r0, #0]
 800089c:	605d      	str	r5, [r3, #4]
  hdma->Instance->PAR  = 0U;
 800089e:	6803      	ldr	r3, [r0, #0]
 80008a0:	609d      	str	r5, [r3, #8]
  hdma->Instance->M0AR = 0U;
 80008a2:	6803      	ldr	r3, [r0, #0]
 80008a4:	60dd      	str	r5, [r3, #12]
  hdma->Instance->M1AR = 0U;
 80008a6:	6803      	ldr	r3, [r0, #0]
 80008a8:	611d      	str	r5, [r3, #16]
  hdma->Instance->FCR  = 0x00000021U;
 80008aa:	6803      	ldr	r3, [r0, #0]
 80008ac:	2221      	movs	r2, #33	; 0x21
 80008ae:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80008b0:	f7ff ff12 	bl	80006d8 <DMA_CalcBaseAndBitshift>
  hdma->XferCpltCallback = NULL;
 80008b4:	63e5      	str	r5, [r4, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80008b6:	6425      	str	r5, [r4, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80008b8:	6465      	str	r5, [r4, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80008ba:	64a5      	str	r5, [r4, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80008bc:	64e5      	str	r5, [r4, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80008be:	6525      	str	r5, [r4, #80]	; 0x50
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80008c0:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80008c2:	233f      	movs	r3, #63	; 0x3f
 80008c4:	4093      	lsls	r3, r2
 80008c6:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80008c8:	6565      	str	r5, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_RESET;
 80008ca:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 80008ce:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
  return HAL_OK;
 80008d2:	4628      	mov	r0, r5
 80008d4:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80008d6:	2001      	movs	r0, #1
 80008d8:	4770      	bx	lr

080008da <HAL_DMA_Start>:
{
 80008da:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hdma);
 80008dc:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80008e0:	2c01      	cmp	r4, #1
 80008e2:	d01c      	beq.n	800091e <HAL_DMA_Start+0x44>
 80008e4:	2401      	movs	r4, #1
 80008e6:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80008ea:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 80008ee:	b2e4      	uxtb	r4, r4
 80008f0:	2c01      	cmp	r4, #1
 80008f2:	d004      	beq.n	80008fe <HAL_DMA_Start+0x24>
    __HAL_UNLOCK(hdma);
 80008f4:	2300      	movs	r3, #0
 80008f6:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    status = HAL_BUSY;
 80008fa:	2002      	movs	r0, #2
 80008fc:	bd38      	pop	{r3, r4, r5, pc}
 80008fe:	4605      	mov	r5, r0
    hdma->State = HAL_DMA_STATE_BUSY;
 8000900:	2002      	movs	r0, #2
 8000902:	f885 0035 	strb.w	r0, [r5, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000906:	2400      	movs	r4, #0
 8000908:	656c      	str	r4, [r5, #84]	; 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800090a:	4628      	mov	r0, r5
 800090c:	f7ff fece 	bl	80006ac <DMA_SetConfig>
    __HAL_DMA_ENABLE(hdma);
 8000910:	682a      	ldr	r2, [r5, #0]
 8000912:	6813      	ldr	r3, [r2, #0]
 8000914:	f043 0301 	orr.w	r3, r3, #1
 8000918:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800091a:	4620      	mov	r0, r4
 800091c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hdma);
 800091e:	2002      	movs	r0, #2
}
 8000920:	bd38      	pop	{r3, r4, r5, pc}

08000922 <HAL_DMA_Start_IT>:
{
 8000922:	b538      	push	{r3, r4, r5, lr}
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000924:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8000926:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 800092a:	2c01      	cmp	r4, #1
 800092c:	d031      	beq.n	8000992 <HAL_DMA_Start_IT+0x70>
 800092e:	2401      	movs	r4, #1
 8000930:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8000934:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 8000938:	b2e4      	uxtb	r4, r4
 800093a:	2c01      	cmp	r4, #1
 800093c:	d004      	beq.n	8000948 <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);	  
 800093e:	2300      	movs	r3, #0
 8000940:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    status = HAL_BUSY;
 8000944:	2002      	movs	r0, #2
 8000946:	bd38      	pop	{r3, r4, r5, pc}
 8000948:	4604      	mov	r4, r0
    hdma->State = HAL_DMA_STATE_BUSY;
 800094a:	2002      	movs	r0, #2
 800094c:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000950:	2000      	movs	r0, #0
 8000952:	6560      	str	r0, [r4, #84]	; 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000954:	4620      	mov	r0, r4
 8000956:	f7ff fea9 	bl	80006ac <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800095a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800095c:	233f      	movs	r3, #63	; 0x3f
 800095e:	4093      	lsls	r3, r2
 8000960:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000962:	6822      	ldr	r2, [r4, #0]
 8000964:	6813      	ldr	r3, [r2, #0]
 8000966:	f043 0316 	orr.w	r3, r3, #22
 800096a:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800096c:	6822      	ldr	r2, [r4, #0]
 800096e:	6953      	ldr	r3, [r2, #20]
 8000970:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000974:	6153      	str	r3, [r2, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8000976:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000978:	b123      	cbz	r3, 8000984 <HAL_DMA_Start_IT+0x62>
      hdma->Instance->CR  |= DMA_IT_HT;
 800097a:	6822      	ldr	r2, [r4, #0]
 800097c:	6813      	ldr	r3, [r2, #0]
 800097e:	f043 0308 	orr.w	r3, r3, #8
 8000982:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8000984:	6822      	ldr	r2, [r4, #0]
 8000986:	6813      	ldr	r3, [r2, #0]
 8000988:	f043 0301 	orr.w	r3, r3, #1
 800098c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800098e:	2000      	movs	r0, #0
 8000990:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hdma);
 8000992:	2002      	movs	r0, #2
}
 8000994:	bd38      	pop	{r3, r4, r5, pc}

08000996 <HAL_DMA_Abort>:
{
 8000996:	b570      	push	{r4, r5, r6, lr}
 8000998:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800099a:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 800099c:	f7ff fc76 	bl	800028c <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80009a0:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	2b02      	cmp	r3, #2
 80009a8:	d006      	beq.n	80009b8 <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009aa:	2380      	movs	r3, #128	; 0x80
 80009ac:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 80009ae:	2300      	movs	r3, #0
 80009b0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 80009b4:	2001      	movs	r0, #1
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	4605      	mov	r5, r0
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80009ba:	6822      	ldr	r2, [r4, #0]
 80009bc:	6813      	ldr	r3, [r2, #0]
 80009be:	f023 0316 	bic.w	r3, r3, #22
 80009c2:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80009c4:	6822      	ldr	r2, [r4, #0]
 80009c6:	6953      	ldr	r3, [r2, #20]
 80009c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80009cc:	6153      	str	r3, [r2, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80009ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80009d0:	b1e3      	cbz	r3, 8000a0c <HAL_DMA_Abort+0x76>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80009d2:	6822      	ldr	r2, [r4, #0]
 80009d4:	6813      	ldr	r3, [r2, #0]
 80009d6:	f023 0308 	bic.w	r3, r3, #8
 80009da:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80009dc:	6822      	ldr	r2, [r4, #0]
 80009de:	6813      	ldr	r3, [r2, #0]
 80009e0:	f023 0301 	bic.w	r3, r3, #1
 80009e4:	6013      	str	r3, [r2, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80009e6:	6823      	ldr	r3, [r4, #0]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	f013 0f01 	tst.w	r3, #1
 80009ee:	d011      	beq.n	8000a14 <HAL_DMA_Abort+0x7e>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80009f0:	f7ff fc4c 	bl	800028c <HAL_GetTick>
 80009f4:	1b40      	subs	r0, r0, r5
 80009f6:	2805      	cmp	r0, #5
 80009f8:	d9f5      	bls.n	80009e6 <HAL_DMA_Abort+0x50>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80009fa:	2320      	movs	r3, #32
 80009fc:	6563      	str	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 80009fe:	2300      	movs	r3, #0
 8000a00:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000a04:	2003      	movs	r0, #3
 8000a06:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_TIMEOUT;
 8000a0a:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000a0c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d1df      	bne.n	80009d2 <HAL_DMA_Abort+0x3c>
 8000a12:	e7e3      	b.n	80009dc <HAL_DMA_Abort+0x46>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000a14:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000a16:	233f      	movs	r3, #63	; 0x3f
 8000a18:	4093      	lsls	r3, r2
 8000a1a:	60b3      	str	r3, [r6, #8]
    __HAL_UNLOCK(hdma);
 8000a1c:	2000      	movs	r0, #0
 8000a1e:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8000a22:	2301      	movs	r3, #1
 8000a24:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8000a28:	bd70      	pop	{r4, r5, r6, pc}

08000a2a <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000a2a:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	2b02      	cmp	r3, #2
 8000a32:	d003      	beq.n	8000a3c <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a34:	2380      	movs	r3, #128	; 0x80
 8000a36:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000a38:	2001      	movs	r0, #1
 8000a3a:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 8000a3c:	2305      	movs	r3, #5
 8000a3e:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8000a42:	6802      	ldr	r2, [r0, #0]
 8000a44:	6813      	ldr	r3, [r2, #0]
 8000a46:	f023 0301 	bic.w	r3, r3, #1
 8000a4a:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8000a4c:	2000      	movs	r0, #0
}
 8000a4e:	4770      	bx	lr

08000a50 <HAL_DMA_PollForTransfer>:
{
 8000a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000a54:	4604      	mov	r4, r0
 8000a56:	4689      	mov	r9, r1
 8000a58:	4615      	mov	r5, r2
  uint32_t tickstart = HAL_GetTick(); 
 8000a5a:	f7ff fc17 	bl	800028c <HAL_GetTick>
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000a5e:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	2b02      	cmp	r3, #2
 8000a66:	d007      	beq.n	8000a78 <HAL_DMA_PollForTransfer+0x28>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a68:	2380      	movs	r3, #128	; 0x80
 8000a6a:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 8000a72:	2001      	movs	r0, #1
 8000a74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000a78:	4680      	mov	r8, r0
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 8000a7a:	6823      	ldr	r3, [r4, #0]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000a82:	d138      	bne.n	8000af6 <HAL_DMA_PollForTransfer+0xa6>
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8000a84:	f1b9 0f00 	cmp.w	r9, #0
 8000a88:	d13b      	bne.n	8000b02 <HAL_DMA_PollForTransfer+0xb2>
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000a8a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8000a8c:	2720      	movs	r7, #32
 8000a8e:	409f      	lsls	r7, r3
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000a90:	6da6      	ldr	r6, [r4, #88]	; 0x58
  tmpisr = regs->ISR;
 8000a92:	6833      	ldr	r3, [r6, #0]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8000a94:	421f      	tst	r7, r3
 8000a96:	d143      	bne.n	8000b20 <HAL_DMA_PollForTransfer+0xd0>
 8000a98:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000a9a:	f013 0f01 	tst.w	r3, #1
 8000a9e:	d13f      	bne.n	8000b20 <HAL_DMA_PollForTransfer+0xd0>
    if(Timeout != HAL_MAX_DELAY)
 8000aa0:	f1b5 3fff 	cmp.w	r5, #4294967295
 8000aa4:	d007      	beq.n	8000ab6 <HAL_DMA_PollForTransfer+0x66>
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8000aa6:	2d00      	cmp	r5, #0
 8000aa8:	d02f      	beq.n	8000b0a <HAL_DMA_PollForTransfer+0xba>
 8000aaa:	f7ff fbef 	bl	800028c <HAL_GetTick>
 8000aae:	eba0 0008 	sub.w	r0, r0, r8
 8000ab2:	4285      	cmp	r5, r0
 8000ab4:	d329      	bcc.n	8000b0a <HAL_DMA_PollForTransfer+0xba>
    tmpisr = regs->ISR;
 8000ab6:	6833      	ldr	r3, [r6, #0]
    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000ab8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8000aba:	2208      	movs	r2, #8
 8000abc:	408a      	lsls	r2, r1
 8000abe:	4213      	tst	r3, r2
 8000ac0:	d004      	beq.n	8000acc <HAL_DMA_PollForTransfer+0x7c>
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000ac2:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8000ac4:	f041 0101 	orr.w	r1, r1, #1
 8000ac8:	6561      	str	r1, [r4, #84]	; 0x54
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000aca:	60b2      	str	r2, [r6, #8]
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000acc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8000ace:	2201      	movs	r2, #1
 8000ad0:	408a      	lsls	r2, r1
 8000ad2:	4213      	tst	r3, r2
 8000ad4:	d004      	beq.n	8000ae0 <HAL_DMA_PollForTransfer+0x90>
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000ad6:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8000ad8:	f041 0102 	orr.w	r1, r1, #2
 8000adc:	6561      	str	r1, [r4, #84]	; 0x54
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000ade:	60b2      	str	r2, [r6, #8]
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000ae0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8000ae2:	2204      	movs	r2, #4
 8000ae4:	408a      	lsls	r2, r1
 8000ae6:	4213      	tst	r3, r2
 8000ae8:	d0d4      	beq.n	8000a94 <HAL_DMA_PollForTransfer+0x44>
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000aea:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8000aec:	f041 0104 	orr.w	r1, r1, #4
 8000af0:	6561      	str	r1, [r4, #84]	; 0x54
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000af2:	60b2      	str	r2, [r6, #8]
 8000af4:	e7ce      	b.n	8000a94 <HAL_DMA_PollForTransfer+0x44>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8000af6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000afa:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8000afc:	2001      	movs	r0, #1
 8000afe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000b02:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8000b04:	2710      	movs	r7, #16
 8000b06:	409f      	lsls	r7, r3
 8000b08:	e7c2      	b.n	8000a90 <HAL_DMA_PollForTransfer+0x40>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000b0a:	2320      	movs	r3, #32
 8000b0c:	6563      	str	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 8000b0e:	2300      	movs	r3, #0
 8000b10:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8000b14:	2301      	movs	r3, #1
 8000b16:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_TIMEOUT;
 8000b1a:	2003      	movs	r0, #3
 8000b1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000b20:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000b22:	b11b      	cbz	r3, 8000b2c <HAL_DMA_PollForTransfer+0xdc>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000b24:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000b26:	f013 0f01 	tst.w	r3, #1
 8000b2a:	d109      	bne.n	8000b40 <HAL_DMA_PollForTransfer+0xf0>
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8000b2c:	f1b9 0f00 	cmp.w	r9, #0
 8000b30:	d015      	beq.n	8000b5e <HAL_DMA_PollForTransfer+0x10e>
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 8000b32:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000b34:	2310      	movs	r3, #16
 8000b36:	4093      	lsls	r3, r2
 8000b38:	60b3      	str	r3, [r6, #8]
  return status;
 8000b3a:	2000      	movs	r0, #0
}
 8000b3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      HAL_DMA_Abort(hdma);
 8000b40:	4620      	mov	r0, r4
 8000b42:	f7ff ff28 	bl	8000996 <HAL_DMA_Abort>
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8000b46:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000b48:	2330      	movs	r3, #48	; 0x30
 8000b4a:	4093      	lsls	r3, r2
 8000b4c:	60b3      	str	r3, [r6, #8]
      __HAL_UNLOCK(hdma);
 8000b4e:	2300      	movs	r3, #0
 8000b50:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State= HAL_DMA_STATE_READY;
 8000b54:	2001      	movs	r0, #1
 8000b56:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
      return HAL_ERROR;
 8000b5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8000b5e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000b60:	2330      	movs	r3, #48	; 0x30
 8000b62:	4093      	lsls	r3, r2
 8000b64:	60b3      	str	r3, [r6, #8]
    __HAL_UNLOCK(hdma);
 8000b66:	2000      	movs	r0, #0
 8000b68:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 8000b72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000b76 <HAL_DMA_IRQHandler>:
{
 8000b76:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b78:	b083      	sub	sp, #12
 8000b7a:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000b80:	4b72      	ldr	r3, [pc, #456]	; (8000d4c <HAL_DMA_IRQHandler+0x1d6>)
 8000b82:	681d      	ldr	r5, [r3, #0]
 8000b84:	4b72      	ldr	r3, [pc, #456]	; (8000d50 <HAL_DMA_IRQHandler+0x1da>)
 8000b86:	fba3 3505 	umull	r3, r5, r3, r5
 8000b8a:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000b8c:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 8000b8e:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000b90:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8000b92:	2308      	movs	r3, #8
 8000b94:	4093      	lsls	r3, r2
 8000b96:	421e      	tst	r6, r3
 8000b98:	d010      	beq.n	8000bbc <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000b9a:	6803      	ldr	r3, [r0, #0]
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	f012 0f04 	tst.w	r2, #4
 8000ba2:	d00b      	beq.n	8000bbc <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000ba4:	681a      	ldr	r2, [r3, #0]
 8000ba6:	f022 0204 	bic.w	r2, r2, #4
 8000baa:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000bac:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8000bae:	2308      	movs	r3, #8
 8000bb0:	4093      	lsls	r3, r2
 8000bb2:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000bb4:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000bb6:	f043 0301 	orr.w	r3, r3, #1
 8000bba:	6543      	str	r3, [r0, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000bbc:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	4093      	lsls	r3, r2
 8000bc2:	421e      	tst	r6, r3
 8000bc4:	d009      	beq.n	8000bda <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000bc6:	6822      	ldr	r2, [r4, #0]
 8000bc8:	6952      	ldr	r2, [r2, #20]
 8000bca:	f012 0f80 	tst.w	r2, #128	; 0x80
 8000bce:	d004      	beq.n	8000bda <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000bd0:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000bd2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000bd4:	f043 0302 	orr.w	r3, r3, #2
 8000bd8:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000bda:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000bdc:	2304      	movs	r3, #4
 8000bde:	4093      	lsls	r3, r2
 8000be0:	421e      	tst	r6, r3
 8000be2:	d009      	beq.n	8000bf8 <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000be4:	6822      	ldr	r2, [r4, #0]
 8000be6:	6812      	ldr	r2, [r2, #0]
 8000be8:	f012 0f02 	tst.w	r2, #2
 8000bec:	d004      	beq.n	8000bf8 <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000bee:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000bf0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000bf2:	f043 0304 	orr.w	r3, r3, #4
 8000bf6:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000bf8:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000bfa:	2310      	movs	r3, #16
 8000bfc:	4093      	lsls	r3, r2
 8000bfe:	421e      	tst	r6, r3
 8000c00:	d024      	beq.n	8000c4c <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000c02:	6822      	ldr	r2, [r4, #0]
 8000c04:	6812      	ldr	r2, [r2, #0]
 8000c06:	f012 0f08 	tst.w	r2, #8
 8000c0a:	d01f      	beq.n	8000c4c <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000c0c:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000c0e:	6823      	ldr	r3, [r4, #0]
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8000c16:	d00d      	beq.n	8000c34 <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8000c1e:	d104      	bne.n	8000c2a <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 8000c20:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000c22:	b19b      	cbz	r3, 8000c4c <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 8000c24:	4620      	mov	r0, r4
 8000c26:	4798      	blx	r3
 8000c28:	e010      	b.n	8000c4c <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000c2a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000c2c:	b173      	cbz	r3, 8000c4c <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 8000c2e:	4620      	mov	r0, r4
 8000c30:	4798      	blx	r3
 8000c32:	e00b      	b.n	8000c4c <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000c34:	681a      	ldr	r2, [r3, #0]
 8000c36:	f412 7f80 	tst.w	r2, #256	; 0x100
 8000c3a:	d103      	bne.n	8000c44 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	f022 0208 	bic.w	r2, r2, #8
 8000c42:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8000c44:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000c46:	b10b      	cbz	r3, 8000c4c <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 8000c48:	4620      	mov	r0, r4
 8000c4a:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000c4c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000c4e:	2320      	movs	r3, #32
 8000c50:	4093      	lsls	r3, r2
 8000c52:	421e      	tst	r6, r3
 8000c54:	d055      	beq.n	8000d02 <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000c56:	6822      	ldr	r2, [r4, #0]
 8000c58:	6812      	ldr	r2, [r2, #0]
 8000c5a:	f012 0f10 	tst.w	r2, #16
 8000c5e:	d050      	beq.n	8000d02 <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000c60:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000c62:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	2b05      	cmp	r3, #5
 8000c6a:	d00e      	beq.n	8000c8a <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000c6c:	6823      	ldr	r3, [r4, #0]
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8000c74:	d033      	beq.n	8000cde <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8000c7c:	d12a      	bne.n	8000cd4 <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 8000c7e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d03e      	beq.n	8000d02 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 8000c84:	4620      	mov	r0, r4
 8000c86:	4798      	blx	r3
 8000c88:	e03b      	b.n	8000d02 <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000c8a:	6822      	ldr	r2, [r4, #0]
 8000c8c:	6813      	ldr	r3, [r2, #0]
 8000c8e:	f023 0316 	bic.w	r3, r3, #22
 8000c92:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000c94:	6822      	ldr	r2, [r4, #0]
 8000c96:	6953      	ldr	r3, [r2, #20]
 8000c98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000c9c:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000c9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ca0:	b1a3      	cbz	r3, 8000ccc <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000ca2:	6822      	ldr	r2, [r4, #0]
 8000ca4:	6813      	ldr	r3, [r2, #0]
 8000ca6:	f023 0308 	bic.w	r3, r3, #8
 8000caa:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000cac:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000cae:	233f      	movs	r3, #63	; 0x3f
 8000cb0:	4093      	lsls	r3, r2
 8000cb2:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8000cc0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d03f      	beq.n	8000d46 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8000cc6:	4620      	mov	r0, r4
 8000cc8:	4798      	blx	r3
 8000cca:	e03c      	b.n	8000d46 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000ccc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d1e7      	bne.n	8000ca2 <HAL_DMA_IRQHandler+0x12c>
 8000cd2:	e7eb      	b.n	8000cac <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 8000cd4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000cd6:	b1a3      	cbz	r3, 8000d02 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4798      	blx	r3
 8000cdc:	e011      	b.n	8000d02 <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	f412 7f80 	tst.w	r2, #256	; 0x100
 8000ce4:	d109      	bne.n	8000cfa <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	f022 0210 	bic.w	r2, r2, #16
 8000cec:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(hdma);
 8000cee:	2300      	movs	r3, #0
 8000cf0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8000cfa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000cfc:	b10b      	cbz	r3, 8000d02 <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 8000cfe:	4620      	mov	r0, r4
 8000d00:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000d02:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000d04:	b1fb      	cbz	r3, 8000d46 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000d06:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000d08:	f013 0f01 	tst.w	r3, #1
 8000d0c:	d017      	beq.n	8000d3e <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8000d0e:	2305      	movs	r3, #5
 8000d10:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8000d14:	6822      	ldr	r2, [r4, #0]
 8000d16:	6813      	ldr	r3, [r2, #0]
 8000d18:	f023 0301 	bic.w	r3, r3, #1
 8000d1c:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8000d1e:	9b01      	ldr	r3, [sp, #4]
 8000d20:	3301      	adds	r3, #1
 8000d22:	9301      	str	r3, [sp, #4]
 8000d24:	429d      	cmp	r5, r3
 8000d26:	d304      	bcc.n	8000d32 <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000d28:	6823      	ldr	r3, [r4, #0]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f013 0f01 	tst.w	r3, #1
 8000d30:	d1f5      	bne.n	8000d1e <HAL_DMA_IRQHandler+0x1a8>
      __HAL_UNLOCK(hdma);
 8000d32:	2300      	movs	r3, #0
 8000d34:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8000d3e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000d40:	b10b      	cbz	r3, 8000d46 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 8000d42:	4620      	mov	r0, r4
 8000d44:	4798      	blx	r3
}
 8000d46:	b003      	add	sp, #12
 8000d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000028 	.word	0x20000028
 8000d50:	1b4e81b5 	.word	0x1b4e81b5

08000d54 <HAL_DMA_RegisterCallback>:
{
 8000d54:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 8000d56:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8000d5a:	2801      	cmp	r0, #1
 8000d5c:	d027      	beq.n	8000dae <HAL_DMA_RegisterCallback+0x5a>
 8000d5e:	2001      	movs	r0, #1
 8000d60:	f883 0034 	strb.w	r0, [r3, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8000d64:	f893 0035 	ldrb.w	r0, [r3, #53]	; 0x35
 8000d68:	b2c0      	uxtb	r0, r0
 8000d6a:	2801      	cmp	r0, #1
 8000d6c:	d004      	beq.n	8000d78 <HAL_DMA_RegisterCallback+0x24>
    status =  HAL_ERROR;
 8000d6e:	2001      	movs	r0, #1
  __HAL_UNLOCK(hdma);
 8000d70:	2200      	movs	r2, #0
 8000d72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  return status;
 8000d76:	4770      	bx	lr
    switch (CallbackID)
 8000d78:	2905      	cmp	r1, #5
 8000d7a:	d816      	bhi.n	8000daa <HAL_DMA_RegisterCallback+0x56>
 8000d7c:	e8df f001 	tbb	[pc, r1]
 8000d80:	0c090603 	.word	0x0c090603
 8000d84:	120f      	.short	0x120f
      hdma->XferCpltCallback = pCallback;
 8000d86:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8000d88:	2000      	movs	r0, #0
      break;
 8000d8a:	e7f1      	b.n	8000d70 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferHalfCpltCallback = pCallback;
 8000d8c:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_StatusTypeDef status = HAL_OK;
 8000d8e:	2000      	movs	r0, #0
      break;
 8000d90:	e7ee      	b.n	8000d70 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferM1CpltCallback = pCallback;
 8000d92:	645a      	str	r2, [r3, #68]	; 0x44
  HAL_StatusTypeDef status = HAL_OK;
 8000d94:	2000      	movs	r0, #0
      break;
 8000d96:	e7eb      	b.n	8000d70 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferM1HalfCpltCallback = pCallback;
 8000d98:	649a      	str	r2, [r3, #72]	; 0x48
  HAL_StatusTypeDef status = HAL_OK;
 8000d9a:	2000      	movs	r0, #0
      break;
 8000d9c:	e7e8      	b.n	8000d70 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferErrorCallback = pCallback;
 8000d9e:	64da      	str	r2, [r3, #76]	; 0x4c
  HAL_StatusTypeDef status = HAL_OK;
 8000da0:	2000      	movs	r0, #0
      break;
 8000da2:	e7e5      	b.n	8000d70 <HAL_DMA_RegisterCallback+0x1c>
      hdma->XferAbortCallback = pCallback;
 8000da4:	651a      	str	r2, [r3, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8000da6:	2000      	movs	r0, #0
      break;
 8000da8:	e7e2      	b.n	8000d70 <HAL_DMA_RegisterCallback+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 8000daa:	2000      	movs	r0, #0
 8000dac:	e7e0      	b.n	8000d70 <HAL_DMA_RegisterCallback+0x1c>
  __HAL_LOCK(hdma);
 8000dae:	2002      	movs	r0, #2
}
 8000db0:	4770      	bx	lr

08000db2 <HAL_DMA_UnRegisterCallback>:
{
 8000db2:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 8000db4:	f890 2034 	ldrb.w	r2, [r0, #52]	; 0x34
 8000db8:	2a01      	cmp	r2, #1
 8000dba:	d030      	beq.n	8000e1e <HAL_DMA_UnRegisterCallback+0x6c>
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8000dc2:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8000dc6:	b2d2      	uxtb	r2, r2
 8000dc8:	2a01      	cmp	r2, #1
 8000dca:	d004      	beq.n	8000dd6 <HAL_DMA_UnRegisterCallback+0x24>
    status = HAL_ERROR;
 8000dcc:	2001      	movs	r0, #1
  __HAL_UNLOCK(hdma);
 8000dce:	2200      	movs	r2, #0
 8000dd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  return status;
 8000dd4:	4770      	bx	lr
    switch (CallbackID)
 8000dd6:	2906      	cmp	r1, #6
 8000dd8:	d81f      	bhi.n	8000e1a <HAL_DMA_UnRegisterCallback+0x68>
 8000dda:	e8df f001 	tbb	[pc, r1]
 8000dde:	0704      	.short	0x0704
 8000de0:	13100d0a 	.word	0x13100d0a
 8000de4:	16          	.byte	0x16
 8000de5:	00          	.byte	0x00
      hdma->XferCpltCallback = NULL;
 8000de6:	2000      	movs	r0, #0
 8000de8:	63d8      	str	r0, [r3, #60]	; 0x3c
      break;
 8000dea:	e7f0      	b.n	8000dce <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferHalfCpltCallback = NULL;
 8000dec:	2000      	movs	r0, #0
 8000dee:	6418      	str	r0, [r3, #64]	; 0x40
      break;
 8000df0:	e7ed      	b.n	8000dce <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferM1CpltCallback = NULL;
 8000df2:	2000      	movs	r0, #0
 8000df4:	6458      	str	r0, [r3, #68]	; 0x44
      break;
 8000df6:	e7ea      	b.n	8000dce <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferM1HalfCpltCallback = NULL;
 8000df8:	2000      	movs	r0, #0
 8000dfa:	6498      	str	r0, [r3, #72]	; 0x48
      break;
 8000dfc:	e7e7      	b.n	8000dce <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferErrorCallback = NULL;
 8000dfe:	2000      	movs	r0, #0
 8000e00:	64d8      	str	r0, [r3, #76]	; 0x4c
      break;
 8000e02:	e7e4      	b.n	8000dce <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferAbortCallback = NULL;
 8000e04:	2000      	movs	r0, #0
 8000e06:	6518      	str	r0, [r3, #80]	; 0x50
      break; 
 8000e08:	e7e1      	b.n	8000dce <HAL_DMA_UnRegisterCallback+0x1c>
      hdma->XferCpltCallback = NULL;
 8000e0a:	2000      	movs	r0, #0
 8000e0c:	63d8      	str	r0, [r3, #60]	; 0x3c
      hdma->XferHalfCpltCallback = NULL;
 8000e0e:	6418      	str	r0, [r3, #64]	; 0x40
      hdma->XferM1CpltCallback = NULL;
 8000e10:	6458      	str	r0, [r3, #68]	; 0x44
      hdma->XferM1HalfCpltCallback = NULL;
 8000e12:	6498      	str	r0, [r3, #72]	; 0x48
      hdma->XferErrorCallback = NULL;
 8000e14:	64d8      	str	r0, [r3, #76]	; 0x4c
      hdma->XferAbortCallback = NULL;
 8000e16:	6518      	str	r0, [r3, #80]	; 0x50
      break; 
 8000e18:	e7d9      	b.n	8000dce <HAL_DMA_UnRegisterCallback+0x1c>
      status = HAL_ERROR;
 8000e1a:	2001      	movs	r0, #1
 8000e1c:	e7d7      	b.n	8000dce <HAL_DMA_UnRegisterCallback+0x1c>
  __HAL_LOCK(hdma);
 8000e1e:	2002      	movs	r0, #2
}
 8000e20:	4770      	bx	lr

08000e22 <HAL_DMA_GetState>:
  return hdma->State;
 8000e22:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 8000e26:	4770      	bx	lr

08000e28 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8000e28:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8000e2a:	4770      	bx	lr

08000e2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e2e:	b083      	sub	sp, #12
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e30:	2400      	movs	r4, #0
 8000e32:	e04b      	b.n	8000ecc <HAL_GPIO_Init+0xa0>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e34:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 8000e38:	f10e 0e08 	add.w	lr, lr, #8
 8000e3c:	f850 202e 	ldr.w	r2, [r0, lr, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e40:	f004 0607 	and.w	r6, r4, #7
 8000e44:	00b6      	lsls	r6, r6, #2
 8000e46:	270f      	movs	r7, #15
 8000e48:	40b7      	lsls	r7, r6
 8000e4a:	ea22 0207 	bic.w	r2, r2, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e4e:	690f      	ldr	r7, [r1, #16]
 8000e50:	fa07 f606 	lsl.w	r6, r7, r6
 8000e54:	4332      	orrs	r2, r6
        GPIOx->AFR[position >> 3U] = temp;
 8000e56:	f840 202e 	str.w	r2, [r0, lr, lsl #2]
 8000e5a:	e046      	b.n	8000eea <HAL_GPIO_Init+0xbe>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e5c:	2607      	movs	r6, #7
 8000e5e:	e000      	b.n	8000e62 <HAL_GPIO_Init+0x36>
 8000e60:	2600      	movs	r6, #0
 8000e62:	fa06 f60e 	lsl.w	r6, r6, lr
 8000e66:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e68:	3302      	adds	r3, #2
 8000e6a:	4e5e      	ldr	r6, [pc, #376]	; (8000fe4 <HAL_GPIO_Init+0x1b8>)
 8000e6c:	f846 2023 	str.w	r2, [r6, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e70:	4b5d      	ldr	r3, [pc, #372]	; (8000fe8 <HAL_GPIO_Init+0x1bc>)
 8000e72:	681a      	ldr	r2, [r3, #0]
        temp &= ~((uint32_t)iocurrent);
 8000e74:	43eb      	mvns	r3, r5
 8000e76:	ea02 0603 	and.w	r6, r2, r3
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e7a:	684f      	ldr	r7, [r1, #4]
 8000e7c:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8000e80:	d001      	beq.n	8000e86 <HAL_GPIO_Init+0x5a>
        {
          temp |= iocurrent;
 8000e82:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->IMR = temp;
 8000e86:	4a58      	ldr	r2, [pc, #352]	; (8000fe8 <HAL_GPIO_Init+0x1bc>)
 8000e88:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8000e8a:	6852      	ldr	r2, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 8000e8c:	ea03 0602 	and.w	r6, r3, r2
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e90:	684f      	ldr	r7, [r1, #4]
 8000e92:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8000e96:	d001      	beq.n	8000e9c <HAL_GPIO_Init+0x70>
        {
          temp |= iocurrent;
 8000e98:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->EMR = temp;
 8000e9c:	4a52      	ldr	r2, [pc, #328]	; (8000fe8 <HAL_GPIO_Init+0x1bc>)
 8000e9e:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ea0:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000ea2:	ea03 0602 	and.w	r6, r3, r2
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ea6:	684f      	ldr	r7, [r1, #4]
 8000ea8:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8000eac:	d001      	beq.n	8000eb2 <HAL_GPIO_Init+0x86>
        {
          temp |= iocurrent;
 8000eae:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->RTSR = temp;
 8000eb2:	4a4d      	ldr	r2, [pc, #308]	; (8000fe8 <HAL_GPIO_Init+0x1bc>)
 8000eb4:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8000eb6:	68d2      	ldr	r2, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 8000eb8:	4013      	ands	r3, r2
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000eba:	684e      	ldr	r6, [r1, #4]
 8000ebc:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8000ec0:	d001      	beq.n	8000ec6 <HAL_GPIO_Init+0x9a>
        {
          temp |= iocurrent;
 8000ec2:	ea45 0302 	orr.w	r3, r5, r2
        }
        EXTI->FTSR = temp;
 8000ec6:	4a48      	ldr	r2, [pc, #288]	; (8000fe8 <HAL_GPIO_Init+0x1bc>)
 8000ec8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000eca:	3401      	adds	r4, #1
 8000ecc:	2c0f      	cmp	r4, #15
 8000ece:	f200 8086 	bhi.w	8000fde <HAL_GPIO_Init+0x1b2>
    ioposition = 0x01U << position;
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	40a3      	lsls	r3, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ed6:	680a      	ldr	r2, [r1, #0]
 8000ed8:	ea03 0502 	and.w	r5, r3, r2
    if(iocurrent == ioposition)
 8000edc:	42ab      	cmp	r3, r5
 8000ede:	d1f4      	bne.n	8000eca <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ee0:	684a      	ldr	r2, [r1, #4]
 8000ee2:	2a02      	cmp	r2, #2
 8000ee4:	d0a6      	beq.n	8000e34 <HAL_GPIO_Init+0x8>
 8000ee6:	2a12      	cmp	r2, #18
 8000ee8:	d0a4      	beq.n	8000e34 <HAL_GPIO_Init+0x8>
      temp = GPIOx->MODER;
 8000eea:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000eec:	ea4f 0e44 	mov.w	lr, r4, lsl #1
 8000ef0:	2203      	movs	r2, #3
 8000ef2:	fa02 f20e 	lsl.w	r2, r2, lr
 8000ef6:	43d2      	mvns	r2, r2
 8000ef8:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000efa:	684f      	ldr	r7, [r1, #4]
 8000efc:	f007 0703 	and.w	r7, r7, #3
 8000f00:	fa07 f70e 	lsl.w	r7, r7, lr
 8000f04:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8000f06:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f08:	684e      	ldr	r6, [r1, #4]
 8000f0a:	1e77      	subs	r7, r6, #1
 8000f0c:	2f01      	cmp	r7, #1
 8000f0e:	d903      	bls.n	8000f18 <HAL_GPIO_Init+0xec>
 8000f10:	2e11      	cmp	r6, #17
 8000f12:	d001      	beq.n	8000f18 <HAL_GPIO_Init+0xec>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f14:	2e12      	cmp	r6, #18
 8000f16:	d10f      	bne.n	8000f38 <HAL_GPIO_Init+0x10c>
        temp = GPIOx->OSPEEDR; 
 8000f18:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f1a:	4016      	ands	r6, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f1c:	68cf      	ldr	r7, [r1, #12]
 8000f1e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000f22:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8000f24:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000f26:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f28:	ea26 0303 	bic.w	r3, r6, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000f2c:	684e      	ldr	r6, [r1, #4]
 8000f2e:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8000f32:	40a6      	lsls	r6, r4
 8000f34:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 8000f36:	6043      	str	r3, [r0, #4]
      temp = GPIOx->PUPDR;
 8000f38:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f3a:	401a      	ands	r2, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f3c:	688b      	ldr	r3, [r1, #8]
 8000f3e:	fa03 f30e 	lsl.w	r3, r3, lr
 8000f42:	431a      	orrs	r2, r3
      GPIOx->PUPDR = temp;
 8000f44:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f46:	684b      	ldr	r3, [r1, #4]
 8000f48:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000f4c:	d0bd      	beq.n	8000eca <HAL_GPIO_Init+0x9e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	9301      	str	r3, [sp, #4]
 8000f52:	4b26      	ldr	r3, [pc, #152]	; (8000fec <HAL_GPIO_Init+0x1c0>)
 8000f54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000f56:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000f5a:	645a      	str	r2, [r3, #68]	; 0x44
 8000f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f62:	9301      	str	r3, [sp, #4]
 8000f64:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000f66:	08a3      	lsrs	r3, r4, #2
 8000f68:	1c9e      	adds	r6, r3, #2
 8000f6a:	4a1e      	ldr	r2, [pc, #120]	; (8000fe4 <HAL_GPIO_Init+0x1b8>)
 8000f6c:	f852 2026 	ldr.w	r2, [r2, r6, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f70:	f004 0603 	and.w	r6, r4, #3
 8000f74:	ea4f 0e86 	mov.w	lr, r6, lsl #2
 8000f78:	260f      	movs	r6, #15
 8000f7a:	fa06 f60e 	lsl.w	r6, r6, lr
 8000f7e:	ea22 0206 	bic.w	r2, r2, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f82:	4f1b      	ldr	r7, [pc, #108]	; (8000ff0 <HAL_GPIO_Init+0x1c4>)
 8000f84:	42b8      	cmp	r0, r7
 8000f86:	f43f af6b 	beq.w	8000e60 <HAL_GPIO_Init+0x34>
 8000f8a:	4e1a      	ldr	r6, [pc, #104]	; (8000ff4 <HAL_GPIO_Init+0x1c8>)
 8000f8c:	42b0      	cmp	r0, r6
 8000f8e:	d01a      	beq.n	8000fc6 <HAL_GPIO_Init+0x19a>
 8000f90:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000f94:	42b0      	cmp	r0, r6
 8000f96:	d018      	beq.n	8000fca <HAL_GPIO_Init+0x19e>
 8000f98:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000f9c:	42b0      	cmp	r0, r6
 8000f9e:	d016      	beq.n	8000fce <HAL_GPIO_Init+0x1a2>
 8000fa0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000fa4:	42b0      	cmp	r0, r6
 8000fa6:	d014      	beq.n	8000fd2 <HAL_GPIO_Init+0x1a6>
 8000fa8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000fac:	42b0      	cmp	r0, r6
 8000fae:	d012      	beq.n	8000fd6 <HAL_GPIO_Init+0x1aa>
 8000fb0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000fb4:	42b0      	cmp	r0, r6
 8000fb6:	d010      	beq.n	8000fda <HAL_GPIO_Init+0x1ae>
 8000fb8:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000fbc:	42b0      	cmp	r0, r6
 8000fbe:	f43f af4d 	beq.w	8000e5c <HAL_GPIO_Init+0x30>
 8000fc2:	2608      	movs	r6, #8
 8000fc4:	e74d      	b.n	8000e62 <HAL_GPIO_Init+0x36>
 8000fc6:	2601      	movs	r6, #1
 8000fc8:	e74b      	b.n	8000e62 <HAL_GPIO_Init+0x36>
 8000fca:	2602      	movs	r6, #2
 8000fcc:	e749      	b.n	8000e62 <HAL_GPIO_Init+0x36>
 8000fce:	2603      	movs	r6, #3
 8000fd0:	e747      	b.n	8000e62 <HAL_GPIO_Init+0x36>
 8000fd2:	2604      	movs	r6, #4
 8000fd4:	e745      	b.n	8000e62 <HAL_GPIO_Init+0x36>
 8000fd6:	2605      	movs	r6, #5
 8000fd8:	e743      	b.n	8000e62 <HAL_GPIO_Init+0x36>
 8000fda:	2606      	movs	r6, #6
 8000fdc:	e741      	b.n	8000e62 <HAL_GPIO_Init+0x36>
      }
    }
  }
}
 8000fde:	b003      	add	sp, #12
 8000fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40013800 	.word	0x40013800
 8000fe8:	40013c00 	.word	0x40013c00
 8000fec:	40023800 	.word	0x40023800
 8000ff0:	40020000 	.word	0x40020000
 8000ff4:	40020400 	.word	0x40020400

08000ff8 <HAL_GPIO_DeInit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	2b0f      	cmp	r3, #15
 8000ffc:	f200 8087 	bhi.w	800110e <HAL_GPIO_DeInit+0x116>
{
 8001000:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001002:	e029      	b.n	8001058 <HAL_GPIO_DeInit+0x60>
    if(iocurrent == ioposition)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FU << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001004:	2707      	movs	r7, #7
 8001006:	e000      	b.n	800100a <HAL_GPIO_DeInit+0x12>
 8001008:	2700      	movs	r7, #0
 800100a:	fa07 f505 	lsl.w	r5, r7, r5
 800100e:	42ae      	cmp	r6, r5
 8001010:	d064      	beq.n	80010dc <HAL_GPIO_DeInit+0xe4>
        EXTI->FTSR &= ~((uint32_t)iocurrent);
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001012:	6805      	ldr	r5, [r0, #0]
 8001014:	005e      	lsls	r6, r3, #1
 8001016:	2403      	movs	r4, #3
 8001018:	40b4      	lsls	r4, r6
 800101a:	43e4      	mvns	r4, r4
 800101c:	4025      	ands	r5, r4
 800101e:	6005      	str	r5, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001020:	08dd      	lsrs	r5, r3, #3
 8001022:	3508      	adds	r5, #8
 8001024:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 8001028:	f003 0707 	and.w	r7, r3, #7
 800102c:	ea4f 0e87 	mov.w	lr, r7, lsl #2
 8001030:	270f      	movs	r7, #15
 8001032:	fa07 f70e 	lsl.w	r7, r7, lr
 8001036:	ea26 0607 	bic.w	r6, r6, r7
 800103a:	f840 6025 	str.w	r6, [r0, r5, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800103e:	6885      	ldr	r5, [r0, #8]
 8001040:	4025      	ands	r5, r4
 8001042:	6085      	str	r5, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001044:	6845      	ldr	r5, [r0, #4]
 8001046:	ea25 0202 	bic.w	r2, r5, r2
 800104a:	6042      	str	r2, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800104c:	68c2      	ldr	r2, [r0, #12]
 800104e:	4014      	ands	r4, r2
 8001050:	60c4      	str	r4, [r0, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001052:	3301      	adds	r3, #1
 8001054:	2b0f      	cmp	r3, #15
 8001056:	d859      	bhi.n	800110c <HAL_GPIO_DeInit+0x114>
    ioposition = 0x01U << position;
 8001058:	2201      	movs	r2, #1
 800105a:	409a      	lsls	r2, r3
    iocurrent = (GPIO_Pin) & ioposition;
 800105c:	ea02 0401 	and.w	r4, r2, r1
    if(iocurrent == ioposition)
 8001060:	42a2      	cmp	r2, r4
 8001062:	d1f6      	bne.n	8001052 <HAL_GPIO_DeInit+0x5a>
      tmp = SYSCFG->EXTICR[position >> 2U];
 8001064:	ea4f 0e93 	mov.w	lr, r3, lsr #2
 8001068:	f10e 0602 	add.w	r6, lr, #2
 800106c:	4d28      	ldr	r5, [pc, #160]	; (8001110 <HAL_GPIO_DeInit+0x118>)
 800106e:	f855 6026 	ldr.w	r6, [r5, r6, lsl #2]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8001072:	f003 0503 	and.w	r5, r3, #3
 8001076:	00ad      	lsls	r5, r5, #2
 8001078:	270f      	movs	r7, #15
 800107a:	fa07 fc05 	lsl.w	ip, r7, r5
 800107e:	ea06 060c 	and.w	r6, r6, ip
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001082:	4f24      	ldr	r7, [pc, #144]	; (8001114 <HAL_GPIO_DeInit+0x11c>)
 8001084:	42b8      	cmp	r0, r7
 8001086:	d0bf      	beq.n	8001008 <HAL_GPIO_DeInit+0x10>
 8001088:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800108c:	42b8      	cmp	r0, r7
 800108e:	d019      	beq.n	80010c4 <HAL_GPIO_DeInit+0xcc>
 8001090:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001094:	42b8      	cmp	r0, r7
 8001096:	d017      	beq.n	80010c8 <HAL_GPIO_DeInit+0xd0>
 8001098:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800109c:	42b8      	cmp	r0, r7
 800109e:	d015      	beq.n	80010cc <HAL_GPIO_DeInit+0xd4>
 80010a0:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80010a4:	42b8      	cmp	r0, r7
 80010a6:	d013      	beq.n	80010d0 <HAL_GPIO_DeInit+0xd8>
 80010a8:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80010ac:	42b8      	cmp	r0, r7
 80010ae:	d011      	beq.n	80010d4 <HAL_GPIO_DeInit+0xdc>
 80010b0:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80010b4:	42b8      	cmp	r0, r7
 80010b6:	d00f      	beq.n	80010d8 <HAL_GPIO_DeInit+0xe0>
 80010b8:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80010bc:	42b8      	cmp	r0, r7
 80010be:	d0a1      	beq.n	8001004 <HAL_GPIO_DeInit+0xc>
 80010c0:	2708      	movs	r7, #8
 80010c2:	e7a2      	b.n	800100a <HAL_GPIO_DeInit+0x12>
 80010c4:	2701      	movs	r7, #1
 80010c6:	e7a0      	b.n	800100a <HAL_GPIO_DeInit+0x12>
 80010c8:	2702      	movs	r7, #2
 80010ca:	e79e      	b.n	800100a <HAL_GPIO_DeInit+0x12>
 80010cc:	2703      	movs	r7, #3
 80010ce:	e79c      	b.n	800100a <HAL_GPIO_DeInit+0x12>
 80010d0:	2704      	movs	r7, #4
 80010d2:	e79a      	b.n	800100a <HAL_GPIO_DeInit+0x12>
 80010d4:	2705      	movs	r7, #5
 80010d6:	e798      	b.n	800100a <HAL_GPIO_DeInit+0x12>
 80010d8:	2706      	movs	r7, #6
 80010da:	e796      	b.n	800100a <HAL_GPIO_DeInit+0x12>
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80010dc:	4e0c      	ldr	r6, [pc, #48]	; (8001110 <HAL_GPIO_DeInit+0x118>)
 80010de:	f10e 0502 	add.w	r5, lr, #2
 80010e2:	f856 7025 	ldr.w	r7, [r6, r5, lsl #2]
 80010e6:	ea27 070c 	bic.w	r7, r7, ip
 80010ea:	f846 7025 	str.w	r7, [r6, r5, lsl #2]
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80010ee:	4d0a      	ldr	r5, [pc, #40]	; (8001118 <HAL_GPIO_DeInit+0x120>)
 80010f0:	682e      	ldr	r6, [r5, #0]
 80010f2:	43e4      	mvns	r4, r4
 80010f4:	4026      	ands	r6, r4
 80010f6:	602e      	str	r6, [r5, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80010f8:	686e      	ldr	r6, [r5, #4]
 80010fa:	4026      	ands	r6, r4
 80010fc:	606e      	str	r6, [r5, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80010fe:	68ae      	ldr	r6, [r5, #8]
 8001100:	4026      	ands	r6, r4
 8001102:	60ae      	str	r6, [r5, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001104:	68ee      	ldr	r6, [r5, #12]
 8001106:	4034      	ands	r4, r6
 8001108:	60ec      	str	r4, [r5, #12]
 800110a:	e782      	b.n	8001012 <HAL_GPIO_DeInit+0x1a>
    }
  }
}
 800110c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800110e:	4770      	bx	lr
 8001110:	40013800 	.word	0x40013800
 8001114:	40020000 	.word	0x40020000
 8001118:	40013c00 	.word	0x40013c00

0800111c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800111c:	6903      	ldr	r3, [r0, #16]
 800111e:	4219      	tst	r1, r3
 8001120:	d101      	bne.n	8001126 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001122:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8001124:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 8001126:	2001      	movs	r0, #1
 8001128:	4770      	bx	lr

0800112a <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800112a:	b912      	cbnz	r2, 8001132 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800112c:	0409      	lsls	r1, r1, #16
 800112e:	6181      	str	r1, [r0, #24]
 8001130:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8001132:	6181      	str	r1, [r0, #24]
 8001134:	4770      	bx	lr

08001136 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001136:	6943      	ldr	r3, [r0, #20]
 8001138:	ea31 0303 	bics.w	r3, r1, r3
 800113c:	d001      	beq.n	8001142 <HAL_GPIO_TogglePin+0xc>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 800113e:	6181      	str	r1, [r0, #24]
 8001140:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001142:	0409      	lsls	r1, r1, #16
 8001144:	6181      	str	r1, [r0, #24]
 8001146:	4770      	bx	lr

08001148 <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin specifies the port bit to be locked.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001148:	b082      	sub	sp, #8
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 800114a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800114e:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  tmp |= GPIO_Pin;
 8001150:	9b01      	ldr	r3, [sp, #4]
 8001152:	430b      	orrs	r3, r1
 8001154:	9301      	str	r3, [sp, #4]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8001156:	9b01      	ldr	r3, [sp, #4]
 8001158:	61c3      	str	r3, [r0, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 800115a:	61c1      	str	r1, [r0, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 800115c:	9b01      	ldr	r3, [sp, #4]
 800115e:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8001160:	69c3      	ldr	r3, [r0, #28]
 8001162:	9301      	str	r3, [sp, #4]

 if((GPIOx->LCKR & GPIO_LCKR_LCKK) != RESET)
 8001164:	69c3      	ldr	r3, [r0, #28]
 8001166:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800116a:	d102      	bne.n	8001172 <HAL_GPIO_LockPin+0x2a>
  {
    return HAL_OK;
  }
  else
  {
    return HAL_ERROR;
 800116c:	2001      	movs	r0, #1
  }
}
 800116e:	b002      	add	sp, #8
 8001170:	4770      	bx	lr
    return HAL_OK;
 8001172:	2000      	movs	r0, #0
 8001174:	e7fb      	b.n	800116e <HAL_GPIO_LockPin+0x26>

08001176 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001176:	4770      	bx	lr

08001178 <HAL_GPIO_EXTI_IRQHandler>:
{
 8001178:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800117a:	4b05      	ldr	r3, [pc, #20]	; (8001190 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800117c:	695b      	ldr	r3, [r3, #20]
 800117e:	4203      	tst	r3, r0
 8001180:	d100      	bne.n	8001184 <HAL_GPIO_EXTI_IRQHandler+0xc>
 8001182:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001184:	4b02      	ldr	r3, [pc, #8]	; (8001190 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8001186:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001188:	f7ff fff5 	bl	8001176 <HAL_GPIO_EXTI_Callback>
}
 800118c:	e7f9      	b.n	8001182 <HAL_GPIO_EXTI_IRQHandler+0xa>
 800118e:	bf00      	nop
 8001190:	40013c00 	.word	0x40013c00

08001194 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001196:	6806      	ldr	r6, [r0, #0]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8001198:	6a34      	ldr	r4, [r6, #32]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 800119a:	f004 070f 	and.w	r7, r4, #15
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800119e:	f3c4 4343 	ubfx	r3, r4, #17, #4
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80011a2:	f3c4 140a 	ubfx	r4, r4, #4, #11

  switch (pktsts)
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d12e      	bne.n	8001208 <HCD_RXQLVL_IRQHandler+0x74>
  {
    case GRXSTS_PKTSTS_IN:
      /* Read the data into the host buffer. */
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80011aa:	b36c      	cbz	r4, 8001208 <HCD_RXQLVL_IRQHandler+0x74>
 80011ac:	eb07 0287 	add.w	r2, r7, r7, lsl #2
 80011b0:	00d3      	lsls	r3, r2, #3
 80011b2:	4403      	add	r3, r0
 80011b4:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80011b6:	b339      	cbz	r1, 8001208 <HCD_RXQLVL_IRQHandler+0x74>
 80011b8:	4605      	mov	r5, r0
      {
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 80011ba:	4622      	mov	r2, r4
 80011bc:	4630      	mov	r0, r6
 80011be:	f003 fbe9 	bl	8004994 <USB_ReadPacket>

        /*manage multiple Xfer */
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 80011c2:	00ba      	lsls	r2, r7, #2
 80011c4:	443a      	add	r2, r7
 80011c6:	00d3      	lsls	r3, r2, #3
 80011c8:	442b      	add	r3, r5
 80011ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80011cc:	4422      	add	r2, r4
 80011ce:	645a      	str	r2, [r3, #68]	; 0x44
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 80011d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80011d2:	4422      	add	r2, r4
 80011d4:	64da      	str	r2, [r3, #76]	; 0x4c

        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 80011d6:	eb06 1347 	add.w	r3, r6, r7, lsl #5
 80011da:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
 80011de:	4a0b      	ldr	r2, [pc, #44]	; (800120c <HCD_RXQLVL_IRQHandler+0x78>)
 80011e0:	400a      	ands	r2, r1
 80011e2:	b18a      	cbz	r2, 8001208 <HCD_RXQLVL_IRQHandler+0x74>
        {
          /* re-activate the channel when more packets are expected */
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 80011e4:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80011e8:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80011ec:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 80011f0:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
          hhcd->hc[ch_num].toggle_in ^= 1U;
 80011f4:	00bb      	lsls	r3, r7, #2
 80011f6:	19d9      	adds	r1, r3, r7
 80011f8:	00ca      	lsls	r2, r1, #3
 80011fa:	442a      	add	r2, r5
 80011fc:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
 8001200:	f083 0301 	eor.w	r3, r3, #1
 8001204:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
 8001208:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800120a:	bf00      	nop
 800120c:	1ff80000 	.word	0x1ff80000

08001210 <HAL_HCD_HC_Init>:
{
 8001210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001212:	b085      	sub	sp, #20
 8001214:	f89d 5028 	ldrb.w	r5, [sp, #40]	; 0x28
 8001218:	f89d 602c 	ldrb.w	r6, [sp, #44]	; 0x2c
 800121c:	f8bd 7030 	ldrh.w	r7, [sp, #48]	; 0x30
  __HAL_LOCK(hhcd);
 8001220:	f890 42b8 	ldrb.w	r4, [r0, #696]	; 0x2b8
 8001224:	2c01      	cmp	r4, #1
 8001226:	d041      	beq.n	80012ac <HAL_HCD_HC_Init+0x9c>
 8001228:	2401      	movs	r4, #1
 800122a:	f880 42b8 	strb.w	r4, [r0, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 800122e:	ea4f 0e81 	mov.w	lr, r1, lsl #2
 8001232:	448e      	add	lr, r1
 8001234:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 8001238:	4404      	add	r4, r0
 800123a:	f04f 0e00 	mov.w	lr, #0
 800123e:	f884 e03d 	strb.w	lr, [r4, #61]	; 0x3d
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001242:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  hhcd->hc[ch_num].max_packet = mps;
 8001246:	f8a4 7040 	strh.w	r7, [r4, #64]	; 0x40
  hhcd->hc[ch_num].ch_num = ch_num;
 800124a:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  hhcd->hc[ch_num].ep_type = ep_type;
 800124e:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001252:	f002 0e7f 	and.w	lr, r2, #127	; 0x7f
 8001256:	f884 e03a 	strb.w	lr, [r4, #58]	; 0x3a
  if ((epnum & 0x80U) == 0x80U)
 800125a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800125e:	d11b      	bne.n	8001298 <HAL_HCD_HC_Init+0x88>
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001260:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
 8001264:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 8001268:	4404      	add	r4, r0
 800126a:	f04f 0e00 	mov.w	lr, #0
 800126e:	f884 e03b 	strb.w	lr, [r4, #59]	; 0x3b
 8001272:	4604      	mov	r4, r0
  hhcd->hc[ch_num].speed = speed;
 8001274:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
 8001278:	ea4f 00ce 	mov.w	r0, lr, lsl #3
 800127c:	4420      	add	r0, r4
 800127e:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  status =  USB_HC_Init(hhcd->Instance,
 8001282:	9702      	str	r7, [sp, #8]
 8001284:	9601      	str	r6, [sp, #4]
 8001286:	9500      	str	r5, [sp, #0]
 8001288:	6820      	ldr	r0, [r4, #0]
 800128a:	f003 fdaf 	bl	8004dec <USB_HC_Init>
  __HAL_UNLOCK(hhcd);
 800128e:	2300      	movs	r3, #0
 8001290:	f884 32b8 	strb.w	r3, [r4, #696]	; 0x2b8
}
 8001294:	b005      	add	sp, #20
 8001296:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001298:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
 800129c:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 80012a0:	4404      	add	r4, r0
 80012a2:	f04f 0e01 	mov.w	lr, #1
 80012a6:	f884 e03b 	strb.w	lr, [r4, #59]	; 0x3b
 80012aa:	e7e2      	b.n	8001272 <HAL_HCD_HC_Init+0x62>
  __HAL_LOCK(hhcd);
 80012ac:	2002      	movs	r0, #2
 80012ae:	e7f1      	b.n	8001294 <HAL_HCD_HC_Init+0x84>

080012b0 <HAL_HCD_HC_Halt>:
  __HAL_LOCK(hhcd);
 80012b0:	f890 32b8 	ldrb.w	r3, [r0, #696]	; 0x2b8
 80012b4:	2b01      	cmp	r3, #1
 80012b6:	d101      	bne.n	80012bc <HAL_HCD_HC_Halt+0xc>
 80012b8:	2002      	movs	r0, #2
 80012ba:	4770      	bx	lr
{
 80012bc:	b510      	push	{r4, lr}
 80012be:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 80012c0:	2301      	movs	r3, #1
 80012c2:	f880 32b8 	strb.w	r3, [r0, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80012c6:	6800      	ldr	r0, [r0, #0]
 80012c8:	f003 fe17 	bl	8004efa <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80012cc:	2000      	movs	r0, #0
 80012ce:	f884 02b8 	strb.w	r0, [r4, #696]	; 0x2b8
  return status;
 80012d2:	bd10      	pop	{r4, pc}
{
 80012d4:	4770      	bx	lr

080012d6 <HAL_HCD_Init>:
  if (hhcd == NULL)
 80012d6:	2800      	cmp	r0, #0
 80012d8:	d045      	beq.n	8001366 <HAL_HCD_Init+0x90>
{
 80012da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012dc:	b08b      	sub	sp, #44	; 0x2c
 80012de:	4606      	mov	r6, r0
  USBx = hhcd->Instance;
 80012e0:	6804      	ldr	r4, [r0, #0]
  if (hhcd->State == HAL_HCD_STATE_RESET)
 80012e2:	f890 32b9 	ldrb.w	r3, [r0, #697]	; 0x2b9
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d038      	beq.n	800135c <HAL_HCD_Init+0x86>
  hhcd->State = HAL_HCD_STATE_BUSY;
 80012ea:	2303      	movs	r3, #3
 80012ec:	f886 32b9 	strb.w	r3, [r6, #697]	; 0x2b9
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80012f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80012f2:	f413 7f80 	tst.w	r3, #256	; 0x100
 80012f6:	d101      	bne.n	80012fc <HAL_HCD_Init+0x26>
    hhcd->Init.dma_enable = 0U;
 80012f8:	2300      	movs	r3, #0
 80012fa:	6133      	str	r3, [r6, #16]
  __HAL_HCD_DISABLE(hhcd);
 80012fc:	6830      	ldr	r0, [r6, #0]
 80012fe:	f002 ff61 	bl	80041c4 <USB_DisableGlobalInt>
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8001302:	4634      	mov	r4, r6
 8001304:	f854 eb10 	ldr.w	lr, [r4], #16
 8001308:	466d      	mov	r5, sp
 800130a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800130c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800130e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001310:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001312:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001316:	e885 0003 	stmia.w	r5, {r0, r1}
 800131a:	1d37      	adds	r7, r6, #4
 800131c:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8001320:	4670      	mov	r0, lr
 8001322:	f002 fe8d 	bl	8004040 <USB_CoreInit>
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001326:	2101      	movs	r1, #1
 8001328:	6830      	ldr	r0, [r6, #0]
 800132a:	f002 ff51 	bl	80041d0 <USB_SetCurrentMode>
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 800132e:	4634      	mov	r4, r6
 8001330:	f854 eb10 	ldr.w	lr, [r4], #16
 8001334:	466d      	mov	r5, sp
 8001336:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001338:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800133a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800133c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800133e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001342:	e885 0003 	stmia.w	r5, {r0, r1}
 8001346:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800134a:	4670      	mov	r0, lr
 800134c:	f003 fcbf 	bl	8004cce <USB_HostInit>
  hhcd->State = HAL_HCD_STATE_READY;
 8001350:	2301      	movs	r3, #1
 8001352:	f886 32b9 	strb.w	r3, [r6, #697]	; 0x2b9
  return HAL_OK;
 8001356:	2000      	movs	r0, #0
}
 8001358:	b00b      	add	sp, #44	; 0x2c
 800135a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hhcd->Lock = HAL_UNLOCKED;
 800135c:	f880 32b8 	strb.w	r3, [r0, #696]	; 0x2b8
    HAL_HCD_MspInit(hhcd);
 8001360:	f005 fcb8 	bl	8006cd4 <HAL_HCD_MspInit>
 8001364:	e7c1      	b.n	80012ea <HAL_HCD_Init+0x14>
    return HAL_ERROR;
 8001366:	2001      	movs	r0, #1
 8001368:	4770      	bx	lr
{
 800136a:	4770      	bx	lr

0800136c <HAL_HCD_DeInit>:
  if (hhcd == NULL)
 800136c:	b168      	cbz	r0, 800138a <HAL_HCD_DeInit+0x1e>
{
 800136e:	b510      	push	{r4, lr}
 8001370:	4604      	mov	r4, r0
  hhcd->State = HAL_HCD_STATE_BUSY;
 8001372:	2303      	movs	r3, #3
 8001374:	f880 32b9 	strb.w	r3, [r0, #697]	; 0x2b9
  HAL_HCD_MspDeInit(hhcd);
 8001378:	f005 fcf8 	bl	8006d6c <HAL_HCD_MspDeInit>
  __HAL_HCD_DISABLE(hhcd);
 800137c:	6820      	ldr	r0, [r4, #0]
 800137e:	f002 ff21 	bl	80041c4 <USB_DisableGlobalInt>
  hhcd->State = HAL_HCD_STATE_RESET;
 8001382:	2000      	movs	r0, #0
 8001384:	f884 02b9 	strb.w	r0, [r4, #697]	; 0x2b9
  return HAL_OK;
 8001388:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800138a:	2001      	movs	r0, #1
 800138c:	4770      	bx	lr

0800138e <HAL_HCD_HC_SubmitRequest>:
{
 800138e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001390:	f89d 7018 	ldrb.w	r7, [sp, #24]
 8001394:	f8bd 6020 	ldrh.w	r6, [sp, #32]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001398:	008d      	lsls	r5, r1, #2
 800139a:	440d      	add	r5, r1
 800139c:	00ec      	lsls	r4, r5, #3
 800139e:	4404      	add	r4, r0
 80013a0:	f884 203b 	strb.w	r2, [r4, #59]	; 0x3b
  hhcd->hc[ch_num].ep_type  = ep_type;
 80013a4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  if (token == 0U)
 80013a8:	b96f      	cbnz	r7, 80013c6 <HAL_HCD_HC_SubmitRequest+0x38>
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80013aa:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 80013ae:	00ec      	lsls	r4, r5, #3
 80013b0:	4404      	add	r4, r0
 80013b2:	2503      	movs	r5, #3
 80013b4:	f884 5042 	strb.w	r5, [r4, #66]	; 0x42
  switch (ep_type)
 80013b8:	2b03      	cmp	r3, #3
 80013ba:	f200 8096 	bhi.w	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
 80013be:	e8df f003 	tbb	[pc, r3]
 80013c2:	8d0a      	.short	0x8d0a
 80013c4:	5e2f      	.short	0x5e2f
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80013c6:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 80013ca:	00ec      	lsls	r4, r5, #3
 80013cc:	4404      	add	r4, r0
 80013ce:	2502      	movs	r5, #2
 80013d0:	f884 5042 	strb.w	r5, [r4, #66]	; 0x42
 80013d4:	e7f0      	b.n	80013b8 <HAL_HCD_HC_SubmitRequest+0x2a>
      if ((token == 1U) && (direction == 0U)) /*send data */
 80013d6:	2f01      	cmp	r7, #1
 80013d8:	f040 8087 	bne.w	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
 80013dc:	2a00      	cmp	r2, #0
 80013de:	f040 8084 	bne.w	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
        if (length == 0U)
 80013e2:	b936      	cbnz	r6, 80013f2 <HAL_HCD_HC_SubmitRequest+0x64>
          hhcd->hc[ch_num].toggle_out = 1U;
 80013e4:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80013e8:	00d3      	lsls	r3, r2, #3
 80013ea:	4403      	add	r3, r0
 80013ec:	2201      	movs	r2, #1
 80013ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80013f2:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80013f6:	00d3      	lsls	r3, r2, #3
 80013f8:	4403      	add	r3, r0
 80013fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80013fe:	b93b      	cbnz	r3, 8001410 <HAL_HCD_HC_SubmitRequest+0x82>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001400:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001404:	00d3      	lsls	r3, r2, #3
 8001406:	4403      	add	r3, r0
 8001408:	2200      	movs	r2, #0
 800140a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800140e:	e06c      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001410:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001414:	00d3      	lsls	r3, r2, #3
 8001416:	4403      	add	r3, r0
 8001418:	2202      	movs	r2, #2
 800141a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800141e:	e064      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
      if (direction == 0U)
 8001420:	b9b2      	cbnz	r2, 8001450 <HAL_HCD_HC_SubmitRequest+0xc2>
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001422:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001426:	00d3      	lsls	r3, r2, #3
 8001428:	4403      	add	r3, r0
 800142a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800142e:	b93b      	cbnz	r3, 8001440 <HAL_HCD_HC_SubmitRequest+0xb2>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001430:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001434:	00d3      	lsls	r3, r2, #3
 8001436:	4403      	add	r3, r0
 8001438:	2200      	movs	r2, #0
 800143a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800143e:	e054      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001440:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001444:	00d3      	lsls	r3, r2, #3
 8001446:	4403      	add	r3, r0
 8001448:	2202      	movs	r2, #2
 800144a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800144e:	e04c      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001450:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001454:	00d3      	lsls	r3, r2, #3
 8001456:	4403      	add	r3, r0
 8001458:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800145c:	b93b      	cbnz	r3, 800146e <HAL_HCD_HC_SubmitRequest+0xe0>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800145e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001462:	00d3      	lsls	r3, r2, #3
 8001464:	4403      	add	r3, r0
 8001466:	2200      	movs	r2, #0
 8001468:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800146c:	e03d      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800146e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001472:	00d3      	lsls	r3, r2, #3
 8001474:	4403      	add	r3, r0
 8001476:	2202      	movs	r2, #2
 8001478:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800147c:	e035      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
      if (direction == 0U)
 800147e:	b9b2      	cbnz	r2, 80014ae <HAL_HCD_HC_SubmitRequest+0x120>
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001480:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001484:	00d3      	lsls	r3, r2, #3
 8001486:	4403      	add	r3, r0
 8001488:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800148c:	b93b      	cbnz	r3, 800149e <HAL_HCD_HC_SubmitRequest+0x110>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800148e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001492:	00d3      	lsls	r3, r2, #3
 8001494:	4403      	add	r3, r0
 8001496:	2200      	movs	r2, #0
 8001498:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800149c:	e025      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800149e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80014a2:	00d3      	lsls	r3, r2, #3
 80014a4:	4403      	add	r3, r0
 80014a6:	2202      	movs	r2, #2
 80014a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80014ac:	e01d      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80014ae:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80014b2:	00d3      	lsls	r3, r2, #3
 80014b4:	4403      	add	r3, r0
 80014b6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80014ba:	b93b      	cbnz	r3, 80014cc <HAL_HCD_HC_SubmitRequest+0x13e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80014bc:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80014c0:	00d3      	lsls	r3, r2, #3
 80014c2:	4403      	add	r3, r0
 80014c4:	2200      	movs	r2, #0
 80014c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80014ca:	e00e      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80014cc:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80014d0:	00d3      	lsls	r3, r2, #3
 80014d2:	4403      	add	r3, r0
 80014d4:	2202      	movs	r2, #2
 80014d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80014da:	e006      	b.n	80014ea <HAL_HCD_HC_SubmitRequest+0x15c>
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80014dc:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80014e0:	00d3      	lsls	r3, r2, #3
 80014e2:	4403      	add	r3, r0
 80014e4:	2200      	movs	r2, #0
 80014e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hhcd->hc[ch_num].xfer_buff = pbuff;
 80014ea:	008a      	lsls	r2, r1, #2
 80014ec:	1854      	adds	r4, r2, r1
 80014ee:	00e3      	lsls	r3, r4, #3
 80014f0:	4403      	add	r3, r0
 80014f2:	9c07      	ldr	r4, [sp, #28]
 80014f4:	645c      	str	r4, [r3, #68]	; 0x44
  hhcd->hc[ch_num].xfer_len  = length;
 80014f6:	649e      	str	r6, [r3, #72]	; 0x48
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80014f8:	2400      	movs	r4, #0
 80014fa:	f883 405c 	strb.w	r4, [r3, #92]	; 0x5c
  hhcd->hc[ch_num].xfer_count = 0U;
 80014fe:	64dc      	str	r4, [r3, #76]	; 0x4c
  hhcd->hc[ch_num].ch_num = ch_num;
 8001500:	f883 1039 	strb.w	r1, [r3, #57]	; 0x39
  hhcd->hc[ch_num].state = HC_IDLE;
 8001504:	f883 405d 	strb.w	r4, [r3, #93]	; 0x5d
  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001508:	4411      	add	r1, r2
 800150a:	00cb      	lsls	r3, r1, #3
 800150c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8001510:	7c02      	ldrb	r2, [r0, #16]
 8001512:	4401      	add	r1, r0
 8001514:	6800      	ldr	r0, [r0, #0]
 8001516:	f003 fd69 	bl	8004fec <USB_HC_StartXfer>
}
 800151a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
 800151c:	4770      	bx	lr
{
 800151e:	4770      	bx	lr
{
 8001520:	4770      	bx	lr
{
 8001522:	4770      	bx	lr
{
 8001524:	4770      	bx	lr

08001526 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001526:	b530      	push	{r4, r5, lr}
 8001528:	b083      	sub	sp, #12
 800152a:	4605      	mov	r5, r0
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800152c:	6804      	ldr	r4, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800152e:	f8d4 3440 	ldr.w	r3, [r4, #1088]	; 0x440
 8001532:	9301      	str	r3, [sp, #4]
  hprt0_dup = USBx_HPRT0;
 8001534:	f8d4 3440 	ldr.w	r3, [r4, #1088]	; 0x440
 8001538:	9300      	str	r3, [sp, #0]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800153a:	9b00      	ldr	r3, [sp, #0]
 800153c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8001540:	9300      	str	r3, [sp, #0]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8001542:	9b01      	ldr	r3, [sp, #4]
 8001544:	f013 0f02 	tst.w	r3, #2
 8001548:	d007      	beq.n	800155a <HCD_Port_IRQHandler+0x34>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800154a:	9b01      	ldr	r3, [sp, #4]
 800154c:	f013 0f01 	tst.w	r3, #1
 8001550:	d128      	bne.n	80015a4 <HCD_Port_IRQHandler+0x7e>
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8001552:	9b00      	ldr	r3, [sp, #0]
 8001554:	f043 0302 	orr.w	r3, r3, #2
 8001558:	9300      	str	r3, [sp, #0]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800155a:	9b01      	ldr	r3, [sp, #4]
 800155c:	f013 0f08 	tst.w	r3, #8
 8001560:	d013      	beq.n	800158a <HCD_Port_IRQHandler+0x64>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8001562:	9b00      	ldr	r3, [sp, #0]
 8001564:	f043 0308 	orr.w	r3, r3, #8
 8001568:	9300      	str	r3, [sp, #0]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800156a:	9b01      	ldr	r3, [sp, #4]
 800156c:	f013 0f04 	tst.w	r3, #4
 8001570:	d034      	beq.n	80015dc <HCD_Port_IRQHandler+0xb6>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8001572:	69ab      	ldr	r3, [r5, #24]
 8001574:	2b02      	cmp	r3, #2
 8001576:	d01c      	beq.n	80015b2 <HCD_Port_IRQHandler+0x8c>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8001578:	68eb      	ldr	r3, [r5, #12]
 800157a:	2b01      	cmp	r3, #1
 800157c:	d029      	beq.n	80015d2 <HCD_Port_IRQHandler+0xac>
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800157e:	4628      	mov	r0, r5
 8001580:	f005 fc1f 	bl	8006dc2 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8001584:	4628      	mov	r0, r5
 8001586:	f005 fc0f 	bl	8006da8 <HAL_HCD_Connect_Callback>
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800158a:	9b01      	ldr	r3, [sp, #4]
 800158c:	f013 0f20 	tst.w	r3, #32
 8001590:	d003      	beq.n	800159a <HCD_Port_IRQHandler+0x74>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8001592:	9b00      	ldr	r3, [sp, #0]
 8001594:	f043 0320 	orr.w	r3, r3, #32
 8001598:	9300      	str	r3, [sp, #0]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800159a:	9b00      	ldr	r3, [sp, #0]
 800159c:	f8c4 3440 	str.w	r3, [r4, #1088]	; 0x440
}
 80015a0:	b003      	add	sp, #12
 80015a2:	bd30      	pop	{r4, r5, pc}
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80015a4:	69a3      	ldr	r3, [r4, #24]
 80015a6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80015aa:	61a3      	str	r3, [r4, #24]
      HAL_HCD_Connect_Callback(hhcd);
 80015ac:	f005 fbfc 	bl	8006da8 <HAL_HCD_Connect_Callback>
 80015b0:	e7cf      	b.n	8001552 <HCD_Port_IRQHandler+0x2c>
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80015b2:	9b01      	ldr	r3, [sp, #4]
 80015b4:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80015b8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80015bc:	d004      	beq.n	80015c8 <HCD_Port_IRQHandler+0xa2>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80015be:	2101      	movs	r1, #1
 80015c0:	6828      	ldr	r0, [r5, #0]
 80015c2:	f003 fb23 	bl	8004c0c <USB_InitFSLSPClkSel>
 80015c6:	e7da      	b.n	800157e <HCD_Port_IRQHandler+0x58>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80015c8:	2102      	movs	r1, #2
 80015ca:	6828      	ldr	r0, [r5, #0]
 80015cc:	f003 fb1e 	bl	8004c0c <USB_InitFSLSPClkSel>
 80015d0:	e7d5      	b.n	800157e <HCD_Port_IRQHandler+0x58>
          USBx_HOST->HFIR = 60000U;
 80015d2:	f64e 2260 	movw	r2, #60000	; 0xea60
 80015d6:	f8c4 2404 	str.w	r2, [r4, #1028]	; 0x404
 80015da:	e7d0      	b.n	800157e <HCD_Port_IRQHandler+0x58>
      HAL_HCD_PortDisabled_Callback(hhcd);
 80015dc:	4628      	mov	r0, r5
 80015de:	f005 fbf6 	bl	8006dce <HAL_HCD_PortDisabled_Callback>
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80015e2:	f8d4 3440 	ldr.w	r3, [r4, #1088]	; 0x440
 80015e6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80015ea:	f8c4 3440 	str.w	r3, [r4, #1088]	; 0x440
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80015ee:	682a      	ldr	r2, [r5, #0]
 80015f0:	6993      	ldr	r3, [r2, #24]
 80015f2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80015f6:	6193      	str	r3, [r2, #24]
 80015f8:	e7c7      	b.n	800158a <HCD_Port_IRQHandler+0x64>
{
 80015fa:	4770      	bx	lr

080015fc <HCD_HC_IN_IRQHandler>:
{
 80015fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015fe:	4606      	mov	r6, r0
 8001600:	460d      	mov	r5, r1
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001602:	6807      	ldr	r7, [r0, #0]
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001604:	eb07 1741 	add.w	r7, r7, r1, lsl #5
 8001608:	f507 64a0 	add.w	r4, r7, #1280	; 0x500
 800160c:	68a3      	ldr	r3, [r4, #8]
 800160e:	f013 0f04 	tst.w	r3, #4
 8001612:	d03e      	beq.n	8001692 <HCD_HC_IN_IRQHandler+0x96>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001614:	2304      	movs	r3, #4
 8001616:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001618:	68e3      	ldr	r3, [r4, #12]
 800161a:	f043 0302 	orr.w	r3, r3, #2
 800161e:	60e3      	str	r3, [r4, #12]
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001620:	68a3      	ldr	r3, [r4, #8]
 8001622:	f413 7f00 	tst.w	r3, #512	; 0x200
 8001626:	d16a      	bne.n	80016fe <HCD_HC_IN_IRQHandler+0x102>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001628:	68a3      	ldr	r3, [r4, #8]
 800162a:	f013 0f01 	tst.w	r3, #1
 800162e:	f000 8087 	beq.w	8001740 <HCD_HC_IN_IRQHandler+0x144>
    if (hhcd->Init.dma_enable != 0U)
 8001632:	6933      	ldr	r3, [r6, #16]
 8001634:	b14b      	cbz	r3, 800164a <HCD_HC_IN_IRQHandler+0x4e>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8001636:	00aa      	lsls	r2, r5, #2
 8001638:	442a      	add	r2, r5
 800163a:	00d3      	lsls	r3, r2, #3
 800163c:	4433      	add	r3, r6
 800163e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001640:	6921      	ldr	r1, [r4, #16]
 8001642:	f3c1 0112 	ubfx	r1, r1, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8001646:	1a52      	subs	r2, r2, r1
 8001648:	64da      	str	r2, [r3, #76]	; 0x4c
    hhcd->hc[ch_num].state = HC_XFRC;
 800164a:	00aa      	lsls	r2, r5, #2
 800164c:	442a      	add	r2, r5
 800164e:	00d3      	lsls	r3, r2, #3
 8001650:	4433      	add	r3, r6
 8001652:	2201      	movs	r2, #1
 8001654:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001658:	2100      	movs	r1, #0
 800165a:	6599      	str	r1, [r3, #88]	; 0x58
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800165c:	60a2      	str	r2, [r4, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800165e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001662:	2b00      	cmp	r3, #0
 8001664:	d057      	beq.n	8001716 <HCD_HC_IN_IRQHandler+0x11a>
 8001666:	2b02      	cmp	r3, #2
 8001668:	d055      	beq.n	8001716 <HCD_HC_IN_IRQHandler+0x11a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800166a:	2b03      	cmp	r3, #3
 800166c:	d15d      	bne.n	800172a <HCD_HC_IN_IRQHandler+0x12e>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800166e:	f8d7 3500 	ldr.w	r3, [r7, #1280]	; 0x500
 8001672:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001676:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800167a:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 800167e:	00d3      	lsls	r3, r2, #3
 8001680:	4433      	add	r3, r6
 8001682:	2201      	movs	r2, #1
 8001684:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001688:	4629      	mov	r1, r5
 800168a:	4630      	mov	r0, r6
 800168c:	f005 fb98 	bl	8006dc0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8001690:	e04b      	b.n	800172a <HCD_HC_IN_IRQHandler+0x12e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001692:	68a3      	ldr	r3, [r4, #8]
 8001694:	f013 0f20 	tst.w	r3, #32
 8001698:	d002      	beq.n	80016a0 <HCD_HC_IN_IRQHandler+0xa4>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800169a:	2320      	movs	r3, #32
 800169c:	60a3      	str	r3, [r4, #8]
 800169e:	e7bf      	b.n	8001620 <HCD_HC_IN_IRQHandler+0x24>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80016a0:	68a3      	ldr	r3, [r4, #8]
 80016a2:	f013 0f08 	tst.w	r3, #8
 80016a6:	d117      	bne.n	80016d8 <HCD_HC_IN_IRQHandler+0xdc>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80016a8:	68a3      	ldr	r3, [r4, #8]
 80016aa:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80016ae:	d0b7      	beq.n	8001620 <HCD_HC_IN_IRQHandler+0x24>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80016b0:	68e3      	ldr	r3, [r4, #12]
 80016b2:	f043 0302 	orr.w	r3, r3, #2
 80016b6:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80016b8:	6800      	ldr	r0, [r0, #0]
 80016ba:	f003 fc1e 	bl	8004efa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80016be:	2310      	movs	r3, #16
 80016c0:	60a3      	str	r3, [r4, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80016c2:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 80016c6:	00d3      	lsls	r3, r2, #3
 80016c8:	4433      	add	r3, r6
 80016ca:	2208      	movs	r2, #8
 80016cc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80016d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016d4:	60a3      	str	r3, [r4, #8]
 80016d6:	e7a3      	b.n	8001620 <HCD_HC_IN_IRQHandler+0x24>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80016d8:	68e3      	ldr	r3, [r4, #12]
 80016da:	f043 0302 	orr.w	r3, r3, #2
 80016de:	60e3      	str	r3, [r4, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80016e0:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80016e4:	00d3      	lsls	r3, r2, #3
 80016e6:	4403      	add	r3, r0
 80016e8:	2205      	movs	r2, #5
 80016ea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80016ee:	2310      	movs	r3, #16
 80016f0:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80016f2:	2308      	movs	r3, #8
 80016f4:	60a3      	str	r3, [r4, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80016f6:	6800      	ldr	r0, [r0, #0]
 80016f8:	f003 fbff 	bl	8004efa <USB_HC_Halt>
 80016fc:	e790      	b.n	8001620 <HCD_HC_IN_IRQHandler+0x24>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80016fe:	68e3      	ldr	r3, [r4, #12]
 8001700:	f043 0302 	orr.w	r3, r3, #2
 8001704:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001706:	4629      	mov	r1, r5
 8001708:	6830      	ldr	r0, [r6, #0]
 800170a:	f003 fbf6 	bl	8004efa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800170e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001712:	60a3      	str	r3, [r4, #8]
 8001714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001716:	68e3      	ldr	r3, [r4, #12]
 8001718:	f043 0302 	orr.w	r3, r3, #2
 800171c:	60e3      	str	r3, [r4, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800171e:	4629      	mov	r1, r5
 8001720:	6830      	ldr	r0, [r6, #0]
 8001722:	f003 fbea 	bl	8004efa <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001726:	2310      	movs	r3, #16
 8001728:	60a3      	str	r3, [r4, #8]
    hhcd->hc[ch_num].toggle_in ^= 1U;
 800172a:	00ab      	lsls	r3, r5, #2
 800172c:	1959      	adds	r1, r3, r5
 800172e:	00ca      	lsls	r2, r1, #3
 8001730:	4432      	add	r2, r6
 8001732:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
 8001736:	f083 0301 	eor.w	r3, r3, #1
 800173a:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
 800173e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8001740:	68a3      	ldr	r3, [r4, #8]
 8001742:	f013 0f02 	tst.w	r3, #2
 8001746:	d062      	beq.n	800180e <HCD_HC_IN_IRQHandler+0x212>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8001748:	68e3      	ldr	r3, [r4, #12]
 800174a:	f023 0302 	bic.w	r3, r3, #2
 800174e:	60e3      	str	r3, [r4, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8001750:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8001754:	00d3      	lsls	r3, r2, #3
 8001756:	4433      	add	r3, r6
 8001758:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800175c:	2b01      	cmp	r3, #1
 800175e:	d017      	beq.n	8001790 <HCD_HC_IN_IRQHandler+0x194>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8001760:	2b05      	cmp	r3, #5
 8001762:	d029      	beq.n	80017b8 <HCD_HC_IN_IRQHandler+0x1bc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001764:	2b06      	cmp	r3, #6
 8001766:	d02f      	beq.n	80017c8 <HCD_HC_IN_IRQHandler+0x1cc>
 8001768:	2b08      	cmp	r3, #8
 800176a:	d02d      	beq.n	80017c8 <HCD_HC_IN_IRQHandler+0x1cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800176c:	2b03      	cmp	r3, #3
 800176e:	d116      	bne.n	800179e <HCD_HC_IN_IRQHandler+0x1a2>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001770:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8001774:	00d3      	lsls	r3, r2, #3
 8001776:	4433      	add	r3, r6
 8001778:	2202      	movs	r2, #2
 800177a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800177e:	f8d7 3500 	ldr.w	r3, [r7, #1280]	; 0x500
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001782:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001786:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800178a:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
 800178e:	e006      	b.n	800179e <HCD_HC_IN_IRQHandler+0x1a2>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8001790:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8001794:	00d3      	lsls	r3, r2, #3
 8001796:	4433      	add	r3, r6
 8001798:	2201      	movs	r2, #1
 800179a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800179e:	2302      	movs	r3, #2
 80017a0:	60a3      	str	r3, [r4, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80017a2:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 80017a6:	00d3      	lsls	r3, r2, #3
 80017a8:	4433      	add	r3, r6
 80017aa:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
 80017ae:	4629      	mov	r1, r5
 80017b0:	4630      	mov	r0, r6
 80017b2:	f005 fb05 	bl	8006dc0 <HAL_HCD_HC_NotifyURBChange_Callback>
 80017b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80017b8:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 80017bc:	00d3      	lsls	r3, r2, #3
 80017be:	4433      	add	r3, r6
 80017c0:	2205      	movs	r2, #5
 80017c2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 80017c6:	e7ea      	b.n	800179e <HCD_HC_IN_IRQHandler+0x1a2>
      hhcd->hc[ch_num].ErrCnt++;
 80017c8:	00aa      	lsls	r2, r5, #2
 80017ca:	442a      	add	r2, r5
 80017cc:	00d3      	lsls	r3, r2, #3
 80017ce:	4433      	add	r3, r6
 80017d0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80017d2:	3201      	adds	r2, #1
 80017d4:	659a      	str	r2, [r3, #88]	; 0x58
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80017d6:	2a03      	cmp	r2, #3
 80017d8:	d911      	bls.n	80017fe <HCD_HC_IN_IRQHandler+0x202>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80017da:	00aa      	lsls	r2, r5, #2
 80017dc:	442a      	add	r2, r5
 80017de:	00d3      	lsls	r3, r2, #3
 80017e0:	4433      	add	r3, r6
 80017e2:	2200      	movs	r2, #0
 80017e4:	659a      	str	r2, [r3, #88]	; 0x58
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80017e6:	2204      	movs	r2, #4
 80017e8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80017ec:	f8d7 3500 	ldr.w	r3, [r7, #1280]	; 0x500
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80017f0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80017f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80017f8:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
 80017fc:	e7cf      	b.n	800179e <HCD_HC_IN_IRQHandler+0x1a2>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80017fe:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8001802:	00d3      	lsls	r3, r2, #3
 8001804:	4433      	add	r3, r6
 8001806:	2202      	movs	r2, #2
 8001808:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800180c:	e7ee      	b.n	80017ec <HCD_HC_IN_IRQHandler+0x1f0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800180e:	68a3      	ldr	r3, [r4, #8]
 8001810:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001814:	d119      	bne.n	800184a <HCD_HC_IN_IRQHandler+0x24e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001816:	68a3      	ldr	r3, [r4, #8]
 8001818:	f013 0f10 	tst.w	r3, #16
 800181c:	d014      	beq.n	8001848 <HCD_HC_IN_IRQHandler+0x24c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800181e:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8001822:	00d3      	lsls	r3, r2, #3
 8001824:	4433      	add	r3, r6
 8001826:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800182a:	2b03      	cmp	r3, #3
 800182c:	d025      	beq.n	800187a <HCD_HC_IN_IRQHandler+0x27e>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800182e:	b10b      	cbz	r3, 8001834 <HCD_HC_IN_IRQHandler+0x238>
 8001830:	2b02      	cmp	r3, #2
 8001832:	d107      	bne.n	8001844 <HCD_HC_IN_IRQHandler+0x248>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001834:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 8001838:	00d3      	lsls	r3, r2, #3
 800183a:	4433      	add	r3, r6
 800183c:	2200      	movs	r2, #0
 800183e:	659a      	str	r2, [r3, #88]	; 0x58
      if (hhcd->Init.dma_enable == 0U)
 8001840:	6933      	ldr	r3, [r6, #16]
 8001842:	b34b      	cbz	r3, 8001898 <HCD_HC_IN_IRQHandler+0x29c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001844:	2310      	movs	r3, #16
 8001846:	60a3      	str	r3, [r4, #8]
 8001848:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800184a:	68e3      	ldr	r3, [r4, #12]
 800184c:	f043 0302 	orr.w	r3, r3, #2
 8001850:	60e3      	str	r3, [r4, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8001852:	00ab      	lsls	r3, r5, #2
 8001854:	1959      	adds	r1, r3, r5
 8001856:	00ca      	lsls	r2, r1, #3
 8001858:	4432      	add	r2, r6
 800185a:	6d91      	ldr	r1, [r2, #88]	; 0x58
 800185c:	3101      	adds	r1, #1
 800185e:	6591      	str	r1, [r2, #88]	; 0x58
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001860:	442b      	add	r3, r5
 8001862:	00da      	lsls	r2, r3, #3
 8001864:	4432      	add	r2, r6
 8001866:	2306      	movs	r3, #6
 8001868:	f882 305d 	strb.w	r3, [r2, #93]	; 0x5d
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800186c:	4629      	mov	r1, r5
 800186e:	6830      	ldr	r0, [r6, #0]
 8001870:	f003 fb43 	bl	8004efa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001874:	2380      	movs	r3, #128	; 0x80
 8001876:	60a3      	str	r3, [r4, #8]
 8001878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hhcd->hc[ch_num].ErrCnt = 0U;
 800187a:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 800187e:	00d3      	lsls	r3, r2, #3
 8001880:	4433      	add	r3, r6
 8001882:	2200      	movs	r2, #0
 8001884:	659a      	str	r2, [r3, #88]	; 0x58
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001886:	68e3      	ldr	r3, [r4, #12]
 8001888:	f043 0302 	orr.w	r3, r3, #2
 800188c:	60e3      	str	r3, [r4, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800188e:	4629      	mov	r1, r5
 8001890:	6830      	ldr	r0, [r6, #0]
 8001892:	f003 fb32 	bl	8004efa <USB_HC_Halt>
 8001896:	e7d5      	b.n	8001844 <HCD_HC_IN_IRQHandler+0x248>
        hhcd->hc[ch_num].state = HC_NAK;
 8001898:	eb05 0285 	add.w	r2, r5, r5, lsl #2
 800189c:	00d3      	lsls	r3, r2, #3
 800189e:	4433      	add	r3, r6
 80018a0:	2203      	movs	r2, #3
 80018a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80018a6:	68e3      	ldr	r3, [r4, #12]
 80018a8:	f043 0302 	orr.w	r3, r3, #2
 80018ac:	60e3      	str	r3, [r4, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80018ae:	4629      	mov	r1, r5
 80018b0:	6830      	ldr	r0, [r6, #0]
 80018b2:	f003 fb22 	bl	8004efa <USB_HC_Halt>
 80018b6:	e7c5      	b.n	8001844 <HCD_HC_IN_IRQHandler+0x248>

080018b8 <HCD_HC_OUT_IRQHandler>:
{
 80018b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80018ba:	6803      	ldr	r3, [r0, #0]
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80018bc:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80018c0:	f503 64a0 	add.w	r4, r3, #1280	; 0x500
 80018c4:	68a2      	ldr	r2, [r4, #8]
 80018c6:	f012 0f04 	tst.w	r2, #4
 80018ca:	d111      	bne.n	80018f0 <HCD_HC_OUT_IRQHandler+0x38>
 80018cc:	460e      	mov	r6, r1
 80018ce:	4605      	mov	r5, r0
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80018d0:	68a2      	ldr	r2, [r4, #8]
 80018d2:	f012 0f20 	tst.w	r2, #32
 80018d6:	d026      	beq.n	8001926 <HCD_HC_OUT_IRQHandler+0x6e>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80018d8:	2320      	movs	r3, #32
 80018da:	60a3      	str	r3, [r4, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80018dc:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 80018e0:	00d3      	lsls	r3, r2, #3
 80018e2:	461a      	mov	r2, r3
 80018e4:	4403      	add	r3, r0
 80018e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d007      	beq.n	80018fe <HCD_HC_OUT_IRQHandler+0x46>
 80018ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80018f0:	2304      	movs	r3, #4
 80018f2:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80018f4:	68e3      	ldr	r3, [r4, #12]
 80018f6:	f043 0302 	orr.w	r3, r3, #2
 80018fa:	60e3      	str	r3, [r4, #12]
 80018fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hhcd->hc[ch_num].do_ping = 0U;
 80018fe:	008b      	lsls	r3, r1, #2
 8001900:	4402      	add	r2, r0
 8001902:	2100      	movs	r1, #0
 8001904:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001908:	4433      	add	r3, r6
 800190a:	00da      	lsls	r2, r3, #3
 800190c:	4402      	add	r2, r0
 800190e:	2302      	movs	r3, #2
 8001910:	f882 305c 	strb.w	r3, [r2, #92]	; 0x5c
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001914:	68e3      	ldr	r3, [r4, #12]
 8001916:	f043 0302 	orr.w	r3, r3, #2
 800191a:	60e3      	str	r3, [r4, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800191c:	4631      	mov	r1, r6
 800191e:	6800      	ldr	r0, [r0, #0]
 8001920:	f003 faeb 	bl	8004efa <USB_HC_Halt>
 8001924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8001926:	68a2      	ldr	r2, [r4, #8]
 8001928:	f012 0f40 	tst.w	r2, #64	; 0x40
 800192c:	d134      	bne.n	8001998 <HCD_HC_OUT_IRQHandler+0xe0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800192e:	68a2      	ldr	r2, [r4, #8]
 8001930:	f412 7f00 	tst.w	r2, #512	; 0x200
 8001934:	d14a      	bne.n	80019cc <HCD_HC_OUT_IRQHandler+0x114>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001936:	68a2      	ldr	r2, [r4, #8]
 8001938:	f012 0f01 	tst.w	r2, #1
 800193c:	d151      	bne.n	80019e2 <HCD_HC_OUT_IRQHandler+0x12a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800193e:	68a2      	ldr	r2, [r4, #8]
 8001940:	f012 0f08 	tst.w	r2, #8
 8001944:	d162      	bne.n	8001a0c <HCD_HC_OUT_IRQHandler+0x154>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001946:	68a2      	ldr	r2, [r4, #8]
 8001948:	f012 0f10 	tst.w	r2, #16
 800194c:	d06f      	beq.n	8001a2e <HCD_HC_OUT_IRQHandler+0x176>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800194e:	008a      	lsls	r2, r1, #2
 8001950:	440a      	add	r2, r1
 8001952:	00d3      	lsls	r3, r2, #3
 8001954:	4403      	add	r3, r0
 8001956:	2200      	movs	r2, #0
 8001958:	659a      	str	r2, [r3, #88]	; 0x58
    hhcd->hc[ch_num].state = HC_NAK;
 800195a:	2203      	movs	r2, #3
 800195c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    if (hhcd->hc[ch_num].do_ping == 0U)
 8001960:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001964:	b96b      	cbnz	r3, 8001982 <HCD_HC_OUT_IRQHandler+0xca>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8001966:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 800196a:	00d3      	lsls	r3, r2, #3
 800196c:	4403      	add	r3, r0
 800196e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001972:	b933      	cbnz	r3, 8001982 <HCD_HC_OUT_IRQHandler+0xca>
        hhcd->hc[ch_num].do_ping = 1U;
 8001974:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8001978:	00d3      	lsls	r3, r2, #3
 800197a:	4403      	add	r3, r0
 800197c:	2201      	movs	r2, #1
 800197e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001982:	68e3      	ldr	r3, [r4, #12]
 8001984:	f043 0302 	orr.w	r3, r3, #2
 8001988:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800198a:	4631      	mov	r1, r6
 800198c:	6828      	ldr	r0, [r5, #0]
 800198e:	f003 fab4 	bl	8004efa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001992:	2310      	movs	r3, #16
 8001994:	60a3      	str	r3, [r4, #8]
 8001996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hhcd->hc[ch_num].state = HC_NYET;
 8001998:	008b      	lsls	r3, r1, #2
 800199a:	1859      	adds	r1, r3, r1
 800199c:	00ca      	lsls	r2, r1, #3
 800199e:	4402      	add	r2, r0
 80019a0:	2104      	movs	r1, #4
 80019a2:	f882 105d 	strb.w	r1, [r2, #93]	; 0x5d
    hhcd->hc[ch_num].do_ping = 1U;
 80019a6:	2101      	movs	r1, #1
 80019a8:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
    hhcd->hc[ch_num].ErrCnt = 0U;
 80019ac:	4433      	add	r3, r6
 80019ae:	00da      	lsls	r2, r3, #3
 80019b0:	4402      	add	r2, r0
 80019b2:	2300      	movs	r3, #0
 80019b4:	6593      	str	r3, [r2, #88]	; 0x58
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80019b6:	68e3      	ldr	r3, [r4, #12]
 80019b8:	f043 0302 	orr.w	r3, r3, #2
 80019bc:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80019be:	4631      	mov	r1, r6
 80019c0:	6800      	ldr	r0, [r0, #0]
 80019c2:	f003 fa9a 	bl	8004efa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80019c6:	2340      	movs	r3, #64	; 0x40
 80019c8:	60a3      	str	r3, [r4, #8]
 80019ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80019cc:	68e3      	ldr	r3, [r4, #12]
 80019ce:	f043 0302 	orr.w	r3, r3, #2
 80019d2:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80019d4:	6800      	ldr	r0, [r0, #0]
 80019d6:	f003 fa90 	bl	8004efa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80019da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019de:	60a3      	str	r3, [r4, #8]
 80019e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hhcd->hc[ch_num].ErrCnt = 0U;
 80019e2:	008f      	lsls	r7, r1, #2
 80019e4:	187a      	adds	r2, r7, r1
 80019e6:	00d3      	lsls	r3, r2, #3
 80019e8:	4403      	add	r3, r0
 80019ea:	2200      	movs	r2, #0
 80019ec:	659a      	str	r2, [r3, #88]	; 0x58
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80019ee:	68e3      	ldr	r3, [r4, #12]
 80019f0:	f043 0302 	orr.w	r3, r3, #2
 80019f4:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80019f6:	6800      	ldr	r0, [r0, #0]
 80019f8:	f003 fa7f 	bl	8004efa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80019fc:	2301      	movs	r3, #1
 80019fe:	60a3      	str	r3, [r4, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001a00:	19b9      	adds	r1, r7, r6
 8001a02:	00c8      	lsls	r0, r1, #3
 8001a04:	4428      	add	r0, r5
 8001a06:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
 8001a0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001a0c:	2308      	movs	r3, #8
 8001a0e:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001a10:	68e3      	ldr	r3, [r4, #12]
 8001a12:	f043 0302 	orr.w	r3, r3, #2
 8001a16:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001a18:	6800      	ldr	r0, [r0, #0]
 8001a1a:	f003 fa6e 	bl	8004efa <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8001a1e:	eb06 0186 	add.w	r1, r6, r6, lsl #2
 8001a22:	00c8      	lsls	r0, r1, #3
 8001a24:	4428      	add	r0, r5
 8001a26:	2305      	movs	r3, #5
 8001a28:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
 8001a2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001a2e:	68a2      	ldr	r2, [r4, #8]
 8001a30:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001a34:	d13a      	bne.n	8001aac <HCD_HC_OUT_IRQHandler+0x1f4>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001a36:	68a2      	ldr	r2, [r4, #8]
 8001a38:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001a3c:	d147      	bne.n	8001ace <HCD_HC_OUT_IRQHandler+0x216>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8001a3e:	68a2      	ldr	r2, [r4, #8]
 8001a40:	f012 0f02 	tst.w	r2, #2
 8001a44:	f43f af53 	beq.w	80018ee <HCD_HC_OUT_IRQHandler+0x36>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8001a48:	68e2      	ldr	r2, [r4, #12]
 8001a4a:	f022 0202 	bic.w	r2, r2, #2
 8001a4e:	60e2      	str	r2, [r4, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8001a50:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8001a54:	00ca      	lsls	r2, r1, #3
 8001a56:	4611      	mov	r1, r2
 8001a58:	4402      	add	r2, r0
 8001a5a:	f892 205d 	ldrb.w	r2, [r2, #93]	; 0x5d
 8001a5e:	2a01      	cmp	r2, #1
 8001a60:	d049      	beq.n	8001af6 <HCD_HC_OUT_IRQHandler+0x23e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8001a62:	2a03      	cmp	r2, #3
 8001a64:	d068      	beq.n	8001b38 <HCD_HC_OUT_IRQHandler+0x280>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8001a66:	2a04      	cmp	r2, #4
 8001a68:	d06e      	beq.n	8001b48 <HCD_HC_OUT_IRQHandler+0x290>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8001a6a:	2a05      	cmp	r2, #5
 8001a6c:	d074      	beq.n	8001b58 <HCD_HC_OUT_IRQHandler+0x2a0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001a6e:	2a06      	cmp	r2, #6
 8001a70:	d001      	beq.n	8001a76 <HCD_HC_OUT_IRQHandler+0x1be>
 8001a72:	2a08      	cmp	r2, #8
 8001a74:	d14a      	bne.n	8001b0c <HCD_HC_OUT_IRQHandler+0x254>
      hhcd->hc[ch_num].ErrCnt++;
 8001a76:	00b1      	lsls	r1, r6, #2
 8001a78:	4431      	add	r1, r6
 8001a7a:	00ca      	lsls	r2, r1, #3
 8001a7c:	442a      	add	r2, r5
 8001a7e:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8001a80:	3101      	adds	r1, #1
 8001a82:	6591      	str	r1, [r2, #88]	; 0x58
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8001a84:	2903      	cmp	r1, #3
 8001a86:	d96f      	bls.n	8001b68 <HCD_HC_OUT_IRQHandler+0x2b0>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8001a88:	00b1      	lsls	r1, r6, #2
 8001a8a:	4431      	add	r1, r6
 8001a8c:	00ca      	lsls	r2, r1, #3
 8001a8e:	442a      	add	r2, r5
 8001a90:	2100      	movs	r1, #0
 8001a92:	6591      	str	r1, [r2, #88]	; 0x58
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8001a94:	2104      	movs	r1, #4
 8001a96:	f882 105c 	strb.w	r1, [r2, #92]	; 0x5c
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001a9a:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001a9e:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001aa2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001aa6:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
 8001aaa:	e02f      	b.n	8001b0c <HCD_HC_OUT_IRQHandler+0x254>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001aac:	68e3      	ldr	r3, [r4, #12]
 8001aae:	f043 0302 	orr.w	r3, r3, #2
 8001ab2:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ab4:	6800      	ldr	r0, [r0, #0]
 8001ab6:	f003 fa20 	bl	8004efa <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001aba:	eb06 0186 	add.w	r1, r6, r6, lsl #2
 8001abe:	00cb      	lsls	r3, r1, #3
 8001ac0:	442b      	add	r3, r5
 8001ac2:	2206      	movs	r2, #6
 8001ac4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001ac8:	2380      	movs	r3, #128	; 0x80
 8001aca:	60a3      	str	r3, [r4, #8]
 8001acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001ace:	68e3      	ldr	r3, [r4, #12]
 8001ad0:	f043 0302 	orr.w	r3, r3, #2
 8001ad4:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ad6:	6800      	ldr	r0, [r0, #0]
 8001ad8:	f003 fa0f 	bl	8004efa <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001adc:	2310      	movs	r3, #16
 8001ade:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001ae0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ae4:	60a3      	str	r3, [r4, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001ae6:	eb06 0186 	add.w	r1, r6, r6, lsl #2
 8001aea:	00cb      	lsls	r3, r1, #3
 8001aec:	442b      	add	r3, r5
 8001aee:	2208      	movs	r2, #8
 8001af0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 8001af4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8001af6:	460b      	mov	r3, r1
 8001af8:	4403      	add	r3, r0
 8001afa:	2201      	movs	r2, #1
 8001afc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8001b00:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001b04:	3b02      	subs	r3, #2
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d90c      	bls.n	8001b26 <HCD_HC_OUT_IRQHandler+0x26e>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	60a3      	str	r3, [r4, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001b10:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 8001b14:	00d3      	lsls	r3, r2, #3
 8001b16:	442b      	add	r3, r5
 8001b18:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
 8001b1c:	4631      	mov	r1, r6
 8001b1e:	4628      	mov	r0, r5
 8001b20:	f005 f94e 	bl	8006dc0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8001b24:	e6e3      	b.n	80018ee <HCD_HC_OUT_IRQHandler+0x36>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8001b26:	460b      	mov	r3, r1
 8001b28:	4403      	add	r3, r0
 8001b2a:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
 8001b2e:	f082 0201 	eor.w	r2, r2, #1
 8001b32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8001b36:	e7e9      	b.n	8001b0c <HCD_HC_OUT_IRQHandler+0x254>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8001b38:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 8001b3c:	00d3      	lsls	r3, r2, #3
 8001b3e:	4403      	add	r3, r0
 8001b40:	2202      	movs	r2, #2
 8001b42:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 8001b46:	e7e1      	b.n	8001b0c <HCD_HC_OUT_IRQHandler+0x254>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001b48:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 8001b4c:	00d3      	lsls	r3, r2, #3
 8001b4e:	4403      	add	r3, r0
 8001b50:	2202      	movs	r2, #2
 8001b52:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 8001b56:	e7d9      	b.n	8001b0c <HCD_HC_OUT_IRQHandler+0x254>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8001b58:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 8001b5c:	00d3      	lsls	r3, r2, #3
 8001b5e:	4403      	add	r3, r0
 8001b60:	2205      	movs	r2, #5
 8001b62:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 8001b66:	e7d1      	b.n	8001b0c <HCD_HC_OUT_IRQHandler+0x254>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8001b68:	eb06 0186 	add.w	r1, r6, r6, lsl #2
 8001b6c:	00ca      	lsls	r2, r1, #3
 8001b6e:	442a      	add	r2, r5
 8001b70:	2102      	movs	r1, #2
 8001b72:	f882 105c 	strb.w	r1, [r2, #92]	; 0x5c
 8001b76:	e790      	b.n	8001a9a <HCD_HC_OUT_IRQHandler+0x1e2>

08001b78 <HAL_HCD_IRQHandler>:
{
 8001b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b7a:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b7c:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001b7e:	4628      	mov	r0, r5
 8001b80:	f002 fff5 	bl	8004b6e <USB_GetMode>
 8001b84:	2801      	cmp	r0, #1
 8001b86:	d000      	beq.n	8001b8a <HAL_HCD_IRQHandler+0x12>
 8001b88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001b8a:	6820      	ldr	r0, [r4, #0]
 8001b8c:	f002 ffbc 	bl	8004b08 <USB_ReadInterrupts>
 8001b90:	2800      	cmp	r0, #0
 8001b92:	d0f9      	beq.n	8001b88 <HAL_HCD_IRQHandler+0x10>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001b94:	6820      	ldr	r0, [r4, #0]
 8001b96:	f002 ffb7 	bl	8004b08 <USB_ReadInterrupts>
 8001b9a:	f410 1f00 	tst.w	r0, #2097152	; 0x200000
 8001b9e:	d003      	beq.n	8001ba8 <HAL_HCD_IRQHandler+0x30>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001ba0:	6823      	ldr	r3, [r4, #0]
 8001ba2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001ba6:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001ba8:	6820      	ldr	r0, [r4, #0]
 8001baa:	f002 ffad 	bl	8004b08 <USB_ReadInterrupts>
 8001bae:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 8001bb2:	d003      	beq.n	8001bbc <HAL_HCD_IRQHandler+0x44>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001bb4:	6823      	ldr	r3, [r4, #0]
 8001bb6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001bba:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001bbc:	6820      	ldr	r0, [r4, #0]
 8001bbe:	f002 ffa3 	bl	8004b08 <USB_ReadInterrupts>
 8001bc2:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8001bc6:	d003      	beq.n	8001bd0 <HAL_HCD_IRQHandler+0x58>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001bc8:	6823      	ldr	r3, [r4, #0]
 8001bca:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001bce:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001bd0:	6820      	ldr	r0, [r4, #0]
 8001bd2:	f002 ff99 	bl	8004b08 <USB_ReadInterrupts>
 8001bd6:	f010 0f02 	tst.w	r0, #2
 8001bda:	d002      	beq.n	8001be2 <HAL_HCD_IRQHandler+0x6a>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001bdc:	6823      	ldr	r3, [r4, #0]
 8001bde:	2202      	movs	r2, #2
 8001be0:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001be2:	6820      	ldr	r0, [r4, #0]
 8001be4:	f002 ff90 	bl	8004b08 <USB_ReadInterrupts>
 8001be8:	f010 5f00 	tst.w	r0, #536870912	; 0x20000000
 8001bec:	d128      	bne.n	8001c40 <HAL_HCD_IRQHandler+0xc8>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001bee:	6820      	ldr	r0, [r4, #0]
 8001bf0:	f002 ff8a 	bl	8004b08 <USB_ReadInterrupts>
 8001bf4:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 8001bf8:	d134      	bne.n	8001c64 <HAL_HCD_IRQHandler+0xec>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001bfa:	6820      	ldr	r0, [r4, #0]
 8001bfc:	f002 ff84 	bl	8004b08 <USB_ReadInterrupts>
 8001c00:	f010 0f08 	tst.w	r0, #8
 8001c04:	d132      	bne.n	8001c6c <HAL_HCD_IRQHandler+0xf4>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001c06:	6820      	ldr	r0, [r4, #0]
 8001c08:	f002 ff7e 	bl	8004b08 <USB_ReadInterrupts>
 8001c0c:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 8001c10:	d133      	bne.n	8001c7a <HAL_HCD_IRQHandler+0x102>
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001c12:	6820      	ldr	r0, [r4, #0]
 8001c14:	f002 ff78 	bl	8004b08 <USB_ReadInterrupts>
 8001c18:	f010 0f10 	tst.w	r0, #16
 8001c1c:	d053      	beq.n	8001cc6 <HAL_HCD_IRQHandler+0x14e>
 8001c1e:	2301      	movs	r3, #1
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d0b1      	beq.n	8001b88 <HAL_HCD_IRQHandler+0x10>
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c24:	6822      	ldr	r2, [r4, #0]
 8001c26:	6993      	ldr	r3, [r2, #24]
 8001c28:	f023 0310 	bic.w	r3, r3, #16
 8001c2c:	6193      	str	r3, [r2, #24]
      HCD_RXQLVL_IRQHandler(hhcd);
 8001c2e:	4620      	mov	r0, r4
 8001c30:	f7ff fab0 	bl	8001194 <HCD_RXQLVL_IRQHandler>
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c34:	6822      	ldr	r2, [r4, #0]
 8001c36:	6993      	ldr	r3, [r2, #24]
 8001c38:	f043 0310 	orr.w	r3, r3, #16
 8001c3c:	6193      	str	r3, [r2, #24]
 8001c3e:	e7a3      	b.n	8001b88 <HAL_HCD_IRQHandler+0x10>
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8001c40:	f8d5 3440 	ldr.w	r3, [r5, #1088]	; 0x440
 8001c44:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8001c48:	f8c5 3440 	str.w	r3, [r5, #1088]	; 0x440
      HAL_HCD_Disconnect_Callback(hhcd);
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	f005 f8b1 	bl	8006db4 <HAL_HCD_Disconnect_Callback>
      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001c52:	2101      	movs	r1, #1
 8001c54:	6820      	ldr	r0, [r4, #0]
 8001c56:	f002 ffd9 	bl	8004c0c <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001c5a:	6823      	ldr	r3, [r4, #0]
 8001c5c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001c60:	615a      	str	r2, [r3, #20]
 8001c62:	e7c4      	b.n	8001bee <HAL_HCD_IRQHandler+0x76>
      HCD_Port_IRQHandler(hhcd);
 8001c64:	4620      	mov	r0, r4
 8001c66:	f7ff fc5e 	bl	8001526 <HCD_Port_IRQHandler>
 8001c6a:	e7c6      	b.n	8001bfa <HAL_HCD_IRQHandler+0x82>
      HAL_HCD_SOF_Callback(hhcd);
 8001c6c:	4620      	mov	r0, r4
 8001c6e:	f005 f895 	bl	8006d9c <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001c72:	6823      	ldr	r3, [r4, #0]
 8001c74:	2208      	movs	r2, #8
 8001c76:	615a      	str	r2, [r3, #20]
 8001c78:	e7c5      	b.n	8001c06 <HAL_HCD_IRQHandler+0x8e>
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001c7a:	6820      	ldr	r0, [r4, #0]
 8001c7c:	f003 f938 	bl	8004ef0 <USB_HC_ReadInterrupt>
 8001c80:	4607      	mov	r7, r0
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001c82:	2600      	movs	r6, #0
 8001c84:	e004      	b.n	8001c90 <HAL_HCD_IRQHandler+0x118>
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001c86:	b2f1      	uxtb	r1, r6
 8001c88:	4620      	mov	r0, r4
 8001c8a:	f7ff fe15 	bl	80018b8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001c8e:	3601      	adds	r6, #1
 8001c90:	68a3      	ldr	r3, [r4, #8]
 8001c92:	429e      	cmp	r6, r3
 8001c94:	d212      	bcs.n	8001cbc <HAL_HCD_IRQHandler+0x144>
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001c96:	f006 030f 	and.w	r3, r6, #15
 8001c9a:	fa27 f303 	lsr.w	r3, r7, r3
 8001c9e:	f013 0f01 	tst.w	r3, #1
 8001ca2:	d0f4      	beq.n	8001c8e <HAL_HCD_IRQHandler+0x116>
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001ca4:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8001ca8:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8001cac:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8001cb0:	d0e9      	beq.n	8001c86 <HAL_HCD_IRQHandler+0x10e>
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001cb2:	b2f1      	uxtb	r1, r6
 8001cb4:	4620      	mov	r0, r4
 8001cb6:	f7ff fca1 	bl	80015fc <HCD_HC_IN_IRQHandler>
 8001cba:	e7e8      	b.n	8001c8e <HAL_HCD_IRQHandler+0x116>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001cbc:	6823      	ldr	r3, [r4, #0]
 8001cbe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cc2:	615a      	str	r2, [r3, #20]
 8001cc4:	e7a5      	b.n	8001c12 <HAL_HCD_IRQHandler+0x9a>
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	e7aa      	b.n	8001c20 <HAL_HCD_IRQHandler+0xa8>

08001cca <HAL_HCD_Start>:
{
 8001cca:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hhcd);
 8001ccc:	f890 32b8 	ldrb.w	r3, [r0, #696]	; 0x2b8
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d101      	bne.n	8001cd8 <HAL_HCD_Start+0xe>
 8001cd4:	2002      	movs	r0, #2
}
 8001cd6:	bd38      	pop	{r3, r4, r5, pc}
 8001cd8:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 8001cda:	2501      	movs	r5, #1
 8001cdc:	f880 52b8 	strb.w	r5, [r0, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8001ce0:	6800      	ldr	r0, [r0, #0]
 8001ce2:	f002 fa69 	bl	80041b8 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001ce6:	4629      	mov	r1, r5
 8001ce8:	6820      	ldr	r0, [r4, #0]
 8001cea:	f002 ffcd 	bl	8004c88 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8001cee:	2000      	movs	r0, #0
 8001cf0:	f884 02b8 	strb.w	r0, [r4, #696]	; 0x2b8
  return HAL_OK;
 8001cf4:	bd38      	pop	{r3, r4, r5, pc}

08001cf6 <HAL_HCD_Stop>:
  __HAL_LOCK(hhcd);
 8001cf6:	f890 32b8 	ldrb.w	r3, [r0, #696]	; 0x2b8
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d101      	bne.n	8001d02 <HAL_HCD_Stop+0xc>
 8001cfe:	2002      	movs	r0, #2
 8001d00:	4770      	bx	lr
{
 8001d02:	b510      	push	{r4, lr}
 8001d04:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 8001d06:	2301      	movs	r3, #1
 8001d08:	f880 32b8 	strb.w	r3, [r0, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8001d0c:	6800      	ldr	r0, [r0, #0]
 8001d0e:	f003 fa19 	bl	8005144 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001d12:	2000      	movs	r0, #0
 8001d14:	f884 02b8 	strb.w	r0, [r4, #696]	; 0x2b8
  return HAL_OK;
 8001d18:	bd10      	pop	{r4, pc}

08001d1a <HAL_HCD_ResetPort>:
{
 8001d1a:	b508      	push	{r3, lr}
  return (USB_ResetPort(hhcd->Instance));
 8001d1c:	6800      	ldr	r0, [r0, #0]
 8001d1e:	f002 ff94 	bl	8004c4a <USB_ResetPort>
}
 8001d22:	bd08      	pop	{r3, pc}

08001d24 <HAL_HCD_GetState>:
  return hhcd->State;
 8001d24:	f890 02b9 	ldrb.w	r0, [r0, #697]	; 0x2b9
}
 8001d28:	4770      	bx	lr

08001d2a <HAL_HCD_HC_GetURBState>:
  return hhcd->hc[chnum].urb_state;
 8001d2a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8001d2e:	00cb      	lsls	r3, r1, #3
 8001d30:	4418      	add	r0, r3
}
 8001d32:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
 8001d36:	4770      	bx	lr

08001d38 <HAL_HCD_HC_GetXferCount>:
  return hhcd->hc[chnum].xfer_count;
 8001d38:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8001d3c:	00cb      	lsls	r3, r1, #3
 8001d3e:	4418      	add	r0, r3
}
 8001d40:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001d42:	4770      	bx	lr

08001d44 <HAL_HCD_HC_GetState>:
  return hhcd->hc[chnum].state;
 8001d44:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8001d48:	00cb      	lsls	r3, r1, #3
 8001d4a:	4418      	add	r0, r3
}
 8001d4c:	f890 005d 	ldrb.w	r0, [r0, #93]	; 0x5d
 8001d50:	4770      	bx	lr

08001d52 <HAL_HCD_GetCurrentFrame>:
{
 8001d52:	b508      	push	{r3, lr}
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001d54:	6800      	ldr	r0, [r0, #0]
 8001d56:	f003 f844 	bl	8004de2 <USB_GetCurrentFrame>
}
 8001d5a:	bd08      	pop	{r3, pc}

08001d5c <HAL_HCD_GetCurrentSpeed>:
{
 8001d5c:	b508      	push	{r3, lr}
  return (USB_GetHostSpeed(hhcd->Instance));
 8001d5e:	6800      	ldr	r0, [r0, #0]
 8001d60:	f003 f834 	bl	8004dcc <USB_GetHostSpeed>
}
 8001d64:	bd08      	pop	{r3, pc}
 8001d66:	bf00      	nop

08001d68 <I2S_WaitFlagStateUntilTimeout>:
  * @param  State Value of the flag expected
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State, uint32_t Timeout)
{
 8001d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d6c:	4605      	mov	r5, r0
 8001d6e:	460f      	mov	r7, r1
 8001d70:	4616      	mov	r6, r2
 8001d72:	461c      	mov	r4, r3
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d74:	f7fe fa8a 	bl	800028c <HAL_GetTick>
 8001d78:	4680      	mov	r8, r0

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8001d7a:	682b      	ldr	r3, [r5, #0]
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	ea37 0303 	bics.w	r3, r7, r3
 8001d82:	bf0c      	ite	eq
 8001d84:	2301      	moveq	r3, #1
 8001d86:	2300      	movne	r3, #0
 8001d88:	42b3      	cmp	r3, r6
 8001d8a:	d013      	beq.n	8001db4 <I2S_WaitFlagStateUntilTimeout+0x4c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001d8c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001d90:	d0f3      	beq.n	8001d7a <I2S_WaitFlagStateUntilTimeout+0x12>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8001d92:	f7fe fa7b 	bl	800028c <HAL_GetTick>
 8001d96:	eba0 0008 	sub.w	r0, r0, r8
 8001d9a:	4284      	cmp	r4, r0
 8001d9c:	d901      	bls.n	8001da2 <I2S_WaitFlagStateUntilTimeout+0x3a>
 8001d9e:	2c00      	cmp	r4, #0
 8001da0:	d1eb      	bne.n	8001d7a <I2S_WaitFlagStateUntilTimeout+0x12>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8001da2:	2301      	movs	r3, #1
 8001da4:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8001da8:	2300      	movs	r3, #0
 8001daa:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40

        return HAL_TIMEOUT;
 8001dae:	2003      	movs	r0, #3
 8001db0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      }
    }
  }
  return HAL_OK;
 8001db4:	2000      	movs	r0, #0
}
 8001db6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
{
 8001dba:	4770      	bx	lr

08001dbc <HAL_I2S_Init>:
  if (hi2s == NULL)
 8001dbc:	2800      	cmp	r0, #0
 8001dbe:	f000 80bf 	beq.w	8001f40 <HAL_I2S_Init+0x184>
{
 8001dc2:	b570      	push	{r4, r5, r6, lr}
 8001dc4:	4604      	mov	r4, r0
  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001dc6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d051      	beq.n	8001e72 <HAL_I2S_Init+0xb6>
  hi2s->State = HAL_I2S_STATE_BUSY;
 8001dce:	2202      	movs	r2, #2
 8001dd0:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001dd4:	6821      	ldr	r1, [r4, #0]
 8001dd6:	69cb      	ldr	r3, [r1, #28]
 8001dd8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001ddc:	f023 030f 	bic.w	r3, r3, #15
 8001de0:	61cb      	str	r3, [r1, #28]
  hi2s->Instance->I2SPR = 0x0002U;
 8001de2:	6823      	ldr	r3, [r4, #0]
 8001de4:	621a      	str	r2, [r3, #32]
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001de6:	6963      	ldr	r3, [r4, #20]
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d063      	beq.n	8001eb4 <HAL_I2S_Init+0xf8>
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001dec:	68e3      	ldr	r3, [r4, #12]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d146      	bne.n	8001e80 <HAL_I2S_Init+0xc4>
      packetlength = 16U;
 8001df2:	2510      	movs	r5, #16
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001df4:	68a3      	ldr	r3, [r4, #8]
 8001df6:	2b20      	cmp	r3, #32
 8001df8:	d800      	bhi.n	8001dfc <HAL_I2S_Init+0x40>
      packetlength = packetlength * 2U;
 8001dfa:	006d      	lsls	r5, r5, #1
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001dfc:	2001      	movs	r0, #1
 8001dfe:	f001 ffdb 	bl	8003db8 <HAL_RCCEx_GetPeriphCLKFreq>
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001e02:	6923      	ldr	r3, [r4, #16]
 8001e04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e08:	d03c      	beq.n	8001e84 <HAL_I2S_Init+0xc8>
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001e0a:	fbb0 f0f5 	udiv	r0, r0, r5
 8001e0e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001e12:	0043      	lsls	r3, r0, #1
 8001e14:	6962      	ldr	r2, [r4, #20]
 8001e16:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e1a:	3305      	adds	r3, #5
    tmp = tmp / 10U;
 8001e1c:	4a49      	ldr	r2, [pc, #292]	; (8001f44 <HAL_I2S_Init+0x188>)
 8001e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e22:	08db      	lsrs	r3, r3, #3
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001e24:	f003 0201 	and.w	r2, r3, #1
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001e28:	1a9b      	subs	r3, r3, r2
 8001e2a:	085b      	lsrs	r3, r3, #1
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001e2c:	0212      	lsls	r2, r2, #8
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001e2e:	1e99      	subs	r1, r3, #2
 8001e30:	29fd      	cmp	r1, #253	; 0xfd
 8001e32:	d841      	bhi.n	8001eb8 <HAL_I2S_Init+0xfc>
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001e34:	6821      	ldr	r1, [r4, #0]
 8001e36:	6920      	ldr	r0, [r4, #16]
 8001e38:	4302      	orrs	r2, r0
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001e3e:	6821      	ldr	r1, [r4, #0]
 8001e40:	69cb      	ldr	r3, [r1, #28]
 8001e42:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001e46:	f023 030f 	bic.w	r3, r3, #15
 8001e4a:	6862      	ldr	r2, [r4, #4]
 8001e4c:	68a0      	ldr	r0, [r4, #8]
 8001e4e:	4302      	orrs	r2, r0
 8001e50:	68e0      	ldr	r0, [r4, #12]
 8001e52:	4302      	orrs	r2, r0
 8001e54:	69a0      	ldr	r0, [r4, #24]
 8001e56:	4302      	orrs	r2, r0
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e5e:	61cb      	str	r3, [r1, #28]
  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8001e60:	6a23      	ldr	r3, [r4, #32]
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d02e      	beq.n	8001ec4 <HAL_I2S_Init+0x108>
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001e66:	2000      	movs	r0, #0
 8001e68:	6460      	str	r0, [r4, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  return HAL_OK;
 8001e70:	bd70      	pop	{r4, r5, r6, pc}
    hi2s->Lock = HAL_UNLOCKED;
 8001e72:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001e76:	4b34      	ldr	r3, [pc, #208]	; (8001f48 <HAL_I2S_Init+0x18c>)
 8001e78:	6343      	str	r3, [r0, #52]	; 0x34
    HAL_I2S_MspInit(hi2s);
 8001e7a:	f004 fc77 	bl	800676c <HAL_I2S_MspInit>
 8001e7e:	e7a6      	b.n	8001dce <HAL_I2S_Init+0x12>
      packetlength = 32U;
 8001e80:	2520      	movs	r5, #32
 8001e82:	e7b7      	b.n	8001df4 <HAL_I2S_Init+0x38>
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001e84:	68e3      	ldr	r3, [r4, #12]
 8001e86:	b153      	cbz	r3, 8001e9e <HAL_I2S_Init+0xe2>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001e88:	00ad      	lsls	r5, r5, #2
 8001e8a:	fbb0 f0f5 	udiv	r0, r0, r5
 8001e8e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001e92:	0043      	lsls	r3, r0, #1
 8001e94:	6962      	ldr	r2, [r4, #20]
 8001e96:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e9a:	3305      	adds	r3, #5
 8001e9c:	e7be      	b.n	8001e1c <HAL_I2S_Init+0x60>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001e9e:	00ed      	lsls	r5, r5, #3
 8001ea0:	fbb0 f0f5 	udiv	r0, r0, r5
 8001ea4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001ea8:	0043      	lsls	r3, r0, #1
 8001eaa:	6962      	ldr	r2, [r4, #20]
 8001eac:	fbb3 f3f2 	udiv	r3, r3, r2
 8001eb0:	3305      	adds	r3, #5
 8001eb2:	e7b3      	b.n	8001e1c <HAL_I2S_Init+0x60>
    i2sodd = 0U;
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	e7ba      	b.n	8001e2e <HAL_I2S_Init+0x72>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001eb8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001eba:	f043 0310 	orr.w	r3, r3, #16
 8001ebe:	6463      	str	r3, [r4, #68]	; 0x44
    return  HAL_ERROR;
 8001ec0:	2001      	movs	r0, #1
 8001ec2:	bd70      	pop	{r4, r5, r6, pc}
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8001ec4:	4b21      	ldr	r3, [pc, #132]	; (8001f4c <HAL_I2S_Init+0x190>)
 8001ec6:	6363      	str	r3, [r4, #52]	; 0x34
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001ec8:	6822      	ldr	r2, [r4, #0]
 8001eca:	4b21      	ldr	r3, [pc, #132]	; (8001f50 <HAL_I2S_Init+0x194>)
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d02b      	beq.n	8001f28 <HAL_I2S_Init+0x16c>
 8001ed0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001ed4:	69d3      	ldr	r3, [r2, #28]
 8001ed6:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001eda:	f023 030f 	bic.w	r3, r3, #15
 8001ede:	61d3      	str	r3, [r2, #28]
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8001ee0:	6822      	ldr	r2, [r4, #0]
 8001ee2:	4b1b      	ldr	r3, [pc, #108]	; (8001f50 <HAL_I2S_Init+0x194>)
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d021      	beq.n	8001f2c <HAL_I2S_Init+0x170>
 8001ee8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001eec:	2202      	movs	r2, #2
 8001eee:	621a      	str	r2, [r3, #32]
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001ef0:	6822      	ldr	r2, [r4, #0]
 8001ef2:	4b17      	ldr	r3, [pc, #92]	; (8001f50 <HAL_I2S_Init+0x194>)
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d01c      	beq.n	8001f32 <HAL_I2S_Init+0x176>
 8001ef8:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
 8001efc:	69ca      	ldr	r2, [r1, #28]
 8001efe:	b292      	uxth	r2, r2
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001f00:	6863      	ldr	r3, [r4, #4]
 8001f02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f06:	d016      	beq.n	8001f36 <HAL_I2S_Init+0x17a>
 8001f08:	b9c3      	cbnz	r3, 8001f3c <HAL_I2S_Init+0x180>
      tmp = I2S_MODE_SLAVE_RX;
 8001f0a:	f44f 7080 	mov.w	r0, #256	; 0x100
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8001f0e:	68a5      	ldr	r5, [r4, #8]
 8001f10:	68e6      	ldr	r6, [r4, #12]
                                    (uint16_t)hi2s->Init.CPOL))));
 8001f12:	8b23      	ldrh	r3, [r4, #24]
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8001f14:	4333      	orrs	r3, r6
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	432b      	orrs	r3, r5
 8001f1a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8001f1c:	4303      	orrs	r3, r0
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8001f24:	61cb      	str	r3, [r1, #28]
 8001f26:	e79e      	b.n	8001e66 <HAL_I2S_Init+0xaa>
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001f28:	4a0a      	ldr	r2, [pc, #40]	; (8001f54 <HAL_I2S_Init+0x198>)
 8001f2a:	e7d3      	b.n	8001ed4 <HAL_I2S_Init+0x118>
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8001f2c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001f30:	e7dc      	b.n	8001eec <HAL_I2S_Init+0x130>
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001f32:	4908      	ldr	r1, [pc, #32]	; (8001f54 <HAL_I2S_Init+0x198>)
 8001f34:	e7e2      	b.n	8001efc <HAL_I2S_Init+0x140>
      tmp = I2S_MODE_SLAVE_RX;
 8001f36:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001f3a:	e7e8      	b.n	8001f0e <HAL_I2S_Init+0x152>
      tmp = I2S_MODE_SLAVE_TX;
 8001f3c:	2000      	movs	r0, #0
 8001f3e:	e7e6      	b.n	8001f0e <HAL_I2S_Init+0x152>
    return HAL_ERROR;
 8001f40:	2001      	movs	r0, #1
 8001f42:	4770      	bx	lr
 8001f44:	cccccccd 	.word	0xcccccccd
 8001f48:	080027af 	.word	0x080027af
 8001f4c:	08003269 	.word	0x08003269
 8001f50:	40003800 	.word	0x40003800
 8001f54:	40003400 	.word	0x40003400
{
 8001f58:	4770      	bx	lr

08001f5a <HAL_I2S_DeInit>:
  if (hi2s == NULL)
 8001f5a:	b190      	cbz	r0, 8001f82 <HAL_I2S_DeInit+0x28>
{
 8001f5c:	b510      	push	{r4, lr}
 8001f5e:	4604      	mov	r4, r0
  hi2s->State = HAL_I2S_STATE_BUSY;
 8001f60:	2302      	movs	r3, #2
 8001f62:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  __HAL_I2S_DISABLE(hi2s);
 8001f66:	6802      	ldr	r2, [r0, #0]
 8001f68:	69d3      	ldr	r3, [r2, #28]
 8001f6a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001f6e:	61d3      	str	r3, [r2, #28]
  HAL_I2S_MspDeInit(hi2s);
 8001f70:	f004 fcca 	bl	8006908 <HAL_I2S_MspDeInit>
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001f74:	2000      	movs	r0, #0
 8001f76:	6460      	str	r0, [r4, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_RESET;
 8001f78:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
  __HAL_UNLOCK(hi2s);
 8001f7c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  return HAL_OK;
 8001f80:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001f82:	2001      	movs	r0, #1
 8001f84:	4770      	bx	lr

08001f86 <HAL_I2S_Transmit>:
{
 8001f86:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f88:	b083      	sub	sp, #12
  if ((pData == NULL) || (Size == 0U))
 8001f8a:	2900      	cmp	r1, #0
 8001f8c:	f000 809b 	beq.w	80020c6 <HAL_I2S_Transmit+0x140>
 8001f90:	460c      	mov	r4, r1
 8001f92:	2a00      	cmp	r2, #0
 8001f94:	f000 8099 	beq.w	80020ca <HAL_I2S_Transmit+0x144>
  __HAL_LOCK(hi2s);
 8001f98:	f890 1040 	ldrb.w	r1, [r0, #64]	; 0x40
 8001f9c:	b2c9      	uxtb	r1, r1
 8001f9e:	2901      	cmp	r1, #1
 8001fa0:	f000 8097 	beq.w	80020d2 <HAL_I2S_Transmit+0x14c>
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	f880 1040 	strb.w	r1, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 8001faa:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 8001fae:	b2c9      	uxtb	r1, r1
 8001fb0:	2901      	cmp	r1, #1
 8001fb2:	d004      	beq.n	8001fbe <HAL_I2S_Transmit+0x38>
    __HAL_UNLOCK(hi2s);
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 8001fba:	2702      	movs	r7, #2
 8001fbc:	e086      	b.n	80020cc <HAL_I2S_Transmit+0x146>
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8001fbe:	2103      	movs	r1, #3
 8001fc0:	f880 1041 	strb.w	r1, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001fc4:	2100      	movs	r1, #0
 8001fc6:	6441      	str	r1, [r0, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8001fc8:	6244      	str	r4, [r0, #36]	; 0x24
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8001fca:	6801      	ldr	r1, [r0, #0]
 8001fcc:	69c9      	ldr	r1, [r1, #28]
 8001fce:	f001 0107 	and.w	r1, r1, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8001fd2:	2903      	cmp	r1, #3
 8001fd4:	d03c      	beq.n	8002050 <HAL_I2S_Transmit+0xca>
 8001fd6:	2905      	cmp	r1, #5
 8001fd8:	d03a      	beq.n	8002050 <HAL_I2S_Transmit+0xca>
    hi2s->TxXferSize = Size;
 8001fda:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8001fdc:	8542      	strh	r2, [r0, #42]	; 0x2a
  tmpreg_cfgr = hi2s->Instance->I2SCFGR;
 8001fde:	6802      	ldr	r2, [r0, #0]
 8001fe0:	69d6      	ldr	r6, [r2, #28]
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8001fe2:	69d1      	ldr	r1, [r2, #28]
 8001fe4:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8001fe8:	d103      	bne.n	8001ff2 <HAL_I2S_Transmit+0x6c>
    __HAL_I2S_ENABLE(hi2s);
 8001fea:	69d1      	ldr	r1, [r2, #28]
 8001fec:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8001ff0:	61d1      	str	r1, [r2, #28]
 8001ff2:	461d      	mov	r5, r3
 8001ff4:	4604      	mov	r4, r0
  if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	2102      	movs	r1, #2
 8001ffa:	f7ff feb5 	bl	8001d68 <I2S_WaitFlagStateUntilTimeout>
 8001ffe:	4607      	mov	r7, r0
 8002000:	2800      	cmp	r0, #0
 8002002:	d12a      	bne.n	800205a <HAL_I2S_Transmit+0xd4>
  while (hi2s->TxXferCount > 0U)
 8002004:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002006:	b29b      	uxth	r3, r3
 8002008:	2b00      	cmp	r3, #0
 800200a:	d03c      	beq.n	8002086 <HAL_I2S_Transmit+0x100>
    hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800200c:	6823      	ldr	r3, [r4, #0]
 800200e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002010:	8812      	ldrh	r2, [r2, #0]
 8002012:	60da      	str	r2, [r3, #12]
    hi2s->pTxBuffPtr++;
 8002014:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002016:	3302      	adds	r3, #2
 8002018:	6263      	str	r3, [r4, #36]	; 0x24
    hi2s->TxXferCount--;
 800201a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800201c:	b292      	uxth	r2, r2
 800201e:	3a01      	subs	r2, #1
 8002020:	b292      	uxth	r2, r2
 8002022:	8562      	strh	r2, [r4, #42]	; 0x2a
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 8002024:	462b      	mov	r3, r5
 8002026:	2201      	movs	r2, #1
 8002028:	2102      	movs	r1, #2
 800202a:	4620      	mov	r0, r4
 800202c:	f7ff fe9c 	bl	8001d68 <I2S_WaitFlagStateUntilTimeout>
 8002030:	b9f0      	cbnz	r0, 8002070 <HAL_I2S_Transmit+0xea>
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET)
 8002032:	6823      	ldr	r3, [r4, #0]
 8002034:	689a      	ldr	r2, [r3, #8]
 8002036:	f012 0f08 	tst.w	r2, #8
 800203a:	d0e3      	beq.n	8002004 <HAL_I2S_Transmit+0x7e>
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800203c:	2200      	movs	r2, #0
 800203e:	9201      	str	r2, [sp, #4]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	9301      	str	r3, [sp, #4]
 8002044:	9b01      	ldr	r3, [sp, #4]
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002046:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002048:	f043 0304 	orr.w	r3, r3, #4
 800204c:	6463      	str	r3, [r4, #68]	; 0x44
 800204e:	e7d9      	b.n	8002004 <HAL_I2S_Transmit+0x7e>
    hi2s->TxXferSize = (Size << 1U);
 8002050:	0052      	lsls	r2, r2, #1
 8002052:	b292      	uxth	r2, r2
 8002054:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8002056:	8542      	strh	r2, [r0, #42]	; 0x2a
 8002058:	e7c1      	b.n	8001fde <HAL_I2S_Transmit+0x58>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800205a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800205c:	f043 0301 	orr.w	r3, r3, #1
 8002060:	6463      	str	r3, [r4, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002062:	2701      	movs	r7, #1
 8002064:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2s);
 8002068:	2300      	movs	r3, #0
 800206a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 800206e:	e02d      	b.n	80020cc <HAL_I2S_Transmit+0x146>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002070:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002072:	f043 0301 	orr.w	r3, r3, #1
 8002076:	6463      	str	r3, [r4, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8002078:	2701      	movs	r7, #1
 800207a:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2s);
 800207e:	2300      	movs	r3, #0
 8002080:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8002084:	e022      	b.n	80020cc <HAL_I2S_Transmit+0x146>
  if (((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX) || ((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_RX))
 8002086:	f416 7640 	ands.w	r6, r6, #768	; 0x300
 800208a:	d009      	beq.n	80020a0 <HAL_I2S_Transmit+0x11a>
 800208c:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8002090:	d006      	beq.n	80020a0 <HAL_I2S_Transmit+0x11a>
  hi2s->State = HAL_I2S_STATE_READY;
 8002092:	2301      	movs	r3, #1
 8002094:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UNLOCK(hi2s);
 8002098:	2300      	movs	r3, #0
 800209a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  return HAL_OK;
 800209e:	e015      	b.n	80020cc <HAL_I2S_Transmit+0x146>
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, Timeout) != HAL_OK)
 80020a0:	462b      	mov	r3, r5
 80020a2:	2200      	movs	r2, #0
 80020a4:	2180      	movs	r1, #128	; 0x80
 80020a6:	4620      	mov	r0, r4
 80020a8:	f7ff fe5e 	bl	8001d68 <I2S_WaitFlagStateUntilTimeout>
 80020ac:	2800      	cmp	r0, #0
 80020ae:	d0f0      	beq.n	8002092 <HAL_I2S_Transmit+0x10c>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80020b0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80020b2:	f043 0301 	orr.w	r3, r3, #1
 80020b6:	6463      	str	r3, [r4, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80020b8:	2701      	movs	r7, #1
 80020ba:	f884 7041 	strb.w	r7, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2s);
 80020be:	2300      	movs	r3, #0
 80020c0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80020c4:	e002      	b.n	80020cc <HAL_I2S_Transmit+0x146>
    return  HAL_ERROR;
 80020c6:	2701      	movs	r7, #1
 80020c8:	e000      	b.n	80020cc <HAL_I2S_Transmit+0x146>
 80020ca:	2701      	movs	r7, #1
}
 80020cc:	4638      	mov	r0, r7
 80020ce:	b003      	add	sp, #12
 80020d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hi2s);
 80020d2:	2702      	movs	r7, #2
 80020d4:	e7fa      	b.n	80020cc <HAL_I2S_Transmit+0x146>

080020d6 <HAL_I2S_Receive>:
  if ((pData == NULL) || (Size == 0U))
 80020d6:	2900      	cmp	r1, #0
 80020d8:	f000 8081 	beq.w	80021de <HAL_I2S_Receive+0x108>
{
 80020dc:	b530      	push	{r4, r5, lr}
 80020de:	b083      	sub	sp, #12
 80020e0:	460c      	mov	r4, r1
  if ((pData == NULL) || (Size == 0U))
 80020e2:	2a00      	cmp	r2, #0
 80020e4:	d07d      	beq.n	80021e2 <HAL_I2S_Receive+0x10c>
  __HAL_LOCK(hi2s);
 80020e6:	f890 1040 	ldrb.w	r1, [r0, #64]	; 0x40
 80020ea:	b2c9      	uxtb	r1, r1
 80020ec:	2901      	cmp	r1, #1
 80020ee:	d07b      	beq.n	80021e8 <HAL_I2S_Receive+0x112>
 80020f0:	2101      	movs	r1, #1
 80020f2:	f880 1040 	strb.w	r1, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 80020f6:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 80020fa:	b2c9      	uxtb	r1, r1
 80020fc:	2901      	cmp	r1, #1
 80020fe:	d004      	beq.n	800210a <HAL_I2S_Receive+0x34>
    __HAL_UNLOCK(hi2s);
 8002100:	2300      	movs	r3, #0
 8002102:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 8002106:	2002      	movs	r0, #2
 8002108:	e06c      	b.n	80021e4 <HAL_I2S_Receive+0x10e>
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 800210a:	2104      	movs	r1, #4
 800210c:	f880 1041 	strb.w	r1, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002110:	2100      	movs	r1, #0
 8002112:	6441      	str	r1, [r0, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8002114:	62c4      	str	r4, [r0, #44]	; 0x2c
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002116:	6801      	ldr	r1, [r0, #0]
 8002118:	69c9      	ldr	r1, [r1, #28]
 800211a:	f001 0107 	and.w	r1, r1, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800211e:	2903      	cmp	r1, #3
 8002120:	d03e      	beq.n	80021a0 <HAL_I2S_Receive+0xca>
 8002122:	2905      	cmp	r1, #5
 8002124:	d03c      	beq.n	80021a0 <HAL_I2S_Receive+0xca>
    hi2s->RxXferSize = Size;
 8002126:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8002128:	8642      	strh	r2, [r0, #50]	; 0x32
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 800212a:	6802      	ldr	r2, [r0, #0]
 800212c:	69d1      	ldr	r1, [r2, #28]
 800212e:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8002132:	d103      	bne.n	800213c <HAL_I2S_Receive+0x66>
    __HAL_I2S_ENABLE(hi2s);
 8002134:	69d1      	ldr	r1, [r2, #28]
 8002136:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 800213a:	61d1      	str	r1, [r2, #28]
 800213c:	461d      	mov	r5, r3
 800213e:	4604      	mov	r4, r0
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002140:	6802      	ldr	r2, [r0, #0]
 8002142:	69d3      	ldr	r3, [r2, #28]
 8002144:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002148:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800214c:	d02d      	beq.n	80021aa <HAL_I2S_Receive+0xd4>
  while (hi2s->RxXferCount > 0U)
 800214e:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 8002150:	b292      	uxth	r2, r2
 8002152:	2a00      	cmp	r2, #0
 8002154:	d03c      	beq.n	80021d0 <HAL_I2S_Receive+0xfa>
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_RXNE, SET, Timeout) != HAL_OK)
 8002156:	462b      	mov	r3, r5
 8002158:	2201      	movs	r2, #1
 800215a:	4611      	mov	r1, r2
 800215c:	4620      	mov	r0, r4
 800215e:	f7ff fe03 	bl	8001d68 <I2S_WaitFlagStateUntilTimeout>
 8002162:	2800      	cmp	r0, #0
 8002164:	d129      	bne.n	80021ba <HAL_I2S_Receive+0xe4>
    (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002166:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002168:	6822      	ldr	r2, [r4, #0]
 800216a:	68d2      	ldr	r2, [r2, #12]
 800216c:	801a      	strh	r2, [r3, #0]
    hi2s->pRxBuffPtr++;
 800216e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002170:	3302      	adds	r3, #2
 8002172:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2s->RxXferCount--;
 8002174:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 8002176:	b292      	uxth	r2, r2
 8002178:	3a01      	subs	r2, #1
 800217a:	b292      	uxth	r2, r2
 800217c:	8662      	strh	r2, [r4, #50]	; 0x32
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
 800217e:	6823      	ldr	r3, [r4, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002186:	d0e2      	beq.n	800214e <HAL_I2S_Receive+0x78>
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002188:	2200      	movs	r2, #0
 800218a:	9201      	str	r2, [sp, #4]
 800218c:	68da      	ldr	r2, [r3, #12]
 800218e:	9201      	str	r2, [sp, #4]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	9301      	str	r3, [sp, #4]
 8002194:	9b01      	ldr	r3, [sp, #4]
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002196:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002198:	f043 0302 	orr.w	r3, r3, #2
 800219c:	6463      	str	r3, [r4, #68]	; 0x44
 800219e:	e7d6      	b.n	800214e <HAL_I2S_Receive+0x78>
    hi2s->RxXferSize = (Size << 1U);
 80021a0:	0052      	lsls	r2, r2, #1
 80021a2:	b292      	uxth	r2, r2
 80021a4:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 80021a6:	8642      	strh	r2, [r0, #50]	; 0x32
 80021a8:	e7bf      	b.n	800212a <HAL_I2S_Receive+0x54>
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80021aa:	2300      	movs	r3, #0
 80021ac:	9300      	str	r3, [sp, #0]
 80021ae:	68d3      	ldr	r3, [r2, #12]
 80021b0:	9300      	str	r3, [sp, #0]
 80021b2:	6893      	ldr	r3, [r2, #8]
 80021b4:	9300      	str	r3, [sp, #0]
 80021b6:	9b00      	ldr	r3, [sp, #0]
 80021b8:	e7c9      	b.n	800214e <HAL_I2S_Receive+0x78>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80021ba:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80021bc:	f043 0301 	orr.w	r3, r3, #1
 80021c0:	6463      	str	r3, [r4, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80021c2:	2001      	movs	r0, #1
 80021c4:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2s);
 80021c8:	2300      	movs	r3, #0
 80021ca:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80021ce:	e009      	b.n	80021e4 <HAL_I2S_Receive+0x10e>
  hi2s->State = HAL_I2S_STATE_READY;
 80021d0:	2301      	movs	r3, #1
 80021d2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UNLOCK(hi2s);
 80021d6:	2000      	movs	r0, #0
 80021d8:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  return HAL_OK;
 80021dc:	e002      	b.n	80021e4 <HAL_I2S_Receive+0x10e>
    return  HAL_ERROR;
 80021de:	2001      	movs	r0, #1
 80021e0:	4770      	bx	lr
 80021e2:	2001      	movs	r0, #1
}
 80021e4:	b003      	add	sp, #12
 80021e6:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hi2s);
 80021e8:	2002      	movs	r0, #2
 80021ea:	e7fb      	b.n	80021e4 <HAL_I2S_Receive+0x10e>

080021ec <HAL_I2S_Transmit_IT>:
  if ((pData == NULL) || (Size == 0U))
 80021ec:	2900      	cmp	r1, #0
 80021ee:	d03c      	beq.n	800226a <HAL_I2S_Transmit_IT+0x7e>
{
 80021f0:	b410      	push	{r4}
  if ((pData == NULL) || (Size == 0U))
 80021f2:	2a00      	cmp	r2, #0
 80021f4:	d03b      	beq.n	800226e <HAL_I2S_Transmit_IT+0x82>
  __HAL_LOCK(hi2s);
 80021f6:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80021fa:	b2db      	uxtb	r3, r3
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d039      	beq.n	8002274 <HAL_I2S_Transmit_IT+0x88>
 8002200:	2301      	movs	r3, #1
 8002202:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 8002206:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800220a:	b2db      	uxtb	r3, r3
 800220c:	2b01      	cmp	r3, #1
 800220e:	d004      	beq.n	800221a <HAL_I2S_Transmit_IT+0x2e>
    __HAL_UNLOCK(hi2s);
 8002210:	2300      	movs	r3, #0
 8002212:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 8002216:	2002      	movs	r0, #2
 8002218:	e02a      	b.n	8002270 <HAL_I2S_Transmit_IT+0x84>
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800221a:	2303      	movs	r3, #3
 800221c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002220:	2300      	movs	r3, #0
 8002222:	6443      	str	r3, [r0, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8002224:	6241      	str	r1, [r0, #36]	; 0x24
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002226:	6803      	ldr	r3, [r0, #0]
 8002228:	69db      	ldr	r3, [r3, #28]
 800222a:	f003 0307 	and.w	r3, r3, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800222e:	2b03      	cmp	r3, #3
 8002230:	d016      	beq.n	8002260 <HAL_I2S_Transmit_IT+0x74>
 8002232:	2b05      	cmp	r3, #5
 8002234:	d014      	beq.n	8002260 <HAL_I2S_Transmit_IT+0x74>
    hi2s->TxXferSize = Size;
 8002236:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8002238:	8542      	strh	r2, [r0, #42]	; 0x2a
  __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800223a:	6802      	ldr	r2, [r0, #0]
 800223c:	6853      	ldr	r3, [r2, #4]
 800223e:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8002242:	6053      	str	r3, [r2, #4]
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8002244:	6803      	ldr	r3, [r0, #0]
 8002246:	69da      	ldr	r2, [r3, #28]
 8002248:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800224c:	d103      	bne.n	8002256 <HAL_I2S_Transmit_IT+0x6a>
    __HAL_I2S_ENABLE(hi2s);
 800224e:	69da      	ldr	r2, [r3, #28]
 8002250:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002254:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2s);
 8002256:	2300      	movs	r3, #0
 8002258:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  return HAL_OK;
 800225c:	4618      	mov	r0, r3
 800225e:	e007      	b.n	8002270 <HAL_I2S_Transmit_IT+0x84>
    hi2s->TxXferSize = (Size << 1U);
 8002260:	0052      	lsls	r2, r2, #1
 8002262:	b292      	uxth	r2, r2
 8002264:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8002266:	8542      	strh	r2, [r0, #42]	; 0x2a
 8002268:	e7e7      	b.n	800223a <HAL_I2S_Transmit_IT+0x4e>
    return  HAL_ERROR;
 800226a:	2001      	movs	r0, #1
 800226c:	4770      	bx	lr
 800226e:	2001      	movs	r0, #1
}
 8002270:	bc10      	pop	{r4}
 8002272:	4770      	bx	lr
  __HAL_LOCK(hi2s);
 8002274:	2002      	movs	r0, #2
 8002276:	e7fb      	b.n	8002270 <HAL_I2S_Transmit_IT+0x84>

08002278 <HAL_I2S_Receive_IT>:
  if ((pData == NULL) || (Size == 0U))
 8002278:	2900      	cmp	r1, #0
 800227a:	d03c      	beq.n	80022f6 <HAL_I2S_Receive_IT+0x7e>
{
 800227c:	b410      	push	{r4}
  if ((pData == NULL) || (Size == 0U))
 800227e:	2a00      	cmp	r2, #0
 8002280:	d03b      	beq.n	80022fa <HAL_I2S_Receive_IT+0x82>
  __HAL_LOCK(hi2s);
 8002282:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002286:	b2db      	uxtb	r3, r3
 8002288:	2b01      	cmp	r3, #1
 800228a:	d039      	beq.n	8002300 <HAL_I2S_Receive_IT+0x88>
 800228c:	2301      	movs	r3, #1
 800228e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 8002292:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b01      	cmp	r3, #1
 800229a:	d004      	beq.n	80022a6 <HAL_I2S_Receive_IT+0x2e>
    __HAL_UNLOCK(hi2s);
 800229c:	2300      	movs	r3, #0
 800229e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 80022a2:	2002      	movs	r0, #2
 80022a4:	e02a      	b.n	80022fc <HAL_I2S_Receive_IT+0x84>
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 80022a6:	2304      	movs	r3, #4
 80022a8:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80022ac:	2300      	movs	r3, #0
 80022ae:	6443      	str	r3, [r0, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 80022b0:	62c1      	str	r1, [r0, #44]	; 0x2c
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80022b2:	6803      	ldr	r3, [r0, #0]
 80022b4:	69db      	ldr	r3, [r3, #28]
 80022b6:	f003 0307 	and.w	r3, r3, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80022ba:	2b03      	cmp	r3, #3
 80022bc:	d016      	beq.n	80022ec <HAL_I2S_Receive_IT+0x74>
 80022be:	2b05      	cmp	r3, #5
 80022c0:	d014      	beq.n	80022ec <HAL_I2S_Receive_IT+0x74>
    hi2s->RxXferSize = Size;
 80022c2:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 80022c4:	8642      	strh	r2, [r0, #50]	; 0x32
  __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80022c6:	6802      	ldr	r2, [r0, #0]
 80022c8:	6853      	ldr	r3, [r2, #4]
 80022ca:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80022ce:	6053      	str	r3, [r2, #4]
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 80022d0:	6803      	ldr	r3, [r0, #0]
 80022d2:	69da      	ldr	r2, [r3, #28]
 80022d4:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80022d8:	d103      	bne.n	80022e2 <HAL_I2S_Receive_IT+0x6a>
    __HAL_I2S_ENABLE(hi2s);
 80022da:	69da      	ldr	r2, [r3, #28]
 80022dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80022e0:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2s);
 80022e2:	2300      	movs	r3, #0
 80022e4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  return HAL_OK;
 80022e8:	4618      	mov	r0, r3
 80022ea:	e007      	b.n	80022fc <HAL_I2S_Receive_IT+0x84>
    hi2s->RxXferSize = (Size << 1U);
 80022ec:	0052      	lsls	r2, r2, #1
 80022ee:	b292      	uxth	r2, r2
 80022f0:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 80022f2:	8642      	strh	r2, [r0, #50]	; 0x32
 80022f4:	e7e7      	b.n	80022c6 <HAL_I2S_Receive_IT+0x4e>
    return  HAL_ERROR;
 80022f6:	2001      	movs	r0, #1
 80022f8:	4770      	bx	lr
 80022fa:	2001      	movs	r0, #1
}
 80022fc:	bc10      	pop	{r4}
 80022fe:	4770      	bx	lr
  __HAL_LOCK(hi2s);
 8002300:	2002      	movs	r0, #2
 8002302:	e7fb      	b.n	80022fc <HAL_I2S_Receive_IT+0x84>

08002304 <HAL_I2S_Transmit_DMA>:
  if ((pData == NULL) || (Size == 0U))
 8002304:	2900      	cmp	r1, #0
 8002306:	d05e      	beq.n	80023c6 <HAL_I2S_Transmit_DMA+0xc2>
{
 8002308:	b510      	push	{r4, lr}
  if ((pData == NULL) || (Size == 0U))
 800230a:	2a00      	cmp	r2, #0
 800230c:	d05e      	beq.n	80023cc <HAL_I2S_Transmit_DMA+0xc8>
  __HAL_LOCK(hi2s);
 800230e:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002312:	b2db      	uxtb	r3, r3
 8002314:	2b01      	cmp	r3, #1
 8002316:	d05c      	beq.n	80023d2 <HAL_I2S_Transmit_DMA+0xce>
 8002318:	2301      	movs	r3, #1
 800231a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 800231e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002322:	b2db      	uxtb	r3, r3
 8002324:	2b01      	cmp	r3, #1
 8002326:	d004      	beq.n	8002332 <HAL_I2S_Transmit_DMA+0x2e>
    __HAL_UNLOCK(hi2s);
 8002328:	2300      	movs	r3, #0
 800232a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 800232e:	2302      	movs	r3, #2
 8002330:	e04d      	b.n	80023ce <HAL_I2S_Transmit_DMA+0xca>
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8002332:	2303      	movs	r3, #3
 8002334:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002338:	2300      	movs	r3, #0
 800233a:	6443      	str	r3, [r0, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 800233c:	6241      	str	r1, [r0, #36]	; 0x24
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800233e:	6803      	ldr	r3, [r0, #0]
 8002340:	69db      	ldr	r3, [r3, #28]
 8002342:	f003 0307 	and.w	r3, r3, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002346:	2b03      	cmp	r3, #3
 8002348:	d02d      	beq.n	80023a6 <HAL_I2S_Transmit_DMA+0xa2>
 800234a:	2b05      	cmp	r3, #5
 800234c:	d02b      	beq.n	80023a6 <HAL_I2S_Transmit_DMA+0xa2>
    hi2s->TxXferSize = Size;
 800234e:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8002350:	8542      	strh	r2, [r0, #42]	; 0x2a
 8002352:	4604      	mov	r4, r0
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8002354:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002356:	4a20      	ldr	r2, [pc, #128]	; (80023d8 <HAL_I2S_Transmit_DMA+0xd4>)
 8002358:	641a      	str	r2, [r3, #64]	; 0x40
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 800235a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800235c:	4a1f      	ldr	r2, [pc, #124]	; (80023dc <HAL_I2S_Transmit_DMA+0xd8>)
 800235e:	63da      	str	r2, [r3, #60]	; 0x3c
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8002360:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002362:	4a1f      	ldr	r2, [pc, #124]	; (80023e0 <HAL_I2S_Transmit_DMA+0xdc>)
 8002364:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize))
 8002366:	6802      	ldr	r2, [r0, #0]
 8002368:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 800236a:	b29b      	uxth	r3, r3
 800236c:	320c      	adds	r2, #12
 800236e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8002370:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8002372:	f7fe fad6 	bl	8000922 <HAL_DMA_Start_IT>
 8002376:	4603      	mov	r3, r0
 8002378:	b9d0      	cbnz	r0, 80023b0 <HAL_I2S_Transmit_DMA+0xac>
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800237a:	6822      	ldr	r2, [r4, #0]
 800237c:	69d1      	ldr	r1, [r2, #28]
 800237e:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8002382:	d103      	bne.n	800238c <HAL_I2S_Transmit_DMA+0x88>
    __HAL_I2S_ENABLE(hi2s);
 8002384:	69d1      	ldr	r1, [r2, #28]
 8002386:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 800238a:	61d1      	str	r1, [r2, #28]
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 800238c:	6822      	ldr	r2, [r4, #0]
 800238e:	6851      	ldr	r1, [r2, #4]
 8002390:	f011 0f02 	tst.w	r1, #2
 8002394:	d103      	bne.n	800239e <HAL_I2S_Transmit_DMA+0x9a>
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002396:	6851      	ldr	r1, [r2, #4]
 8002398:	f041 0102 	orr.w	r1, r1, #2
 800239c:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hi2s);
 800239e:	2200      	movs	r2, #0
 80023a0:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
  return HAL_OK;
 80023a4:	e013      	b.n	80023ce <HAL_I2S_Transmit_DMA+0xca>
    hi2s->TxXferSize = (Size << 1U);
 80023a6:	0052      	lsls	r2, r2, #1
 80023a8:	b292      	uxth	r2, r2
 80023aa:	8502      	strh	r2, [r0, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 80023ac:	8542      	strh	r2, [r0, #42]	; 0x2a
 80023ae:	e7d0      	b.n	8002352 <HAL_I2S_Transmit_DMA+0x4e>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80023b0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80023b2:	f043 0308 	orr.w	r3, r3, #8
 80023b6:	6463      	str	r3, [r4, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80023b8:	2301      	movs	r3, #1
 80023ba:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2s);
 80023be:	2200      	movs	r2, #0
 80023c0:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_ERROR;
 80023c4:	e003      	b.n	80023ce <HAL_I2S_Transmit_DMA+0xca>
    return  HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	4770      	bx	lr
    return  HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hi2s);
 80023d2:	2302      	movs	r3, #2
 80023d4:	e7fb      	b.n	80023ce <HAL_I2S_Transmit_DMA+0xca>
 80023d6:	bf00      	nop
 80023d8:	080026db 	.word	0x080026db
 80023dc:	0800271f 	.word	0x0800271f
 80023e0:	0800287f 	.word	0x0800287f

080023e4 <HAL_I2S_Receive_DMA>:
  if ((pData == NULL) || (Size == 0U))
 80023e4:	2900      	cmp	r1, #0
 80023e6:	d06d      	beq.n	80024c4 <HAL_I2S_Receive_DMA+0xe0>
{
 80023e8:	b510      	push	{r4, lr}
 80023ea:	b082      	sub	sp, #8
  if ((pData == NULL) || (Size == 0U))
 80023ec:	2a00      	cmp	r2, #0
 80023ee:	d06c      	beq.n	80024ca <HAL_I2S_Receive_DMA+0xe6>
  __HAL_LOCK(hi2s);
 80023f0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d06b      	beq.n	80024d2 <HAL_I2S_Receive_DMA+0xee>
 80023fa:	2301      	movs	r3, #1
 80023fc:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State != HAL_I2S_STATE_READY)
 8002400:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002404:	b2db      	uxtb	r3, r3
 8002406:	2b01      	cmp	r3, #1
 8002408:	d004      	beq.n	8002414 <HAL_I2S_Receive_DMA+0x30>
    __HAL_UNLOCK(hi2s);
 800240a:	2300      	movs	r3, #0
 800240c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    return HAL_BUSY;
 8002410:	2302      	movs	r3, #2
 8002412:	e05b      	b.n	80024cc <HAL_I2S_Receive_DMA+0xe8>
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8002414:	2304      	movs	r3, #4
 8002416:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800241a:	2300      	movs	r3, #0
 800241c:	6443      	str	r3, [r0, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 800241e:	62c1      	str	r1, [r0, #44]	; 0x2c
  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002420:	6803      	ldr	r3, [r0, #0]
 8002422:	69db      	ldr	r3, [r3, #28]
 8002424:	f003 0307 	and.w	r3, r3, #7
  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002428:	2b03      	cmp	r3, #3
 800242a:	d033      	beq.n	8002494 <HAL_I2S_Receive_DMA+0xb0>
 800242c:	2b05      	cmp	r3, #5
 800242e:	d031      	beq.n	8002494 <HAL_I2S_Receive_DMA+0xb0>
    hi2s->RxXferSize = Size;
 8002430:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8002432:	8642      	strh	r2, [r0, #50]	; 0x32
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002434:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8002436:	4a28      	ldr	r2, [pc, #160]	; (80024d8 <HAL_I2S_Receive_DMA+0xf4>)
 8002438:	641a      	str	r2, [r3, #64]	; 0x40
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 800243a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800243c:	4a27      	ldr	r2, [pc, #156]	; (80024dc <HAL_I2S_Receive_DMA+0xf8>)
 800243e:	63da      	str	r2, [r3, #60]	; 0x3c
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002440:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8002442:	4a27      	ldr	r2, [pc, #156]	; (80024e0 <HAL_I2S_Receive_DMA+0xfc>)
 8002444:	64da      	str	r2, [r3, #76]	; 0x4c
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002446:	6801      	ldr	r1, [r0, #0]
 8002448:	69cb      	ldr	r3, [r1, #28]
 800244a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800244e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002452:	d024      	beq.n	800249e <HAL_I2S_Receive_DMA+0xba>
 8002454:	4604      	mov	r4, r0
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr, hi2s->RxXferSize))
 8002456:	8e03      	ldrh	r3, [r0, #48]	; 0x30
 8002458:	b29b      	uxth	r3, r3
 800245a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800245c:	310c      	adds	r1, #12
 800245e:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 8002460:	f7fe fa5f 	bl	8000922 <HAL_DMA_Start_IT>
 8002464:	4603      	mov	r3, r0
 8002466:	bb10      	cbnz	r0, 80024ae <HAL_I2S_Receive_DMA+0xca>
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002468:	6822      	ldr	r2, [r4, #0]
 800246a:	69d1      	ldr	r1, [r2, #28]
 800246c:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8002470:	d103      	bne.n	800247a <HAL_I2S_Receive_DMA+0x96>
    __HAL_I2S_ENABLE(hi2s);
 8002472:	69d1      	ldr	r1, [r2, #28]
 8002474:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8002478:	61d1      	str	r1, [r2, #28]
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 800247a:	6822      	ldr	r2, [r4, #0]
 800247c:	6851      	ldr	r1, [r2, #4]
 800247e:	f011 0f01 	tst.w	r1, #1
 8002482:	d103      	bne.n	800248c <HAL_I2S_Receive_DMA+0xa8>
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002484:	6851      	ldr	r1, [r2, #4]
 8002486:	f041 0101 	orr.w	r1, r1, #1
 800248a:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hi2s);
 800248c:	2200      	movs	r2, #0
 800248e:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
  return HAL_OK;
 8002492:	e01b      	b.n	80024cc <HAL_I2S_Receive_DMA+0xe8>
    hi2s->RxXferSize = (Size << 1U);
 8002494:	0052      	lsls	r2, r2, #1
 8002496:	b292      	uxth	r2, r2
 8002498:	8602      	strh	r2, [r0, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 800249a:	8642      	strh	r2, [r0, #50]	; 0x32
 800249c:	e7ca      	b.n	8002434 <HAL_I2S_Receive_DMA+0x50>
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800249e:	2300      	movs	r3, #0
 80024a0:	9301      	str	r3, [sp, #4]
 80024a2:	68cb      	ldr	r3, [r1, #12]
 80024a4:	9301      	str	r3, [sp, #4]
 80024a6:	688b      	ldr	r3, [r1, #8]
 80024a8:	9301      	str	r3, [sp, #4]
 80024aa:	9b01      	ldr	r3, [sp, #4]
 80024ac:	e7d2      	b.n	8002454 <HAL_I2S_Receive_DMA+0x70>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80024ae:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80024b0:	f043 0308 	orr.w	r3, r3, #8
 80024b4:	6463      	str	r3, [r4, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80024b6:	2301      	movs	r3, #1
 80024b8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2s);
 80024bc:	2200      	movs	r2, #0
 80024be:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_ERROR;
 80024c2:	e003      	b.n	80024cc <HAL_I2S_Receive_DMA+0xe8>
    return  HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	4770      	bx	lr
    return  HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	b002      	add	sp, #8
 80024d0:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hi2s);
 80024d2:	2302      	movs	r3, #2
 80024d4:	e7fa      	b.n	80024cc <HAL_I2S_Receive_DMA+0xe8>
 80024d6:	bf00      	nop
 80024d8:	08002745 	.word	0x08002745
 80024dc:	08002789 	.word	0x08002789
 80024e0:	0800287f 	.word	0x0800287f

080024e4 <HAL_I2S_DMAPause>:
  __HAL_LOCK(hi2s);
 80024e4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d034      	beq.n	8002558 <HAL_I2S_DMAPause+0x74>
 80024ee:	2301      	movs	r3, #1
 80024f0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80024f4:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	2b03      	cmp	r3, #3
 80024fc:	d00e      	beq.n	800251c <HAL_I2S_DMAPause+0x38>
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80024fe:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002502:	b2db      	uxtb	r3, r3
 8002504:	2b04      	cmp	r3, #4
 8002506:	d00f      	beq.n	8002528 <HAL_I2S_DMAPause+0x44>
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8002508:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800250c:	b2db      	uxtb	r3, r3
 800250e:	2b05      	cmp	r3, #5
 8002510:	d010      	beq.n	8002534 <HAL_I2S_DMAPause+0x50>
  __HAL_UNLOCK(hi2s);
 8002512:	2300      	movs	r3, #0
 8002514:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  return HAL_OK;
 8002518:	4618      	mov	r0, r3
 800251a:	4770      	bx	lr
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800251c:	6802      	ldr	r2, [r0, #0]
 800251e:	6853      	ldr	r3, [r2, #4]
 8002520:	f023 0302 	bic.w	r3, r3, #2
 8002524:	6053      	str	r3, [r2, #4]
 8002526:	e7f4      	b.n	8002512 <HAL_I2S_DMAPause+0x2e>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002528:	6802      	ldr	r2, [r0, #0]
 800252a:	6853      	ldr	r3, [r2, #4]
 800252c:	f023 0301 	bic.w	r3, r3, #1
 8002530:	6053      	str	r3, [r2, #4]
 8002532:	e7ee      	b.n	8002512 <HAL_I2S_DMAPause+0x2e>
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002534:	6802      	ldr	r2, [r0, #0]
 8002536:	6853      	ldr	r3, [r2, #4]
 8002538:	f023 0303 	bic.w	r3, r3, #3
 800253c:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800253e:	6802      	ldr	r2, [r0, #0]
 8002540:	4b06      	ldr	r3, [pc, #24]	; (800255c <HAL_I2S_DMAPause+0x78>)
 8002542:	429a      	cmp	r2, r3
 8002544:	d006      	beq.n	8002554 <HAL_I2S_DMAPause+0x70>
 8002546:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800254a:	6853      	ldr	r3, [r2, #4]
 800254c:	f023 0303 	bic.w	r3, r3, #3
 8002550:	6053      	str	r3, [r2, #4]
 8002552:	e7de      	b.n	8002512 <HAL_I2S_DMAPause+0x2e>
 8002554:	4a02      	ldr	r2, [pc, #8]	; (8002560 <HAL_I2S_DMAPause+0x7c>)
 8002556:	e7f8      	b.n	800254a <HAL_I2S_DMAPause+0x66>
  __HAL_LOCK(hi2s);
 8002558:	2002      	movs	r0, #2
}
 800255a:	4770      	bx	lr
 800255c:	40003800 	.word	0x40003800
 8002560:	40003400 	.word	0x40003400

08002564 <HAL_I2S_DMAResume>:
  __HAL_LOCK(hi2s);
 8002564:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002568:	b2db      	uxtb	r3, r3
 800256a:	2b01      	cmp	r3, #1
 800256c:	d04e      	beq.n	800260c <HAL_I2S_DMAResume+0xa8>
 800256e:	2301      	movs	r3, #1
 8002570:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002574:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002578:	b2db      	uxtb	r3, r3
 800257a:	2b03      	cmp	r3, #3
 800257c:	d017      	beq.n	80025ae <HAL_I2S_DMAResume+0x4a>
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800257e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002582:	b2db      	uxtb	r3, r3
 8002584:	2b04      	cmp	r3, #4
 8002586:	d018      	beq.n	80025ba <HAL_I2S_DMAResume+0x56>
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8002588:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b05      	cmp	r3, #5
 8002590:	d019      	beq.n	80025c6 <HAL_I2S_DMAResume+0x62>
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002592:	6803      	ldr	r3, [r0, #0]
 8002594:	69da      	ldr	r2, [r3, #28]
 8002596:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800259a:	d103      	bne.n	80025a4 <HAL_I2S_DMAResume+0x40>
    __HAL_I2S_ENABLE(hi2s);
 800259c:	69da      	ldr	r2, [r3, #28]
 800259e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80025a2:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2s);
 80025a4:	2300      	movs	r3, #0
 80025a6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  return HAL_OK;
 80025aa:	4618      	mov	r0, r3
 80025ac:	4770      	bx	lr
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80025ae:	6802      	ldr	r2, [r0, #0]
 80025b0:	6853      	ldr	r3, [r2, #4]
 80025b2:	f043 0302 	orr.w	r3, r3, #2
 80025b6:	6053      	str	r3, [r2, #4]
 80025b8:	e7eb      	b.n	8002592 <HAL_I2S_DMAResume+0x2e>
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80025ba:	6802      	ldr	r2, [r0, #0]
 80025bc:	6853      	ldr	r3, [r2, #4]
 80025be:	f043 0301 	orr.w	r3, r3, #1
 80025c2:	6053      	str	r3, [r2, #4]
 80025c4:	e7e5      	b.n	8002592 <HAL_I2S_DMAResume+0x2e>
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80025c6:	6802      	ldr	r2, [r0, #0]
 80025c8:	6853      	ldr	r3, [r2, #4]
 80025ca:	f043 0303 	orr.w	r3, r3, #3
 80025ce:	6053      	str	r3, [r2, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80025d0:	6802      	ldr	r2, [r0, #0]
 80025d2:	4b0f      	ldr	r3, [pc, #60]	; (8002610 <HAL_I2S_DMAResume+0xac>)
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d014      	beq.n	8002602 <HAL_I2S_DMAResume+0x9e>
 80025d8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80025dc:	6853      	ldr	r3, [r2, #4]
 80025de:	f043 0303 	orr.w	r3, r3, #3
 80025e2:	6053      	str	r3, [r2, #4]
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 80025e4:	6802      	ldr	r2, [r0, #0]
 80025e6:	4b0a      	ldr	r3, [pc, #40]	; (8002610 <HAL_I2S_DMAResume+0xac>)
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d00c      	beq.n	8002606 <HAL_I2S_DMAResume+0xa2>
 80025ec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80025f0:	69da      	ldr	r2, [r3, #28]
 80025f2:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80025f6:	d1cc      	bne.n	8002592 <HAL_I2S_DMAResume+0x2e>
      __HAL_I2SEXT_ENABLE(hi2s);
 80025f8:	69da      	ldr	r2, [r3, #28]
 80025fa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80025fe:	61da      	str	r2, [r3, #28]
 8002600:	e7c7      	b.n	8002592 <HAL_I2S_DMAResume+0x2e>
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002602:	4a04      	ldr	r2, [pc, #16]	; (8002614 <HAL_I2S_DMAResume+0xb0>)
 8002604:	e7ea      	b.n	80025dc <HAL_I2S_DMAResume+0x78>
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 8002606:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800260a:	e7f1      	b.n	80025f0 <HAL_I2S_DMAResume+0x8c>
  __HAL_LOCK(hi2s);
 800260c:	2002      	movs	r0, #2
}
 800260e:	4770      	bx	lr
 8002610:	40003800 	.word	0x40003800
 8002614:	40003400 	.word	0x40003400

08002618 <HAL_I2S_DMAStop>:
{
 8002618:	b538      	push	{r3, r4, r5, lr}
 800261a:	4604      	mov	r4, r0
  CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800261c:	6802      	ldr	r2, [r0, #0]
 800261e:	6853      	ldr	r3, [r2, #4]
 8002620:	f023 0302 	bic.w	r3, r3, #2
 8002624:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002626:	6802      	ldr	r2, [r0, #0]
 8002628:	6853      	ldr	r3, [r2, #4]
 800262a:	f023 0301 	bic.w	r3, r3, #1
 800262e:	6053      	str	r3, [r2, #4]
  if (hi2s->hdmatx != NULL)
 8002630:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8002632:	b308      	cbz	r0, 8002678 <HAL_I2S_DMAStop+0x60>
    if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8002634:	f7fe f9af 	bl	8000996 <HAL_DMA_Abort>
 8002638:	4605      	mov	r5, r0
 800263a:	b120      	cbz	r0, 8002646 <HAL_I2S_DMAStop+0x2e>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800263c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800263e:	f043 0308 	orr.w	r3, r3, #8
 8002642:	6463      	str	r3, [r4, #68]	; 0x44
      errorcode = HAL_ERROR;
 8002644:	2501      	movs	r5, #1
  if (hi2s->hdmarx != NULL)
 8002646:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002648:	b138      	cbz	r0, 800265a <HAL_I2S_DMAStop+0x42>
    if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 800264a:	f7fe f9a4 	bl	8000996 <HAL_DMA_Abort>
 800264e:	b120      	cbz	r0, 800265a <HAL_I2S_DMAStop+0x42>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002650:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002652:	f043 0308 	orr.w	r3, r3, #8
 8002656:	6463      	str	r3, [r4, #68]	; 0x44
      errorcode = HAL_ERROR;
 8002658:	2501      	movs	r5, #1
  if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 800265a:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800265e:	b2db      	uxtb	r3, r3
 8002660:	2b05      	cmp	r3, #5
 8002662:	d00b      	beq.n	800267c <HAL_I2S_DMAStop+0x64>
  __HAL_I2S_DISABLE(hi2s);
 8002664:	6822      	ldr	r2, [r4, #0]
 8002666:	69d3      	ldr	r3, [r2, #28]
 8002668:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800266c:	61d3      	str	r3, [r2, #28]
  hi2s->State = HAL_I2S_STATE_READY;
 800266e:	2301      	movs	r3, #1
 8002670:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
}
 8002674:	4628      	mov	r0, r5
 8002676:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002678:	2500      	movs	r5, #0
 800267a:	e7e4      	b.n	8002646 <HAL_I2S_DMAStop+0x2e>
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 800267c:	6822      	ldr	r2, [r4, #0]
 800267e:	4b12      	ldr	r3, [pc, #72]	; (80026c8 <HAL_I2S_DMAStop+0xb0>)
 8002680:	429a      	cmp	r2, r3
 8002682:	d01a      	beq.n	80026ba <HAL_I2S_DMAStop+0xa2>
 8002684:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002688:	6853      	ldr	r3, [r2, #4]
 800268a:	f023 0302 	bic.w	r3, r3, #2
 800268e:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8002690:	6822      	ldr	r2, [r4, #0]
 8002692:	4b0d      	ldr	r3, [pc, #52]	; (80026c8 <HAL_I2S_DMAStop+0xb0>)
 8002694:	429a      	cmp	r2, r3
 8002696:	d012      	beq.n	80026be <HAL_I2S_DMAStop+0xa6>
 8002698:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800269c:	6853      	ldr	r3, [r2, #4]
 800269e:	f023 0301 	bic.w	r3, r3, #1
 80026a2:	6053      	str	r3, [r2, #4]
    __HAL_I2SEXT_DISABLE(hi2s);
 80026a4:	6822      	ldr	r2, [r4, #0]
 80026a6:	4b08      	ldr	r3, [pc, #32]	; (80026c8 <HAL_I2S_DMAStop+0xb0>)
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d00a      	beq.n	80026c2 <HAL_I2S_DMAStop+0xaa>
 80026ac:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80026b0:	69d3      	ldr	r3, [r2, #28]
 80026b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80026b6:	61d3      	str	r3, [r2, #28]
 80026b8:	e7d4      	b.n	8002664 <HAL_I2S_DMAStop+0x4c>
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80026ba:	4a04      	ldr	r2, [pc, #16]	; (80026cc <HAL_I2S_DMAStop+0xb4>)
 80026bc:	e7e4      	b.n	8002688 <HAL_I2S_DMAStop+0x70>
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 80026be:	4a03      	ldr	r2, [pc, #12]	; (80026cc <HAL_I2S_DMAStop+0xb4>)
 80026c0:	e7ec      	b.n	800269c <HAL_I2S_DMAStop+0x84>
    __HAL_I2SEXT_DISABLE(hi2s);
 80026c2:	4a02      	ldr	r2, [pc, #8]	; (80026cc <HAL_I2S_DMAStop+0xb4>)
 80026c4:	e7f4      	b.n	80026b0 <HAL_I2S_DMAStop+0x98>
 80026c6:	bf00      	nop
 80026c8:	40003800 	.word	0x40003800
 80026cc:	40003400 	.word	0x40003400

080026d0 <HAL_I2S_IRQHandler>:
{
 80026d0:	b508      	push	{r3, lr}
  hi2s->IrqHandlerISR(hi2s);
 80026d2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80026d4:	4798      	blx	r3
 80026d6:	bd08      	pop	{r3, pc}

080026d8 <HAL_I2S_TxHalfCpltCallback>:
{
 80026d8:	4770      	bx	lr

080026da <I2S_DMATxHalfCplt>:
{
 80026da:	b508      	push	{r3, lr}
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80026dc:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80026de:	f7ff fffb 	bl	80026d8 <HAL_I2S_TxHalfCpltCallback>
 80026e2:	bd08      	pop	{r3, pc}

080026e4 <HAL_I2S_TxCpltCallback>:
{
 80026e4:	4770      	bx	lr

080026e6 <I2S_Transmit_IT>:
{
 80026e6:	b508      	push	{r3, lr}
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80026e8:	6803      	ldr	r3, [r0, #0]
 80026ea:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80026ec:	8812      	ldrh	r2, [r2, #0]
 80026ee:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80026f0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80026f2:	3302      	adds	r3, #2
 80026f4:	6243      	str	r3, [r0, #36]	; 0x24
  hi2s->TxXferCount--;
 80026f6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	3b01      	subs	r3, #1
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2s->TxXferCount == 0U)
 8002700:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002702:	b29b      	uxth	r3, r3
 8002704:	b103      	cbz	r3, 8002708 <I2S_Transmit_IT+0x22>
 8002706:	bd08      	pop	{r3, pc}
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002708:	6802      	ldr	r2, [r0, #0]
 800270a:	6853      	ldr	r3, [r2, #4]
 800270c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002710:	6053      	str	r3, [r2, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8002712:	2301      	movs	r3, #1
 8002714:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2S_TxCpltCallback(hi2s);
 8002718:	f7ff ffe4 	bl	80026e4 <HAL_I2S_TxCpltCallback>
}
 800271c:	e7f3      	b.n	8002706 <I2S_Transmit_IT+0x20>

0800271e <I2S_DMATxCplt>:
{
 800271e:	b508      	push	{r3, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002720:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 8002722:	69c2      	ldr	r2, [r0, #28]
 8002724:	b94a      	cbnz	r2, 800273a <I2S_DMATxCplt+0x1c>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002726:	6819      	ldr	r1, [r3, #0]
 8002728:	684a      	ldr	r2, [r1, #4]
 800272a:	f022 0202 	bic.w	r2, r2, #2
 800272e:	604a      	str	r2, [r1, #4]
    hi2s->TxXferCount = 0U;
 8002730:	2200      	movs	r2, #0
 8002732:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8002734:	2201      	movs	r2, #1
 8002736:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  HAL_I2S_TxCpltCallback(hi2s);
 800273a:	4618      	mov	r0, r3
 800273c:	f7ff ffd2 	bl	80026e4 <HAL_I2S_TxCpltCallback>
 8002740:	bd08      	pop	{r3, pc}
{
 8002742:	4770      	bx	lr

08002744 <I2S_DMARxHalfCplt>:
{
 8002744:	b508      	push	{r3, lr}
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8002746:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8002748:	f003 ff12 	bl	8006570 <HAL_I2S_RxHalfCpltCallback>
 800274c:	bd08      	pop	{r3, pc}
{
 800274e:	4770      	bx	lr

08002750 <I2S_Receive_IT>:
{
 8002750:	b508      	push	{r3, lr}
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002752:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002754:	6802      	ldr	r2, [r0, #0]
 8002756:	68d2      	ldr	r2, [r2, #12]
 8002758:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800275a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800275c:	3302      	adds	r3, #2
 800275e:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2s->RxXferCount--;
 8002760:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8002762:	b29b      	uxth	r3, r3
 8002764:	3b01      	subs	r3, #1
 8002766:	b29b      	uxth	r3, r3
 8002768:	8643      	strh	r3, [r0, #50]	; 0x32
  if (hi2s->RxXferCount == 0U)
 800276a:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 800276c:	b29b      	uxth	r3, r3
 800276e:	b103      	cbz	r3, 8002772 <I2S_Receive_IT+0x22>
 8002770:	bd08      	pop	{r3, pc}
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002772:	6802      	ldr	r2, [r0, #0]
 8002774:	6853      	ldr	r3, [r2, #4]
 8002776:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800277a:	6053      	str	r3, [r2, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 800277c:	2301      	movs	r3, #1
 800277e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2S_RxCpltCallback(hi2s);
 8002782:	f003 fef6 	bl	8006572 <HAL_I2S_RxCpltCallback>
}
 8002786:	e7f3      	b.n	8002770 <I2S_Receive_IT+0x20>

08002788 <I2S_DMARxCplt>:
{
 8002788:	b508      	push	{r3, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800278a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 800278c:	69c2      	ldr	r2, [r0, #28]
 800278e:	b94a      	cbnz	r2, 80027a4 <I2S_DMARxCplt+0x1c>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002790:	6819      	ldr	r1, [r3, #0]
 8002792:	684a      	ldr	r2, [r1, #4]
 8002794:	f022 0201 	bic.w	r2, r2, #1
 8002798:	604a      	str	r2, [r1, #4]
    hi2s->RxXferCount = 0U;
 800279a:	2200      	movs	r2, #0
 800279c:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 800279e:	2201      	movs	r2, #1
 80027a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  HAL_I2S_RxCpltCallback(hi2s);
 80027a4:	4618      	mov	r0, r3
 80027a6:	f003 fee4 	bl	8006572 <HAL_I2S_RxCpltCallback>
 80027aa:	bd08      	pop	{r3, pc}

080027ac <HAL_I2S_ErrorCallback>:
{
 80027ac:	4770      	bx	lr

080027ae <I2S_IRQHandler>:
{
 80027ae:	b510      	push	{r4, lr}
 80027b0:	b084      	sub	sp, #16
 80027b2:	4604      	mov	r4, r0
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80027b4:	6802      	ldr	r2, [r0, #0]
 80027b6:	6893      	ldr	r3, [r2, #8]
 80027b8:	9303      	str	r3, [sp, #12]
  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80027ba:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	2b04      	cmp	r3, #4
 80027c2:	d006      	beq.n	80027d2 <I2S_IRQHandler+0x24>
  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80027c4:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	2b03      	cmp	r3, #3
 80027cc:	d02c      	beq.n	8002828 <I2S_IRQHandler+0x7a>
}
 80027ce:	b004      	add	sp, #16
 80027d0:	bd10      	pop	{r4, pc}
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80027d2:	9b03      	ldr	r3, [sp, #12]
 80027d4:	f013 0f01 	tst.w	r3, #1
 80027d8:	d003      	beq.n	80027e2 <I2S_IRQHandler+0x34>
 80027da:	6853      	ldr	r3, [r2, #4]
 80027dc:	f013 0f40 	tst.w	r3, #64	; 0x40
 80027e0:	d11f      	bne.n	8002822 <I2S_IRQHandler+0x74>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80027e2:	9b03      	ldr	r3, [sp, #12]
 80027e4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80027e8:	d0ec      	beq.n	80027c4 <I2S_IRQHandler+0x16>
 80027ea:	6823      	ldr	r3, [r4, #0]
 80027ec:	685a      	ldr	r2, [r3, #4]
 80027ee:	f012 0f20 	tst.w	r2, #32
 80027f2:	d0e7      	beq.n	80027c4 <I2S_IRQHandler+0x16>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80027fa:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80027fc:	2300      	movs	r3, #0
 80027fe:	9301      	str	r3, [sp, #4]
 8002800:	6823      	ldr	r3, [r4, #0]
 8002802:	68da      	ldr	r2, [r3, #12]
 8002804:	9201      	str	r2, [sp, #4]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	9301      	str	r3, [sp, #4]
 800280a:	9b01      	ldr	r3, [sp, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 800280c:	2301      	movs	r3, #1
 800280e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002812:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002814:	f043 0302 	orr.w	r3, r3, #2
 8002818:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 800281a:	4620      	mov	r0, r4
 800281c:	f7ff ffc6 	bl	80027ac <HAL_I2S_ErrorCallback>
 8002820:	e7d0      	b.n	80027c4 <I2S_IRQHandler+0x16>
      I2S_Receive_IT(hi2s);
 8002822:	f7ff ff95 	bl	8002750 <I2S_Receive_IT>
 8002826:	e7dc      	b.n	80027e2 <I2S_IRQHandler+0x34>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002828:	9b03      	ldr	r3, [sp, #12]
 800282a:	f013 0f02 	tst.w	r3, #2
 800282e:	d004      	beq.n	800283a <I2S_IRQHandler+0x8c>
 8002830:	6823      	ldr	r3, [r4, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002838:	d11d      	bne.n	8002876 <I2S_IRQHandler+0xc8>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800283a:	9b03      	ldr	r3, [sp, #12]
 800283c:	f013 0f08 	tst.w	r3, #8
 8002840:	d0c5      	beq.n	80027ce <I2S_IRQHandler+0x20>
 8002842:	6823      	ldr	r3, [r4, #0]
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	f012 0f20 	tst.w	r2, #32
 800284a:	d0c0      	beq.n	80027ce <I2S_IRQHandler+0x20>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800284c:	685a      	ldr	r2, [r3, #4]
 800284e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002852:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002854:	2300      	movs	r3, #0
 8002856:	9302      	str	r3, [sp, #8]
 8002858:	6823      	ldr	r3, [r4, #0]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	9302      	str	r3, [sp, #8]
 800285e:	9b02      	ldr	r3, [sp, #8]
      hi2s->State = HAL_I2S_STATE_READY;
 8002860:	2301      	movs	r3, #1
 8002862:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002866:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002868:	f043 0304 	orr.w	r3, r3, #4
 800286c:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 800286e:	4620      	mov	r0, r4
 8002870:	f7ff ff9c 	bl	80027ac <HAL_I2S_ErrorCallback>
}
 8002874:	e7ab      	b.n	80027ce <I2S_IRQHandler+0x20>
      I2S_Transmit_IT(hi2s);
 8002876:	4620      	mov	r0, r4
 8002878:	f7ff ff35 	bl	80026e6 <I2S_Transmit_IT>
 800287c:	e7dd      	b.n	800283a <I2S_IRQHandler+0x8c>

0800287e <I2S_DMAError>:
{
 800287e:	b508      	push	{r3, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002880:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002882:	6802      	ldr	r2, [r0, #0]
 8002884:	6853      	ldr	r3, [r2, #4]
 8002886:	f023 0303 	bic.w	r3, r3, #3
 800288a:	6053      	str	r3, [r2, #4]
  hi2s->TxXferCount = 0U;
 800288c:	2300      	movs	r3, #0
 800288e:	8543      	strh	r3, [r0, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8002890:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->State = HAL_I2S_STATE_READY;
 8002892:	2301      	movs	r3, #1
 8002894:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002898:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800289a:	f043 0308 	orr.w	r3, r3, #8
 800289e:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_I2S_ErrorCallback(hi2s);
 80028a0:	f7ff ff84 	bl	80027ac <HAL_I2S_ErrorCallback>
 80028a4:	bd08      	pop	{r3, pc}

080028a6 <HAL_I2S_GetState>:
  return hi2s->State;
 80028a6:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
}
 80028aa:	4770      	bx	lr

080028ac <HAL_I2S_GetError>:
  return hi2s->ErrorCode;
 80028ac:	6c40      	ldr	r0, [r0, #68]	; 0x44
}
 80028ae:	4770      	bx	lr

080028b0 <I2SEx_FullDuplexWaitFlagStateUntilTimeout>:
  * @param i2sUsed I2S instance reference
  * @retval HAL status
  */
static HAL_StatusTypeDef I2SEx_FullDuplexWaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag,
    uint32_t State, uint32_t Timeout, I2S_UseTypeDef i2sUsed)
{
 80028b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80028b4:	4605      	mov	r5, r0
 80028b6:	460e      	mov	r6, r1
 80028b8:	4617      	mov	r7, r2
 80028ba:	461c      	mov	r4, r3
 80028bc:	f89d 9020 	ldrb.w	r9, [sp, #32]
  uint32_t tickstart = HAL_GetTick();
 80028c0:	f7fd fce4 	bl	800028c <HAL_GetTick>
 80028c4:	4680      	mov	r8, r0

  if (i2sUsed == I2S_USE_I2S)
 80028c6:	f1b9 0f00 	cmp.w	r9, #0
 80028ca:	d016      	beq.n	80028fa <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x4a>
 80028cc:	e038      	b.n	8002940 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x90>
    /* Wait until flag is reset */
    while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
    {
      if (Timeout != HAL_MAX_DELAY)
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80028ce:	b12c      	cbz	r4, 80028dc <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x2c>
 80028d0:	f7fd fcdc 	bl	800028c <HAL_GetTick>
 80028d4:	eba0 0008 	sub.w	r0, r0, r8
 80028d8:	4284      	cmp	r4, r0
 80028da:	d20e      	bcs.n	80028fa <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x4a>
        {
          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 80028dc:	2301      	movs	r3, #1
 80028de:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2s);
 80028e2:	2300      	movs	r3, #0
 80028e4:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40

          return HAL_TIMEOUT;
 80028e8:	2003      	movs	r0, #3
 80028ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80028ee:	2301      	movs	r3, #1
 80028f0:	42bb      	cmp	r3, r7
 80028f2:	d009      	beq.n	8002908 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x58>
      if (Timeout != HAL_MAX_DELAY)
 80028f4:	f1b4 3fff 	cmp.w	r4, #4294967295
 80028f8:	d1e9      	bne.n	80028ce <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x1e>
    while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 80028fa:	682b      	ldr	r3, [r5, #0]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	ea36 0303 	bics.w	r3, r6, r3
 8002902:	d0f4      	beq.n	80028ee <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x3e>
 8002904:	2300      	movs	r3, #0
 8002906:	e7f3      	b.n	80028f0 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x40>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8002908:	2000      	movs	r0, #0
 800290a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800290e:	b12c      	cbz	r4, 800291c <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x6c>
 8002910:	f7fd fcbc 	bl	800028c <HAL_GetTick>
 8002914:	eba0 0008 	sub.w	r0, r0, r8
 8002918:	4284      	cmp	r4, r0
 800291a:	d211      	bcs.n	8002940 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x90>
          hi2s->State = HAL_I2S_STATE_READY;
 800291c:	2301      	movs	r3, #1
 800291e:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
          __HAL_UNLOCK(hi2s);
 8002922:	2300      	movs	r3, #0
 8002924:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
          return HAL_TIMEOUT;
 8002928:	2003      	movs	r0, #3
 800292a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    while (((__HAL_I2SEXT_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800292e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8002932:	e00b      	b.n	800294c <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x9c>
 8002934:	2301      	movs	r3, #1
 8002936:	42bb      	cmp	r3, r7
 8002938:	d00e      	beq.n	8002958 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0xa8>
      if (Timeout != HAL_MAX_DELAY)
 800293a:	f1b4 3fff 	cmp.w	r4, #4294967295
 800293e:	d1e6      	bne.n	800290e <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x5e>
    while (((__HAL_I2SEXT_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8002940:	682a      	ldr	r2, [r5, #0]
 8002942:	4b07      	ldr	r3, [pc, #28]	; (8002960 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0xb0>)
 8002944:	429a      	cmp	r2, r3
 8002946:	d0f2      	beq.n	800292e <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x7e>
 8002948:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	ea36 0303 	bics.w	r3, r6, r3
 8002952:	d0ef      	beq.n	8002934 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x84>
 8002954:	2300      	movs	r3, #0
 8002956:	e7ee      	b.n	8002936 <I2SEx_FullDuplexWaitFlagStateUntilTimeout+0x86>
  return HAL_OK;
 8002958:	2000      	movs	r0, #0
}
 800295a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800295e:	bf00      	nop
 8002960:	40003800 	.word	0x40003800

08002964 <I2SEx_TxRxDMAError>:
{
 8002964:	b508      	push	{r3, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002966:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002968:	6802      	ldr	r2, [r0, #0]
 800296a:	6853      	ldr	r3, [r2, #4]
 800296c:	f023 0303 	bic.w	r3, r3, #3
 8002970:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002972:	6802      	ldr	r2, [r0, #0]
 8002974:	4b0b      	ldr	r3, [pc, #44]	; (80029a4 <I2SEx_TxRxDMAError+0x40>)
 8002976:	429a      	cmp	r2, r3
 8002978:	d012      	beq.n	80029a0 <I2SEx_TxRxDMAError+0x3c>
 800297a:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800297e:	6853      	ldr	r3, [r2, #4]
 8002980:	f023 0303 	bic.w	r3, r3, #3
 8002984:	6053      	str	r3, [r2, #4]
  hi2s->TxXferCount = 0U;
 8002986:	2300      	movs	r3, #0
 8002988:	8543      	strh	r3, [r0, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 800298a:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->State = HAL_I2S_STATE_READY;
 800298c:	2301      	movs	r3, #1
 800298e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002992:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002994:	f043 0308 	orr.w	r3, r3, #8
 8002998:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_I2S_ErrorCallback(hi2s);
 800299a:	f7ff ff07 	bl	80027ac <HAL_I2S_ErrorCallback>
 800299e:	bd08      	pop	{r3, pc}
  CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80029a0:	4a01      	ldr	r2, [pc, #4]	; (80029a8 <I2SEx_TxRxDMAError+0x44>)
 80029a2:	e7ec      	b.n	800297e <I2SEx_TxRxDMAError+0x1a>
 80029a4:	40003800 	.word	0x40003800
 80029a8:	40003400 	.word	0x40003400

080029ac <HAL_I2SEx_TransmitReceive>:
{
 80029ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029ae:	b089      	sub	sp, #36	; 0x24
 80029b0:	4604      	mov	r4, r0
 80029b2:	4615      	mov	r5, r2
  if (hi2s->State != HAL_I2S_STATE_READY)
 80029b4:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80029b8:	b2d2      	uxtb	r2, r2
 80029ba:	2a01      	cmp	r2, #1
 80029bc:	d008      	beq.n	80029d0 <HAL_I2SEx_TransmitReceive+0x24>
    errorcode = HAL_BUSY;
 80029be:	2002      	movs	r0, #2
  hi2s->State = HAL_I2S_STATE_READY;
 80029c0:	2301      	movs	r3, #1
 80029c2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UNLOCK(hi2s);
 80029c6:	2300      	movs	r3, #0
 80029c8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 80029cc:	b009      	add	sp, #36	; 0x24
 80029ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80029d0:	2900      	cmp	r1, #0
 80029d2:	f000 818f 	beq.w	8002cf4 <HAL_I2SEx_TransmitReceive+0x348>
 80029d6:	2d00      	cmp	r5, #0
 80029d8:	f000 818e 	beq.w	8002cf8 <HAL_I2SEx_TransmitReceive+0x34c>
 80029dc:	2b00      	cmp	r3, #0
 80029de:	f000 818d 	beq.w	8002cfc <HAL_I2SEx_TransmitReceive+0x350>
  __HAL_LOCK(hi2s);
 80029e2:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 80029e6:	b2d2      	uxtb	r2, r2
 80029e8:	2a01      	cmp	r2, #1
 80029ea:	f000 8189 	beq.w	8002d00 <HAL_I2SEx_TransmitReceive+0x354>
 80029ee:	2201      	movs	r2, #1
 80029f0:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80029f4:	6802      	ldr	r2, [r0, #0]
 80029f6:	69d2      	ldr	r2, [r2, #28]
 80029f8:	f002 0207 	and.w	r2, r2, #7
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 80029fc:	2a03      	cmp	r2, #3
 80029fe:	d03f      	beq.n	8002a80 <HAL_I2SEx_TransmitReceive+0xd4>
 8002a00:	2a05      	cmp	r2, #5
 8002a02:	d03d      	beq.n	8002a80 <HAL_I2SEx_TransmitReceive+0xd4>
    hi2s->TxXferSize  = Size;
 8002a04:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8002a06:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 8002a08:	8603      	strh	r3, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8002a0a:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	6463      	str	r3, [r4, #68]	; 0x44
  hi2s->State = HAL_I2S_STATE_BUSY_TX_RX;
 8002a10:	2305      	movs	r3, #5
 8002a12:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  tmp1 = hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG;
 8002a16:	6823      	ldr	r3, [r4, #0]
 8002a18:	69df      	ldr	r7, [r3, #28]
 8002a1a:	f407 7740 	and.w	r7, r7, #768	; 0x300
  if ((tmp1 == I2S_MODE_MASTER_TX) || (tmp1 == I2S_MODE_SLAVE_TX))
 8002a1e:	f5b7 7f00 	cmp.w	r7, #512	; 0x200
 8002a22:	d002      	beq.n	8002a2a <HAL_I2SEx_TransmitReceive+0x7e>
 8002a24:	2f00      	cmp	r7, #0
 8002a26:	f040 80b4 	bne.w	8002b92 <HAL_I2SEx_TransmitReceive+0x1e6>
    hi2s->Instance->DR = (*pTxData++);
 8002a2a:	1c8e      	adds	r6, r1, #2
 8002a2c:	880a      	ldrh	r2, [r1, #0]
 8002a2e:	60da      	str	r2, [r3, #12]
    hi2s->TxXferCount--;
 8002a30:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002a32:	b29b      	uxth	r3, r3
 8002a34:	3b01      	subs	r3, #1
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2SEXT_ENABLE(hi2s);
 8002a3a:	6822      	ldr	r2, [r4, #0]
 8002a3c:	4b94      	ldr	r3, [pc, #592]	; (8002c90 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d025      	beq.n	8002a8e <HAL_I2SEx_TransmitReceive+0xe2>
 8002a42:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002a46:	69d3      	ldr	r3, [r2, #28]
 8002a48:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a4c:	61d3      	str	r3, [r2, #28]
    __HAL_I2S_ENABLE(hi2s);
 8002a4e:	6822      	ldr	r2, [r4, #0]
 8002a50:	69d3      	ldr	r3, [r2, #28]
 8002a52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a56:	61d3      	str	r3, [r2, #28]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX)
 8002a58:	6822      	ldr	r2, [r4, #0]
 8002a5a:	69d3      	ldr	r3, [r2, #28]
 8002a5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a64:	d11f      	bne.n	8002aa6 <HAL_I2SEx_TransmitReceive+0xfa>
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8002a66:	2300      	movs	r3, #0
 8002a68:	9302      	str	r3, [sp, #8]
 8002a6a:	4b89      	ldr	r3, [pc, #548]	; (8002c90 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d010      	beq.n	8002a92 <HAL_I2SEx_TransmitReceive+0xe6>
 8002a70:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002a74:	68da      	ldr	r2, [r3, #12]
 8002a76:	9202      	str	r2, [sp, #8]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	9302      	str	r3, [sp, #8]
 8002a7c:	9b02      	ldr	r3, [sp, #8]
 8002a7e:	e012      	b.n	8002aa6 <HAL_I2SEx_TransmitReceive+0xfa>
    hi2s->TxXferSize  = (Size << 1U);
 8002a80:	005b      	lsls	r3, r3, #1
 8002a82:	b29b      	uxth	r3, r3
 8002a84:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8002a86:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 8002a88:	8623      	strh	r3, [r4, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002a8a:	8663      	strh	r3, [r4, #50]	; 0x32
 8002a8c:	e7be      	b.n	8002a0c <HAL_I2SEx_TransmitReceive+0x60>
    __HAL_I2SEXT_ENABLE(hi2s);
 8002a8e:	4a81      	ldr	r2, [pc, #516]	; (8002c94 <HAL_I2SEx_TransmitReceive+0x2e8>)
 8002a90:	e7d9      	b.n	8002a46 <HAL_I2SEx_TransmitReceive+0x9a>
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8002a92:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8002a96:	e7ed      	b.n	8002a74 <HAL_I2SEx_TransmitReceive+0xc8>
      if (hi2s->TxXferCount > 0U)
 8002a98:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	b98b      	cbnz	r3, 8002ac2 <HAL_I2SEx_TransmitReceive+0x116>
      if (hi2s->RxXferCount > 0U)
 8002a9e:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d13a      	bne.n	8002b1c <HAL_I2SEx_TransmitReceive+0x170>
    while ((hi2s->RxXferCount > 0U) || (hi2s->TxXferCount > 0U))
 8002aa6:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d1f4      	bne.n	8002a98 <HAL_I2SEx_TransmitReceive+0xec>
 8002aae:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1f0      	bne.n	8002a98 <HAL_I2SEx_TransmitReceive+0xec>
  if (hi2s->ErrorCode != HAL_I2S_ERROR_NONE)
 8002ab6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f040 8119 	bne.w	8002cf0 <HAL_I2SEx_TransmitReceive+0x344>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002abe:	2000      	movs	r0, #0
 8002ac0:	e77e      	b.n	80029c0 <HAL_I2SEx_TransmitReceive+0x14>
        if (I2SEx_FullDuplexWaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout, I2S_USE_I2S) != HAL_OK)
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	9300      	str	r3, [sp, #0]
 8002ac6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002ac8:	2201      	movs	r2, #1
 8002aca:	2102      	movs	r1, #2
 8002acc:	4620      	mov	r0, r4
 8002ace:	f7ff feef 	bl	80028b0 <I2SEx_FullDuplexWaitFlagStateUntilTimeout>
 8002ad2:	b9c8      	cbnz	r0, 8002b08 <HAL_I2SEx_TransmitReceive+0x15c>
        hi2s->Instance->DR = (*pTxData++);
 8002ad4:	6823      	ldr	r3, [r4, #0]
 8002ad6:	1cb1      	adds	r1, r6, #2
 8002ad8:	8832      	ldrh	r2, [r6, #0]
 8002ada:	60da      	str	r2, [r3, #12]
        hi2s->TxXferCount--;
 8002adc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	3b01      	subs	r3, #1
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	8563      	strh	r3, [r4, #42]	; 0x2a
        if ((__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET) && (tmp1 == I2S_MODE_SLAVE_TX))
 8002ae6:	6823      	ldr	r3, [r4, #0]
 8002ae8:	689a      	ldr	r2, [r3, #8]
 8002aea:	f012 0f08 	tst.w	r2, #8
 8002aee:	d011      	beq.n	8002b14 <HAL_I2SEx_TransmitReceive+0x168>
 8002af0:	b997      	cbnz	r7, 8002b18 <HAL_I2SEx_TransmitReceive+0x16c>
          __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002af2:	2200      	movs	r2, #0
 8002af4:	9203      	str	r2, [sp, #12]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	9303      	str	r3, [sp, #12]
 8002afa:	9b03      	ldr	r3, [sp, #12]
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002afc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002afe:	f043 0304 	orr.w	r3, r3, #4
 8002b02:	6463      	str	r3, [r4, #68]	; 0x44
        hi2s->Instance->DR = (*pTxData++);
 8002b04:	460e      	mov	r6, r1
 8002b06:	e7ca      	b.n	8002a9e <HAL_I2SEx_TransmitReceive+0xf2>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002b08:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002b0a:	f043 0301 	orr.w	r3, r3, #1
 8002b0e:	6463      	str	r3, [r4, #68]	; 0x44
          errorcode = HAL_ERROR;
 8002b10:	2001      	movs	r0, #1
          goto error;
 8002b12:	e755      	b.n	80029c0 <HAL_I2SEx_TransmitReceive+0x14>
        hi2s->Instance->DR = (*pTxData++);
 8002b14:	460e      	mov	r6, r1
 8002b16:	e7c2      	b.n	8002a9e <HAL_I2SEx_TransmitReceive+0xf2>
 8002b18:	460e      	mov	r6, r1
 8002b1a:	e7c0      	b.n	8002a9e <HAL_I2SEx_TransmitReceive+0xf2>
        if (I2SEx_FullDuplexWaitFlagStateUntilTimeout(hi2s, I2S_FLAG_RXNE, SET, Timeout, I2S_USE_I2SEXT) != HAL_OK)
 8002b1c:	2101      	movs	r1, #1
 8002b1e:	9100      	str	r1, [sp, #0]
 8002b20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002b22:	460a      	mov	r2, r1
 8002b24:	4620      	mov	r0, r4
 8002b26:	f7ff fec3 	bl	80028b0 <I2SEx_FullDuplexWaitFlagStateUntilTimeout>
 8002b2a:	bb20      	cbnz	r0, 8002b76 <HAL_I2SEx_TransmitReceive+0x1ca>
        (*pRxData++) = I2SxEXT(hi2s->Instance)->DR;
 8002b2c:	1caa      	adds	r2, r5, #2
 8002b2e:	6821      	ldr	r1, [r4, #0]
 8002b30:	4b57      	ldr	r3, [pc, #348]	; (8002c90 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8002b32:	4299      	cmp	r1, r3
 8002b34:	d025      	beq.n	8002b82 <HAL_I2SEx_TransmitReceive+0x1d6>
 8002b36:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	802b      	strh	r3, [r5, #0]
        hi2s->RxXferCount--;
 8002b3e:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	3b01      	subs	r3, #1
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	8663      	strh	r3, [r4, #50]	; 0x32
        if (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
 8002b48:	6823      	ldr	r3, [r4, #0]
 8002b4a:	4951      	ldr	r1, [pc, #324]	; (8002c90 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8002b4c:	428b      	cmp	r3, r1
 8002b4e:	d01b      	beq.n	8002b88 <HAL_I2SEx_TransmitReceive+0x1dc>
 8002b50:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
 8002b54:	6889      	ldr	r1, [r1, #8]
 8002b56:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002b5a:	d018      	beq.n	8002b8e <HAL_I2SEx_TransmitReceive+0x1e2>
          __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	9104      	str	r1, [sp, #16]
 8002b60:	68d9      	ldr	r1, [r3, #12]
 8002b62:	9104      	str	r1, [sp, #16]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	9304      	str	r3, [sp, #16]
 8002b68:	9b04      	ldr	r3, [sp, #16]
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002b6a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002b6c:	f043 0302 	orr.w	r3, r3, #2
 8002b70:	6463      	str	r3, [r4, #68]	; 0x44
        (*pRxData++) = I2SxEXT(hi2s->Instance)->DR;
 8002b72:	4615      	mov	r5, r2
 8002b74:	e797      	b.n	8002aa6 <HAL_I2SEx_TransmitReceive+0xfa>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002b76:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002b78:	f043 0301 	orr.w	r3, r3, #1
 8002b7c:	6463      	str	r3, [r4, #68]	; 0x44
          errorcode = HAL_ERROR;
 8002b7e:	2001      	movs	r0, #1
          goto error;
 8002b80:	e71e      	b.n	80029c0 <HAL_I2SEx_TransmitReceive+0x14>
        (*pRxData++) = I2SxEXT(hi2s->Instance)->DR;
 8002b82:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8002b86:	e7d8      	b.n	8002b3a <HAL_I2SEx_TransmitReceive+0x18e>
        if (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
 8002b88:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 8002b8c:	e7e2      	b.n	8002b54 <HAL_I2SEx_TransmitReceive+0x1a8>
        (*pRxData++) = I2SxEXT(hi2s->Instance)->DR;
 8002b8e:	4615      	mov	r5, r2
 8002b90:	e789      	b.n	8002aa6 <HAL_I2SEx_TransmitReceive+0xfa>
    I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 8002b92:	4a3f      	ldr	r2, [pc, #252]	; (8002c90 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d027      	beq.n	8002be8 <HAL_I2SEx_TransmitReceive+0x23c>
 8002b98:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002b9c:	1c8e      	adds	r6, r1, #2
 8002b9e:	880b      	ldrh	r3, [r1, #0]
 8002ba0:	60d3      	str	r3, [r2, #12]
    hi2s->TxXferCount--;
 8002ba2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	3b01      	subs	r3, #1
 8002ba8:	b29b      	uxth	r3, r3
 8002baa:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2SEXT_ENABLE(hi2s);
 8002bac:	6822      	ldr	r2, [r4, #0]
 8002bae:	4b38      	ldr	r3, [pc, #224]	; (8002c90 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d01c      	beq.n	8002bee <HAL_I2SEx_TransmitReceive+0x242>
 8002bb4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002bb8:	69d3      	ldr	r3, [r2, #28]
 8002bba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bbe:	61d3      	str	r3, [r2, #28]
    __HAL_I2S_ENABLE(hi2s);
 8002bc0:	6822      	ldr	r2, [r4, #0]
 8002bc2:	69d3      	ldr	r3, [r2, #28]
 8002bc4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bc8:	61d3      	str	r3, [r2, #28]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002bca:	6822      	ldr	r2, [r4, #0]
 8002bcc:	69d3      	ldr	r3, [r2, #28]
 8002bce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bd2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002bd6:	d113      	bne.n	8002c00 <HAL_I2SEx_TransmitReceive+0x254>
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002bd8:	2300      	movs	r3, #0
 8002bda:	9305      	str	r3, [sp, #20]
 8002bdc:	68d3      	ldr	r3, [r2, #12]
 8002bde:	9305      	str	r3, [sp, #20]
 8002be0:	6893      	ldr	r3, [r2, #8]
 8002be2:	9305      	str	r3, [sp, #20]
 8002be4:	9b05      	ldr	r3, [sp, #20]
 8002be6:	e00b      	b.n	8002c00 <HAL_I2SEx_TransmitReceive+0x254>
    I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 8002be8:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8002bec:	e7d6      	b.n	8002b9c <HAL_I2SEx_TransmitReceive+0x1f0>
    __HAL_I2SEXT_ENABLE(hi2s);
 8002bee:	4a29      	ldr	r2, [pc, #164]	; (8002c94 <HAL_I2SEx_TransmitReceive+0x2e8>)
 8002bf0:	e7e2      	b.n	8002bb8 <HAL_I2SEx_TransmitReceive+0x20c>
      if (hi2s->TxXferCount > 0U)
 8002bf2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	b963      	cbnz	r3, 8002c12 <HAL_I2SEx_TransmitReceive+0x266>
      if (hi2s->RxXferCount > 0U)
 8002bf8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8002bfa:	b29b      	uxth	r3, r3
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d14b      	bne.n	8002c98 <HAL_I2SEx_TransmitReceive+0x2ec>
    while ((hi2s->RxXferCount > 0U) || (hi2s->TxXferCount > 0U))
 8002c00:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d1f4      	bne.n	8002bf2 <HAL_I2SEx_TransmitReceive+0x246>
 8002c08:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d1f0      	bne.n	8002bf2 <HAL_I2SEx_TransmitReceive+0x246>
 8002c10:	e751      	b.n	8002ab6 <HAL_I2SEx_TransmitReceive+0x10a>
        if (I2SEx_FullDuplexWaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout, I2S_USE_I2SEXT) != HAL_OK)
 8002c12:	2201      	movs	r2, #1
 8002c14:	9200      	str	r2, [sp, #0]
 8002c16:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002c18:	2102      	movs	r1, #2
 8002c1a:	4620      	mov	r0, r4
 8002c1c:	f7ff fe48 	bl	80028b0 <I2SEx_FullDuplexWaitFlagStateUntilTimeout>
 8002c20:	b9e0      	cbnz	r0, 8002c5c <HAL_I2SEx_TransmitReceive+0x2b0>
        I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 8002c22:	6822      	ldr	r2, [r4, #0]
 8002c24:	4b1a      	ldr	r3, [pc, #104]	; (8002c90 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d01e      	beq.n	8002c68 <HAL_I2SEx_TransmitReceive+0x2bc>
 8002c2a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c2e:	1cb2      	adds	r2, r6, #2
 8002c30:	8831      	ldrh	r1, [r6, #0]
 8002c32:	60d9      	str	r1, [r3, #12]
        hi2s->TxXferCount--;
 8002c34:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	3b01      	subs	r3, #1
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	8563      	strh	r3, [r4, #42]	; 0x2a
        if ((__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET) && (tmp1 == I2S_MODE_SLAVE_RX))
 8002c3e:	6823      	ldr	r3, [r4, #0]
 8002c40:	4913      	ldr	r1, [pc, #76]	; (8002c90 <HAL_I2SEx_TransmitReceive+0x2e4>)
 8002c42:	428b      	cmp	r3, r1
 8002c44:	d013      	beq.n	8002c6e <HAL_I2SEx_TransmitReceive+0x2c2>
 8002c46:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
 8002c4a:	6889      	ldr	r1, [r1, #8]
 8002c4c:	f011 0f08 	tst.w	r1, #8
 8002c50:	d01b      	beq.n	8002c8a <HAL_I2SEx_TransmitReceive+0x2de>
 8002c52:	f5b7 7f80 	cmp.w	r7, #256	; 0x100
 8002c56:	d00d      	beq.n	8002c74 <HAL_I2SEx_TransmitReceive+0x2c8>
        I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 8002c58:	4616      	mov	r6, r2
 8002c5a:	e7cd      	b.n	8002bf8 <HAL_I2SEx_TransmitReceive+0x24c>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002c5c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002c5e:	f043 0301 	orr.w	r3, r3, #1
 8002c62:	6463      	str	r3, [r4, #68]	; 0x44
          errorcode = HAL_ERROR;
 8002c64:	2001      	movs	r0, #1
          goto error;
 8002c66:	e6ab      	b.n	80029c0 <HAL_I2SEx_TransmitReceive+0x14>
        I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 8002c68:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8002c6c:	e7df      	b.n	8002c2e <HAL_I2SEx_TransmitReceive+0x282>
        if ((__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET) && (tmp1 == I2S_MODE_SLAVE_RX))
 8002c6e:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 8002c72:	e7ea      	b.n	8002c4a <HAL_I2SEx_TransmitReceive+0x29e>
          __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002c74:	2100      	movs	r1, #0
 8002c76:	9106      	str	r1, [sp, #24]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	9306      	str	r3, [sp, #24]
 8002c7c:	9b06      	ldr	r3, [sp, #24]
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002c7e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002c80:	f043 0304 	orr.w	r3, r3, #4
 8002c84:	6463      	str	r3, [r4, #68]	; 0x44
        I2SxEXT(hi2s->Instance)->DR = (*pTxData++);
 8002c86:	4616      	mov	r6, r2
 8002c88:	e7b6      	b.n	8002bf8 <HAL_I2SEx_TransmitReceive+0x24c>
 8002c8a:	4616      	mov	r6, r2
 8002c8c:	e7b4      	b.n	8002bf8 <HAL_I2SEx_TransmitReceive+0x24c>
 8002c8e:	bf00      	nop
 8002c90:	40003800 	.word	0x40003800
 8002c94:	40003400 	.word	0x40003400
        if (I2SEx_FullDuplexWaitFlagStateUntilTimeout(hi2s, I2S_FLAG_RXNE, SET, Timeout, I2S_USE_I2S) != HAL_OK)
 8002c98:	2300      	movs	r3, #0
 8002c9a:	9300      	str	r3, [sp, #0]
 8002c9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	4611      	mov	r1, r2
 8002ca2:	4620      	mov	r0, r4
 8002ca4:	f7ff fe04 	bl	80028b0 <I2SEx_FullDuplexWaitFlagStateUntilTimeout>
 8002ca8:	b9d0      	cbnz	r0, 8002ce0 <HAL_I2SEx_TransmitReceive+0x334>
        (*pRxData++) = hi2s->Instance->DR;
 8002caa:	1caa      	adds	r2, r5, #2
 8002cac:	6823      	ldr	r3, [r4, #0]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	802b      	strh	r3, [r5, #0]
        hi2s->RxXferCount--;
 8002cb2:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	3b01      	subs	r3, #1
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	8663      	strh	r3, [r4, #50]	; 0x32
        if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET)
 8002cbc:	6823      	ldr	r3, [r4, #0]
 8002cbe:	6899      	ldr	r1, [r3, #8]
 8002cc0:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002cc4:	d012      	beq.n	8002cec <HAL_I2SEx_TransmitReceive+0x340>
          __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002cc6:	2100      	movs	r1, #0
 8002cc8:	9107      	str	r1, [sp, #28]
 8002cca:	68d9      	ldr	r1, [r3, #12]
 8002ccc:	9107      	str	r1, [sp, #28]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	9307      	str	r3, [sp, #28]
 8002cd2:	9b07      	ldr	r3, [sp, #28]
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002cd4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002cd6:	f043 0302 	orr.w	r3, r3, #2
 8002cda:	6463      	str	r3, [r4, #68]	; 0x44
        (*pRxData++) = hi2s->Instance->DR;
 8002cdc:	4615      	mov	r5, r2
 8002cde:	e78f      	b.n	8002c00 <HAL_I2SEx_TransmitReceive+0x254>
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002ce0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002ce2:	f043 0301 	orr.w	r3, r3, #1
 8002ce6:	6463      	str	r3, [r4, #68]	; 0x44
          errorcode = HAL_ERROR;
 8002ce8:	2001      	movs	r0, #1
          goto error;
 8002cea:	e669      	b.n	80029c0 <HAL_I2SEx_TransmitReceive+0x14>
        (*pRxData++) = hi2s->Instance->DR;
 8002cec:	4615      	mov	r5, r2
 8002cee:	e787      	b.n	8002c00 <HAL_I2SEx_TransmitReceive+0x254>
    errorcode = HAL_ERROR;
 8002cf0:	2001      	movs	r0, #1
 8002cf2:	e665      	b.n	80029c0 <HAL_I2SEx_TransmitReceive+0x14>
    return  HAL_ERROR;
 8002cf4:	2001      	movs	r0, #1
 8002cf6:	e669      	b.n	80029cc <HAL_I2SEx_TransmitReceive+0x20>
 8002cf8:	2001      	movs	r0, #1
 8002cfa:	e667      	b.n	80029cc <HAL_I2SEx_TransmitReceive+0x20>
 8002cfc:	2001      	movs	r0, #1
 8002cfe:	e665      	b.n	80029cc <HAL_I2SEx_TransmitReceive+0x20>
  __HAL_LOCK(hi2s);
 8002d00:	2002      	movs	r0, #2
 8002d02:	e663      	b.n	80029cc <HAL_I2SEx_TransmitReceive+0x20>

08002d04 <HAL_I2SEx_TransmitReceive_IT>:
{
 8002d04:	b410      	push	{r4}
  if (hi2s->State != HAL_I2S_STATE_READY)
 8002d06:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8002d0a:	b2e4      	uxtb	r4, r4
 8002d0c:	2c01      	cmp	r4, #1
 8002d0e:	d006      	beq.n	8002d1e <HAL_I2SEx_TransmitReceive_IT+0x1a>
    errorcode = HAL_BUSY;
 8002d10:	2302      	movs	r3, #2
  __HAL_UNLOCK(hi2s);
 8002d12:	2200      	movs	r2, #0
 8002d14:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	bc10      	pop	{r4}
 8002d1c:	4770      	bx	lr
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002d1e:	2900      	cmp	r1, #0
 8002d20:	f000 809a 	beq.w	8002e58 <HAL_I2SEx_TransmitReceive_IT+0x154>
 8002d24:	2a00      	cmp	r2, #0
 8002d26:	f000 8099 	beq.w	8002e5c <HAL_I2SEx_TransmitReceive_IT+0x158>
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	f000 8098 	beq.w	8002e60 <HAL_I2SEx_TransmitReceive_IT+0x15c>
  __HAL_LOCK(hi2s);
 8002d30:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8002d34:	b2e4      	uxtb	r4, r4
 8002d36:	2c01      	cmp	r4, #1
 8002d38:	f000 8094 	beq.w	8002e64 <HAL_I2SEx_TransmitReceive_IT+0x160>
 8002d3c:	2401      	movs	r4, #1
 8002d3e:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  hi2s->pTxBuffPtr = pTxData;
 8002d42:	6241      	str	r1, [r0, #36]	; 0x24
  hi2s->pRxBuffPtr = pRxData;
 8002d44:	62c2      	str	r2, [r0, #44]	; 0x2c
  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002d46:	6802      	ldr	r2, [r0, #0]
 8002d48:	69d2      	ldr	r2, [r2, #28]
 8002d4a:	f002 0207 	and.w	r2, r2, #7
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 8002d4e:	2a03      	cmp	r2, #3
 8002d50:	d043      	beq.n	8002dda <HAL_I2SEx_TransmitReceive_IT+0xd6>
 8002d52:	2a05      	cmp	r2, #5
 8002d54:	d041      	beq.n	8002dda <HAL_I2SEx_TransmitReceive_IT+0xd6>
    hi2s->TxXferSize  = Size;
 8002d56:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8002d58:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 8002d5a:	8603      	strh	r3, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8002d5c:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	6443      	str	r3, [r0, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_BUSY_TX_RX;
 8002d62:	2305      	movs	r3, #5
 8002d64:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002d68:	6843      	ldr	r3, [r0, #4]
 8002d6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d6e:	d001      	beq.n	8002d74 <HAL_I2SEx_TransmitReceive_IT+0x70>
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d13b      	bne.n	8002dec <HAL_I2SEx_TransmitReceive_IT+0xe8>
    __HAL_I2SEXT_ENABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d74:	6802      	ldr	r2, [r0, #0]
 8002d76:	4b3c      	ldr	r3, [pc, #240]	; (8002e68 <HAL_I2SEx_TransmitReceive_IT+0x164>)
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d035      	beq.n	8002de8 <HAL_I2SEx_TransmitReceive_IT+0xe4>
 8002d7c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002d80:	6853      	ldr	r3, [r2, #4]
 8002d82:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002d86:	6053      	str	r3, [r2, #4]
    __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d88:	6802      	ldr	r2, [r0, #0]
 8002d8a:	6853      	ldr	r3, [r2, #4]
 8002d8c:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8002d90:	6053      	str	r3, [r2, #4]
    hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002d92:	6802      	ldr	r2, [r0, #0]
 8002d94:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002d96:	1c99      	adds	r1, r3, #2
 8002d98:	6241      	str	r1, [r0, #36]	; 0x24
 8002d9a:	881b      	ldrh	r3, [r3, #0]
 8002d9c:	60d3      	str	r3, [r2, #12]
    hi2s->TxXferCount--;
 8002d9e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	3b01      	subs	r3, #1
 8002da4:	b29b      	uxth	r3, r3
 8002da6:	8543      	strh	r3, [r0, #42]	; 0x2a
    if (hi2s->TxXferCount == 0U)
 8002da8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	b923      	cbnz	r3, 8002db8 <HAL_I2SEx_TransmitReceive_IT+0xb4>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002dae:	6802      	ldr	r2, [r0, #0]
 8002db0:	6853      	ldr	r3, [r2, #4]
 8002db2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002db6:	6053      	str	r3, [r2, #4]
  __HAL_I2SEXT_ENABLE(hi2s);
 8002db8:	6802      	ldr	r2, [r0, #0]
 8002dba:	4b2b      	ldr	r3, [pc, #172]	; (8002e68 <HAL_I2SEx_TransmitReceive_IT+0x164>)
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d049      	beq.n	8002e54 <HAL_I2SEx_TransmitReceive_IT+0x150>
 8002dc0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002dc4:	69d3      	ldr	r3, [r2, #28]
 8002dc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002dca:	61d3      	str	r3, [r2, #28]
  __HAL_I2S_ENABLE(hi2s);
 8002dcc:	6802      	ldr	r2, [r0, #0]
 8002dce:	69d3      	ldr	r3, [r2, #28]
 8002dd0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002dd4:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	e79b      	b.n	8002d12 <HAL_I2SEx_TransmitReceive_IT+0xe>
    hi2s->TxXferSize  = (Size << 1U);
 8002dda:	005b      	lsls	r3, r3, #1
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8002de0:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 8002de2:	8603      	strh	r3, [r0, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002de4:	8643      	strh	r3, [r0, #50]	; 0x32
 8002de6:	e7ba      	b.n	8002d5e <HAL_I2SEx_TransmitReceive_IT+0x5a>
    __HAL_I2SEXT_ENABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002de8:	4a20      	ldr	r2, [pc, #128]	; (8002e6c <HAL_I2SEx_TransmitReceive_IT+0x168>)
 8002dea:	e7c9      	b.n	8002d80 <HAL_I2SEx_TransmitReceive_IT+0x7c>
    __HAL_I2SEXT_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002dec:	6802      	ldr	r2, [r0, #0]
 8002dee:	4b1e      	ldr	r3, [pc, #120]	; (8002e68 <HAL_I2SEx_TransmitReceive_IT+0x164>)
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d029      	beq.n	8002e48 <HAL_I2SEx_TransmitReceive_IT+0x144>
 8002df4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002df8:	6853      	ldr	r3, [r2, #4]
 8002dfa:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8002dfe:	6053      	str	r3, [r2, #4]
    __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e00:	6802      	ldr	r2, [r0, #0]
 8002e02:	6853      	ldr	r3, [r2, #4]
 8002e04:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002e08:	6053      	str	r3, [r2, #4]
    I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002e0a:	6802      	ldr	r2, [r0, #0]
 8002e0c:	4b16      	ldr	r3, [pc, #88]	; (8002e68 <HAL_I2SEx_TransmitReceive_IT+0x164>)
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d01c      	beq.n	8002e4c <HAL_I2SEx_TransmitReceive_IT+0x148>
 8002e12:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002e16:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002e18:	1c99      	adds	r1, r3, #2
 8002e1a:	6241      	str	r1, [r0, #36]	; 0x24
 8002e1c:	881b      	ldrh	r3, [r3, #0]
 8002e1e:	60d3      	str	r3, [r2, #12]
    hi2s->TxXferCount--;
 8002e20:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	3b01      	subs	r3, #1
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	8543      	strh	r3, [r0, #42]	; 0x2a
    if (hi2s->TxXferCount == 0U)
 8002e2a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d1c2      	bne.n	8002db8 <HAL_I2SEx_TransmitReceive_IT+0xb4>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e32:	6802      	ldr	r2, [r0, #0]
 8002e34:	4b0c      	ldr	r3, [pc, #48]	; (8002e68 <HAL_I2SEx_TransmitReceive_IT+0x164>)
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d00a      	beq.n	8002e50 <HAL_I2SEx_TransmitReceive_IT+0x14c>
 8002e3a:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002e3e:	6853      	ldr	r3, [r2, #4]
 8002e40:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e44:	6053      	str	r3, [r2, #4]
 8002e46:	e7b7      	b.n	8002db8 <HAL_I2SEx_TransmitReceive_IT+0xb4>
    __HAL_I2SEXT_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e48:	4a08      	ldr	r2, [pc, #32]	; (8002e6c <HAL_I2SEx_TransmitReceive_IT+0x168>)
 8002e4a:	e7d5      	b.n	8002df8 <HAL_I2SEx_TransmitReceive_IT+0xf4>
    I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002e4c:	4a07      	ldr	r2, [pc, #28]	; (8002e6c <HAL_I2SEx_TransmitReceive_IT+0x168>)
 8002e4e:	e7e2      	b.n	8002e16 <HAL_I2SEx_TransmitReceive_IT+0x112>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e50:	4a06      	ldr	r2, [pc, #24]	; (8002e6c <HAL_I2SEx_TransmitReceive_IT+0x168>)
 8002e52:	e7f4      	b.n	8002e3e <HAL_I2SEx_TransmitReceive_IT+0x13a>
  __HAL_I2SEXT_ENABLE(hi2s);
 8002e54:	4a05      	ldr	r2, [pc, #20]	; (8002e6c <HAL_I2SEx_TransmitReceive_IT+0x168>)
 8002e56:	e7b5      	b.n	8002dc4 <HAL_I2SEx_TransmitReceive_IT+0xc0>
    return  HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e75d      	b.n	8002d18 <HAL_I2SEx_TransmitReceive_IT+0x14>
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e75b      	b.n	8002d18 <HAL_I2SEx_TransmitReceive_IT+0x14>
 8002e60:	2301      	movs	r3, #1
 8002e62:	e759      	b.n	8002d18 <HAL_I2SEx_TransmitReceive_IT+0x14>
  __HAL_LOCK(hi2s);
 8002e64:	2302      	movs	r3, #2
 8002e66:	e757      	b.n	8002d18 <HAL_I2SEx_TransmitReceive_IT+0x14>
 8002e68:	40003800 	.word	0x40003800
 8002e6c:	40003400 	.word	0x40003400

08002e70 <HAL_I2SEx_TransmitReceive_DMA>:
{
 8002e70:	b570      	push	{r4, r5, r6, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	4604      	mov	r4, r0
 8002e76:	4616      	mov	r6, r2
  if (hi2s->State != HAL_I2S_STATE_READY)
 8002e78:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8002e7c:	b2d2      	uxtb	r2, r2
 8002e7e:	2a01      	cmp	r2, #1
 8002e80:	d005      	beq.n	8002e8e <HAL_I2SEx_TransmitReceive_DMA+0x1e>
    errorcode = HAL_BUSY;
 8002e82:	2002      	movs	r0, #2
  __HAL_UNLOCK(hi2s);
 8002e84:	2300      	movs	r3, #0
 8002e86:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8002e8a:	b002      	add	sp, #8
 8002e8c:	bd70      	pop	{r4, r5, r6, pc}
 8002e8e:	460d      	mov	r5, r1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002e90:	2900      	cmp	r1, #0
 8002e92:	f000 80d1 	beq.w	8003038 <HAL_I2SEx_TransmitReceive_DMA+0x1c8>
 8002e96:	2e00      	cmp	r6, #0
 8002e98:	f000 80d0 	beq.w	800303c <HAL_I2SEx_TransmitReceive_DMA+0x1cc>
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	f000 80cf 	beq.w	8003040 <HAL_I2SEx_TransmitReceive_DMA+0x1d0>
  __HAL_LOCK(hi2s);
 8002ea2:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8002ea6:	b2d2      	uxtb	r2, r2
 8002ea8:	2a01      	cmp	r2, #1
 8002eaa:	f000 80cb 	beq.w	8003044 <HAL_I2SEx_TransmitReceive_DMA+0x1d4>
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  hi2s->pTxBuffPtr = pTxData;
 8002eb4:	6261      	str	r1, [r4, #36]	; 0x24
  hi2s->pRxBuffPtr = pRxData;
 8002eb6:	62c6      	str	r6, [r0, #44]	; 0x2c
  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002eb8:	6802      	ldr	r2, [r0, #0]
 8002eba:	69d2      	ldr	r2, [r2, #28]
 8002ebc:	f002 0207 	and.w	r2, r2, #7
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 8002ec0:	2a03      	cmp	r2, #3
 8002ec2:	d05a      	beq.n	8002f7a <HAL_I2SEx_TransmitReceive_DMA+0x10a>
 8002ec4:	2a05      	cmp	r2, #5
 8002ec6:	d058      	beq.n	8002f7a <HAL_I2SEx_TransmitReceive_DMA+0x10a>
    hi2s->TxXferSize  = Size;
 8002ec8:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8002eca:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 8002ecc:	8603      	strh	r3, [r0, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8002ece:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	6463      	str	r3, [r4, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_BUSY_TX_RX;
 8002ed4:	2305      	movs	r3, #5
 8002ed6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2s->hdmarx->XferHalfCpltCallback = I2SEx_TxRxDMAHalfCplt;
 8002eda:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002edc:	495a      	ldr	r1, [pc, #360]	; (8003048 <HAL_I2SEx_TransmitReceive_DMA+0x1d8>)
 8002ede:	6419      	str	r1, [r3, #64]	; 0x40
  hi2s->hdmarx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 8002ee0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002ee2:	4a5a      	ldr	r2, [pc, #360]	; (800304c <HAL_I2SEx_TransmitReceive_DMA+0x1dc>)
 8002ee4:	63da      	str	r2, [r3, #60]	; 0x3c
  hi2s->hdmarx->XferErrorCallback = I2SEx_TxRxDMAError;
 8002ee6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002ee8:	4b59      	ldr	r3, [pc, #356]	; (8003050 <HAL_I2SEx_TransmitReceive_DMA+0x1e0>)
 8002eea:	64c3      	str	r3, [r0, #76]	; 0x4c
  hi2s->hdmatx->XferHalfCpltCallback  = I2SEx_TxRxDMAHalfCplt;
 8002eec:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002eee:	6401      	str	r1, [r0, #64]	; 0x40
  hi2s->hdmatx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 8002ef0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002ef2:	63ca      	str	r2, [r1, #60]	; 0x3c
  hi2s->hdmatx->XferErrorCallback = I2SEx_TxRxDMAError;
 8002ef4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002ef6:	64d3      	str	r3, [r2, #76]	; 0x4c
  tmp1 = hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG;
 8002ef8:	6822      	ldr	r2, [r4, #0]
 8002efa:	69d3      	ldr	r3, [r2, #28]
 8002efc:	f403 7340 	and.w	r3, r3, #768	; 0x300
  if ((tmp1 == I2S_MODE_MASTER_TX) || (tmp1 == I2S_MODE_SLAVE_TX))
 8002f00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f04:	d001      	beq.n	8002f0a <HAL_I2SEx_TransmitReceive_DMA+0x9a>
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d145      	bne.n	8002f96 <HAL_I2SEx_TransmitReceive_DMA+0x126>
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8002f0a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002f0c:	4b51      	ldr	r3, [pc, #324]	; (8003054 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d03a      	beq.n	8002f88 <HAL_I2SEx_TransmitReceive_DMA+0x118>
 8002f12:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
 8002f16:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	4632      	mov	r2, r6
 8002f1c:	310c      	adds	r1, #12
 8002f1e:	f7fd fd00 	bl	8000922 <HAL_DMA_Start_IT>
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8002f22:	6822      	ldr	r2, [r4, #0]
 8002f24:	4b4b      	ldr	r3, [pc, #300]	; (8003054 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d030      	beq.n	8002f8c <HAL_I2SEx_TransmitReceive_DMA+0x11c>
 8002f2a:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002f2e:	6853      	ldr	r3, [r2, #4]
 8002f30:	f043 0301 	orr.w	r3, r3, #1
 8002f34:	6053      	str	r3, [r2, #4]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 8002f36:	6822      	ldr	r2, [r4, #0]
 8002f38:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	320c      	adds	r2, #12
 8002f3e:	4629      	mov	r1, r5
 8002f40:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002f42:	f7fd fcee 	bl	8000922 <HAL_DMA_Start_IT>
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002f46:	6822      	ldr	r2, [r4, #0]
 8002f48:	6853      	ldr	r3, [r2, #4]
 8002f4a:	f043 0302 	orr.w	r3, r3, #2
 8002f4e:	6053      	str	r3, [r2, #4]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8002f50:	6823      	ldr	r3, [r4, #0]
 8002f52:	69da      	ldr	r2, [r3, #28]
 8002f54:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8002f58:	d16a      	bne.n	8003030 <HAL_I2SEx_TransmitReceive_DMA+0x1c0>
      __HAL_I2SEXT_ENABLE(hi2s);
 8002f5a:	4a3e      	ldr	r2, [pc, #248]	; (8003054 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d017      	beq.n	8002f90 <HAL_I2SEx_TransmitReceive_DMA+0x120>
 8002f60:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002f64:	69d3      	ldr	r3, [r2, #28]
 8002f66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f6a:	61d3      	str	r3, [r2, #28]
      __HAL_I2S_ENABLE(hi2s);
 8002f6c:	6822      	ldr	r2, [r4, #0]
 8002f6e:	69d3      	ldr	r3, [r2, #28]
 8002f70:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f74:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002f76:	2000      	movs	r0, #0
 8002f78:	e784      	b.n	8002e84 <HAL_I2SEx_TransmitReceive_DMA+0x14>
    hi2s->TxXferSize  = (Size << 1U);
 8002f7a:	005b      	lsls	r3, r3, #1
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8002f80:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 8002f82:	8623      	strh	r3, [r4, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002f84:	8663      	strh	r3, [r4, #50]	; 0x32
 8002f86:	e7a3      	b.n	8002ed0 <HAL_I2SEx_TransmitReceive_DMA+0x60>
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8002f88:	4933      	ldr	r1, [pc, #204]	; (8003058 <HAL_I2SEx_TransmitReceive_DMA+0x1e8>)
 8002f8a:	e7c4      	b.n	8002f16 <HAL_I2SEx_TransmitReceive_DMA+0xa6>
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8002f8c:	4a32      	ldr	r2, [pc, #200]	; (8003058 <HAL_I2SEx_TransmitReceive_DMA+0x1e8>)
 8002f8e:	e7ce      	b.n	8002f2e <HAL_I2SEx_TransmitReceive_DMA+0xbe>
      __HAL_I2SEXT_ENABLE(hi2s);
 8002f90:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8002f94:	e7e6      	b.n	8002f64 <HAL_I2SEx_TransmitReceive_DMA+0xf4>
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002f96:	69d3      	ldr	r3, [r2, #28]
 8002f98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f9c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002fa0:	d037      	beq.n	8003012 <HAL_I2SEx_TransmitReceive_DMA+0x1a2>
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, hi2s->TxXferSize);
 8002fa2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002fa4:	4b2b      	ldr	r3, [pc, #172]	; (8003054 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d03b      	beq.n	8003022 <HAL_I2SEx_TransmitReceive_DMA+0x1b2>
 8002faa:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002fae:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	320c      	adds	r2, #12
 8002fb4:	4629      	mov	r1, r5
 8002fb6:	f7fd fcb4 	bl	8000922 <HAL_DMA_Start_IT>
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8002fba:	6822      	ldr	r2, [r4, #0]
 8002fbc:	4b25      	ldr	r3, [pc, #148]	; (8003054 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d031      	beq.n	8003026 <HAL_I2SEx_TransmitReceive_DMA+0x1b6>
 8002fc2:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002fc6:	6853      	ldr	r3, [r2, #4]
 8002fc8:	f043 0302 	orr.w	r3, r3, #2
 8002fcc:	6053      	str	r3, [r2, #4]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 8002fce:	6821      	ldr	r1, [r4, #0]
 8002fd0:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8002fd2:	b29b      	uxth	r3, r3
 8002fd4:	4632      	mov	r2, r6
 8002fd6:	310c      	adds	r1, #12
 8002fd8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002fda:	f7fd fca2 	bl	8000922 <HAL_DMA_Start_IT>
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002fde:	6822      	ldr	r2, [r4, #0]
 8002fe0:	6853      	ldr	r3, [r2, #4]
 8002fe2:	f043 0301 	orr.w	r3, r3, #1
 8002fe6:	6053      	str	r3, [r2, #4]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8002fe8:	6823      	ldr	r3, [r4, #0]
 8002fea:	69da      	ldr	r2, [r3, #28]
 8002fec:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8002ff0:	d120      	bne.n	8003034 <HAL_I2SEx_TransmitReceive_DMA+0x1c4>
      __HAL_I2SEXT_ENABLE(hi2s);
 8002ff2:	4a18      	ldr	r2, [pc, #96]	; (8003054 <HAL_I2SEx_TransmitReceive_DMA+0x1e4>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d018      	beq.n	800302a <HAL_I2SEx_TransmitReceive_DMA+0x1ba>
 8002ff8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002ffc:	69d3      	ldr	r3, [r2, #28]
 8002ffe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003002:	61d3      	str	r3, [r2, #28]
      __HAL_I2S_ENABLE(hi2s);
 8003004:	6822      	ldr	r2, [r4, #0]
 8003006:	69d3      	ldr	r3, [r2, #28]
 8003008:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800300c:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800300e:	2000      	movs	r0, #0
 8003010:	e738      	b.n	8002e84 <HAL_I2SEx_TransmitReceive_DMA+0x14>
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003012:	2300      	movs	r3, #0
 8003014:	9301      	str	r3, [sp, #4]
 8003016:	68d3      	ldr	r3, [r2, #12]
 8003018:	9301      	str	r3, [sp, #4]
 800301a:	6893      	ldr	r3, [r2, #8]
 800301c:	9301      	str	r3, [sp, #4]
 800301e:	9b01      	ldr	r3, [sp, #4]
 8003020:	e7bf      	b.n	8002fa2 <HAL_I2SEx_TransmitReceive_DMA+0x132>
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, hi2s->TxXferSize);
 8003022:	4a0d      	ldr	r2, [pc, #52]	; (8003058 <HAL_I2SEx_TransmitReceive_DMA+0x1e8>)
 8003024:	e7c3      	b.n	8002fae <HAL_I2SEx_TransmitReceive_DMA+0x13e>
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8003026:	4a0c      	ldr	r2, [pc, #48]	; (8003058 <HAL_I2SEx_TransmitReceive_DMA+0x1e8>)
 8003028:	e7cd      	b.n	8002fc6 <HAL_I2SEx_TransmitReceive_DMA+0x156>
      __HAL_I2SEXT_ENABLE(hi2s);
 800302a:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 800302e:	e7e5      	b.n	8002ffc <HAL_I2SEx_TransmitReceive_DMA+0x18c>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003030:	2000      	movs	r0, #0
 8003032:	e727      	b.n	8002e84 <HAL_I2SEx_TransmitReceive_DMA+0x14>
 8003034:	2000      	movs	r0, #0
 8003036:	e725      	b.n	8002e84 <HAL_I2SEx_TransmitReceive_DMA+0x14>
    return  HAL_ERROR;
 8003038:	2001      	movs	r0, #1
 800303a:	e726      	b.n	8002e8a <HAL_I2SEx_TransmitReceive_DMA+0x1a>
 800303c:	2001      	movs	r0, #1
 800303e:	e724      	b.n	8002e8a <HAL_I2SEx_TransmitReceive_DMA+0x1a>
 8003040:	2001      	movs	r0, #1
 8003042:	e722      	b.n	8002e8a <HAL_I2SEx_TransmitReceive_DMA+0x1a>
  __HAL_LOCK(hi2s);
 8003044:	2002      	movs	r0, #2
 8003046:	e720      	b.n	8002e8a <HAL_I2SEx_TransmitReceive_DMA+0x1a>
 8003048:	0800305f 	.word	0x0800305f
 800304c:	0800306b 	.word	0x0800306b
 8003050:	08002965 	.word	0x08002965
 8003054:	40003800 	.word	0x40003800
 8003058:	40003400 	.word	0x40003400

0800305c <HAL_I2SEx_TxRxHalfCpltCallback>:
{
 800305c:	4770      	bx	lr

0800305e <I2SEx_TxRxDMAHalfCplt>:
{
 800305e:	b508      	push	{r3, lr}
  HAL_I2SEx_TxRxHalfCpltCallback(hi2s);
 8003060:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8003062:	f7ff fffb 	bl	800305c <HAL_I2SEx_TxRxHalfCpltCallback>
 8003066:	bd08      	pop	{r3, pc}

08003068 <HAL_I2SEx_TxRxCpltCallback>:
{
 8003068:	4770      	bx	lr

0800306a <I2SEx_TxRxDMACplt>:
{
 800306a:	b538      	push	{r3, r4, r5, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800306c:	6b85      	ldr	r5, [r0, #56]	; 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 800306e:	69c3      	ldr	r3, [r0, #28]
 8003070:	b933      	cbnz	r3, 8003080 <I2SEx_TxRxDMACplt+0x16>
 8003072:	4604      	mov	r4, r0
    if (hi2s->hdmarx == hdma)
 8003074:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8003076:	4298      	cmp	r0, r3
 8003078:	d003      	beq.n	8003082 <I2SEx_TxRxDMACplt+0x18>
    if (hi2s->hdmatx == hdma)
 800307a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800307c:	429c      	cmp	r4, r3
 800307e:	d029      	beq.n	80030d4 <I2SEx_TxRxDMACplt+0x6a>
 8003080:	bd38      	pop	{r3, r4, r5, pc}
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8003082:	682b      	ldr	r3, [r5, #0]
 8003084:	69da      	ldr	r2, [r3, #28]
 8003086:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800308a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800308e:	d003      	beq.n	8003098 <I2SEx_TxRxDMACplt+0x2e>
          ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 8003090:	69da      	ldr	r2, [r3, #28]
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8003092:	f412 7f40 	tst.w	r2, #768	; 0x300
 8003096:	d118      	bne.n	80030ca <I2SEx_TxRxDMACplt+0x60>
        CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8003098:	4a23      	ldr	r2, [pc, #140]	; (8003128 <I2SEx_TxRxDMACplt+0xbe>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d012      	beq.n	80030c4 <I2SEx_TxRxDMACplt+0x5a>
 800309e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80030a2:	6853      	ldr	r3, [r2, #4]
 80030a4:	f023 0301 	bic.w	r3, r3, #1
 80030a8:	6053      	str	r3, [r2, #4]
      hi2s->RxXferCount = 0U;
 80030aa:	2300      	movs	r3, #0
 80030ac:	866b      	strh	r3, [r5, #50]	; 0x32
      if (hi2s->TxXferCount == 0U)
 80030ae:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
 80030b0:	b29b      	uxth	r3, r3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d1e1      	bne.n	800307a <I2SEx_TxRxDMACplt+0x10>
        hi2s->State = HAL_I2S_STATE_READY;
 80030b6:	2301      	movs	r3, #1
 80030b8:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 80030bc:	4628      	mov	r0, r5
 80030be:	f7ff ffd3 	bl	8003068 <HAL_I2SEx_TxRxCpltCallback>
 80030c2:	e7da      	b.n	800307a <I2SEx_TxRxDMACplt+0x10>
        CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 80030c4:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 80030c8:	e7eb      	b.n	80030a2 <I2SEx_TxRxDMACplt+0x38>
        CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80030ca:	685a      	ldr	r2, [r3, #4]
 80030cc:	f022 0201 	bic.w	r2, r2, #1
 80030d0:	605a      	str	r2, [r3, #4]
 80030d2:	e7ea      	b.n	80030aa <I2SEx_TxRxDMACplt+0x40>
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 80030d4:	682b      	ldr	r3, [r5, #0]
 80030d6:	69da      	ldr	r2, [r3, #28]
 80030d8:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80030dc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80030e0:	d003      	beq.n	80030ea <I2SEx_TxRxDMACplt+0x80>
          ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 80030e2:	69da      	ldr	r2, [r3, #28]
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 80030e4:	f412 7f40 	tst.w	r2, #768	; 0x300
 80030e8:	d110      	bne.n	800310c <I2SEx_TxRxDMACplt+0xa2>
        CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80030ea:	685a      	ldr	r2, [r3, #4]
 80030ec:	f022 0202 	bic.w	r2, r2, #2
 80030f0:	605a      	str	r2, [r3, #4]
      hi2s->TxXferCount = 0U;
 80030f2:	2300      	movs	r3, #0
 80030f4:	856b      	strh	r3, [r5, #42]	; 0x2a
      if (hi2s->RxXferCount == 0U)
 80030f6:	8e6b      	ldrh	r3, [r5, #50]	; 0x32
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d1c0      	bne.n	8003080 <I2SEx_TxRxDMACplt+0x16>
        hi2s->State = HAL_I2S_STATE_READY;
 80030fe:	2301      	movs	r3, #1
 8003100:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003104:	4628      	mov	r0, r5
 8003106:	f7ff ffaf 	bl	8003068 <HAL_I2SEx_TxRxCpltCallback>
}
 800310a:	e7b9      	b.n	8003080 <I2SEx_TxRxDMACplt+0x16>
        CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 800310c:	4a06      	ldr	r2, [pc, #24]	; (8003128 <I2SEx_TxRxDMACplt+0xbe>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d006      	beq.n	8003120 <I2SEx_TxRxDMACplt+0xb6>
 8003112:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003116:	6853      	ldr	r3, [r2, #4]
 8003118:	f023 0302 	bic.w	r3, r3, #2
 800311c:	6053      	str	r3, [r2, #4]
 800311e:	e7e8      	b.n	80030f2 <I2SEx_TxRxDMACplt+0x88>
 8003120:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8003124:	e7f7      	b.n	8003116 <I2SEx_TxRxDMACplt+0xac>
 8003126:	bf00      	nop
 8003128:	40003800 	.word	0x40003800

0800312c <I2SEx_TxISR_I2S>:
{
 800312c:	b508      	push	{r3, lr}
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800312e:	6802      	ldr	r2, [r0, #0]
 8003130:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003132:	1c99      	adds	r1, r3, #2
 8003134:	6241      	str	r1, [r0, #36]	; 0x24
 8003136:	881b      	ldrh	r3, [r3, #0]
 8003138:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 800313a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800313c:	b29b      	uxth	r3, r3
 800313e:	3b01      	subs	r3, #1
 8003140:	b29b      	uxth	r3, r3
 8003142:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2s->TxXferCount == 0U)
 8003144:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8003146:	b29b      	uxth	r3, r3
 8003148:	b93b      	cbnz	r3, 800315a <I2SEx_TxISR_I2S+0x2e>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800314a:	6802      	ldr	r2, [r0, #0]
 800314c:	6853      	ldr	r3, [r2, #4]
 800314e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003152:	6053      	str	r3, [r2, #4]
    if (hi2s->RxXferCount == 0U)
 8003154:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8003156:	b29b      	uxth	r3, r3
 8003158:	b103      	cbz	r3, 800315c <I2SEx_TxISR_I2S+0x30>
 800315a:	bd08      	pop	{r3, pc}
      hi2s->State = HAL_I2S_STATE_READY;
 800315c:	2301      	movs	r3, #1
 800315e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003162:	f7ff ff81 	bl	8003068 <HAL_I2SEx_TxRxCpltCallback>
}
 8003166:	e7f8      	b.n	800315a <I2SEx_TxISR_I2S+0x2e>

08003168 <I2SEx_RxISR_I2SExt>:
{
 8003168:	b508      	push	{r3, lr}
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800316a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800316c:	1c9a      	adds	r2, r3, #2
 800316e:	62c2      	str	r2, [r0, #44]	; 0x2c
 8003170:	6801      	ldr	r1, [r0, #0]
 8003172:	4a14      	ldr	r2, [pc, #80]	; (80031c4 <I2SEx_RxISR_I2SExt+0x5c>)
 8003174:	4291      	cmp	r1, r2
 8003176:	d019      	beq.n	80031ac <I2SEx_RxISR_I2SExt+0x44>
 8003178:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800317c:	68d2      	ldr	r2, [r2, #12]
 800317e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003180:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8003182:	b29b      	uxth	r3, r3
 8003184:	3b01      	subs	r3, #1
 8003186:	b29b      	uxth	r3, r3
 8003188:	8643      	strh	r3, [r0, #50]	; 0x32
  if (hi2s->RxXferCount == 0U)
 800318a:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 800318c:	b29b      	uxth	r3, r3
 800318e:	b963      	cbnz	r3, 80031aa <I2SEx_RxISR_I2SExt+0x42>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003190:	6802      	ldr	r2, [r0, #0]
 8003192:	4b0c      	ldr	r3, [pc, #48]	; (80031c4 <I2SEx_RxISR_I2SExt+0x5c>)
 8003194:	429a      	cmp	r2, r3
 8003196:	d00c      	beq.n	80031b2 <I2SEx_RxISR_I2SExt+0x4a>
 8003198:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800319c:	6853      	ldr	r3, [r2, #4]
 800319e:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80031a2:	6053      	str	r3, [r2, #4]
    if (hi2s->TxXferCount == 0U)
 80031a4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	b12b      	cbz	r3, 80031b6 <I2SEx_RxISR_I2SExt+0x4e>
 80031aa:	bd08      	pop	{r3, pc}
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80031ac:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 80031b0:	e7e4      	b.n	800317c <I2SEx_RxISR_I2SExt+0x14>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80031b2:	4a05      	ldr	r2, [pc, #20]	; (80031c8 <I2SEx_RxISR_I2SExt+0x60>)
 80031b4:	e7f2      	b.n	800319c <I2SEx_RxISR_I2SExt+0x34>
      hi2s->State = HAL_I2S_STATE_READY;
 80031b6:	2301      	movs	r3, #1
 80031b8:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80031bc:	f7ff ff54 	bl	8003068 <HAL_I2SEx_TxRxCpltCallback>
}
 80031c0:	e7f3      	b.n	80031aa <I2SEx_RxISR_I2SExt+0x42>
 80031c2:	bf00      	nop
 80031c4:	40003800 	.word	0x40003800
 80031c8:	40003400 	.word	0x40003400

080031cc <I2SEx_TxISR_I2SExt>:
{
 80031cc:	b508      	push	{r3, lr}
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80031ce:	6802      	ldr	r2, [r0, #0]
 80031d0:	4b14      	ldr	r3, [pc, #80]	; (8003224 <I2SEx_TxISR_I2SExt+0x58>)
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d01c      	beq.n	8003210 <I2SEx_TxISR_I2SExt+0x44>
 80031d6:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80031da:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80031dc:	1c99      	adds	r1, r3, #2
 80031de:	6241      	str	r1, [r0, #36]	; 0x24
 80031e0:	881b      	ldrh	r3, [r3, #0]
 80031e2:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 80031e4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80031e6:	b29b      	uxth	r3, r3
 80031e8:	3b01      	subs	r3, #1
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2s->TxXferCount == 0U)
 80031ee:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	b963      	cbnz	r3, 800320e <I2SEx_TxISR_I2SExt+0x42>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80031f4:	6802      	ldr	r2, [r0, #0]
 80031f6:	4b0b      	ldr	r3, [pc, #44]	; (8003224 <I2SEx_TxISR_I2SExt+0x58>)
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d00b      	beq.n	8003214 <I2SEx_TxISR_I2SExt+0x48>
 80031fc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003200:	6853      	ldr	r3, [r2, #4]
 8003202:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003206:	6053      	str	r3, [r2, #4]
    if (hi2s->RxXferCount == 0U)
 8003208:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 800320a:	b29b      	uxth	r3, r3
 800320c:	b123      	cbz	r3, 8003218 <I2SEx_TxISR_I2SExt+0x4c>
 800320e:	bd08      	pop	{r3, pc}
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003210:	4a05      	ldr	r2, [pc, #20]	; (8003228 <I2SEx_TxISR_I2SExt+0x5c>)
 8003212:	e7e2      	b.n	80031da <I2SEx_TxISR_I2SExt+0xe>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003214:	4a04      	ldr	r2, [pc, #16]	; (8003228 <I2SEx_TxISR_I2SExt+0x5c>)
 8003216:	e7f3      	b.n	8003200 <I2SEx_TxISR_I2SExt+0x34>
      hi2s->State = HAL_I2S_STATE_READY;
 8003218:	2301      	movs	r3, #1
 800321a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800321e:	f7ff ff23 	bl	8003068 <HAL_I2SEx_TxRxCpltCallback>
}
 8003222:	e7f4      	b.n	800320e <I2SEx_TxISR_I2SExt+0x42>
 8003224:	40003800 	.word	0x40003800
 8003228:	40003400 	.word	0x40003400

0800322c <I2SEx_RxISR_I2S>:
{
 800322c:	b508      	push	{r3, lr}
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800322e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003230:	1c9a      	adds	r2, r3, #2
 8003232:	62c2      	str	r2, [r0, #44]	; 0x2c
 8003234:	6802      	ldr	r2, [r0, #0]
 8003236:	68d2      	ldr	r2, [r2, #12]
 8003238:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800323a:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 800323c:	b29b      	uxth	r3, r3
 800323e:	3b01      	subs	r3, #1
 8003240:	b29b      	uxth	r3, r3
 8003242:	8643      	strh	r3, [r0, #50]	; 0x32
  if (hi2s->RxXferCount == 0U)
 8003244:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8003246:	b29b      	uxth	r3, r3
 8003248:	b93b      	cbnz	r3, 800325a <I2SEx_RxISR_I2S+0x2e>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800324a:	6802      	ldr	r2, [r0, #0]
 800324c:	6853      	ldr	r3, [r2, #4]
 800324e:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8003252:	6053      	str	r3, [r2, #4]
    if (hi2s->TxXferCount == 0U)
 8003254:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8003256:	b29b      	uxth	r3, r3
 8003258:	b103      	cbz	r3, 800325c <I2SEx_RxISR_I2S+0x30>
 800325a:	bd08      	pop	{r3, pc}
      hi2s->State = HAL_I2S_STATE_READY;
 800325c:	2301      	movs	r3, #1
 800325e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003262:	f7ff ff01 	bl	8003068 <HAL_I2SEx_TxRxCpltCallback>
}
 8003266:	e7f8      	b.n	800325a <I2SEx_RxISR_I2S+0x2e>

08003268 <HAL_I2SEx_FullDuplex_IRQHandler>:
{
 8003268:	b510      	push	{r4, lr}
 800326a:	b086      	sub	sp, #24
 800326c:	4604      	mov	r4, r0
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800326e:	6803      	ldr	r3, [r0, #0]
 8003270:	689a      	ldr	r2, [r3, #8]
 8003272:	9205      	str	r2, [sp, #20]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003274:	4a70      	ldr	r2, [pc, #448]	; (8003438 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d06f      	beq.n	800335a <HAL_I2SEx_FullDuplex_IRQHandler+0xf2>
 800327a:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800327e:	6891      	ldr	r1, [r2, #8]
 8003280:	9104      	str	r1, [sp, #16]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	9303      	str	r3, [sp, #12]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003286:	6853      	ldr	r3, [r2, #4]
 8003288:	9302      	str	r3, [sp, #8]
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800328a:	6863      	ldr	r3, [r4, #4]
 800328c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003290:	d001      	beq.n	8003296 <HAL_I2SEx_FullDuplex_IRQHandler+0x2e>
 8003292:	2b00      	cmp	r3, #0
 8003294:	d170      	bne.n	8003378 <HAL_I2SEx_FullDuplex_IRQHandler+0x110>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003296:	9b05      	ldr	r3, [sp, #20]
 8003298:	f013 0f02 	tst.w	r3, #2
 800329c:	d003      	beq.n	80032a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x3e>
 800329e:	9b03      	ldr	r3, [sp, #12]
 80032a0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80032a4:	d15c      	bne.n	8003360 <HAL_I2SEx_FullDuplex_IRQHandler+0xf8>
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80032a6:	9b04      	ldr	r3, [sp, #16]
 80032a8:	f013 0f01 	tst.w	r3, #1
 80032ac:	d003      	beq.n	80032b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x4e>
 80032ae:	9b02      	ldr	r3, [sp, #8]
 80032b0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80032b4:	d158      	bne.n	8003368 <HAL_I2SEx_FullDuplex_IRQHandler+0x100>
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80032b6:	9b04      	ldr	r3, [sp, #16]
 80032b8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80032bc:	d024      	beq.n	8003308 <HAL_I2SEx_FullDuplex_IRQHandler+0xa0>
 80032be:	9b02      	ldr	r3, [sp, #8]
 80032c0:	f013 0f20 	tst.w	r3, #32
 80032c4:	d020      	beq.n	8003308 <HAL_I2SEx_FullDuplex_IRQHandler+0xa0>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80032c6:	6822      	ldr	r2, [r4, #0]
 80032c8:	4b5b      	ldr	r3, [pc, #364]	; (8003438 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d050      	beq.n	8003370 <HAL_I2SEx_FullDuplex_IRQHandler+0x108>
 80032ce:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80032d2:	6853      	ldr	r3, [r2, #4]
 80032d4:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80032d8:	6053      	str	r3, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80032da:	6822      	ldr	r2, [r4, #0]
 80032dc:	6853      	ldr	r3, [r2, #4]
 80032de:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80032e2:	6053      	str	r3, [r2, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80032e4:	2300      	movs	r3, #0
 80032e6:	9300      	str	r3, [sp, #0]
 80032e8:	6823      	ldr	r3, [r4, #0]
 80032ea:	68da      	ldr	r2, [r3, #12]
 80032ec:	9200      	str	r2, [sp, #0]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	9300      	str	r3, [sp, #0]
 80032f2:	9b00      	ldr	r3, [sp, #0]
      hi2s->State = HAL_I2S_STATE_READY;
 80032f4:	2301      	movs	r3, #1
 80032f6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80032fa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80032fc:	f043 0302 	orr.w	r3, r3, #2
 8003300:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8003302:	4620      	mov	r0, r4
 8003304:	f7ff fa52 	bl	80027ac <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003308:	9b05      	ldr	r3, [sp, #20]
 800330a:	f013 0f08 	tst.w	r3, #8
 800330e:	d022      	beq.n	8003356 <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
 8003310:	9b03      	ldr	r3, [sp, #12]
 8003312:	f013 0f20 	tst.w	r3, #32
 8003316:	d01e      	beq.n	8003356 <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003318:	6822      	ldr	r2, [r4, #0]
 800331a:	6853      	ldr	r3, [r2, #4]
 800331c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003320:	6053      	str	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003322:	6822      	ldr	r2, [r4, #0]
 8003324:	4b44      	ldr	r3, [pc, #272]	; (8003438 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 8003326:	429a      	cmp	r2, r3
 8003328:	d024      	beq.n	8003374 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800332a:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800332e:	6853      	ldr	r3, [r2, #4]
 8003330:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8003334:	6053      	str	r3, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003336:	2300      	movs	r3, #0
 8003338:	9301      	str	r3, [sp, #4]
 800333a:	6823      	ldr	r3, [r4, #0]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	9301      	str	r3, [sp, #4]
 8003340:	9b01      	ldr	r3, [sp, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8003342:	2301      	movs	r3, #1
 8003344:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003348:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800334a:	f043 0304 	orr.w	r3, r3, #4
 800334e:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8003350:	4620      	mov	r0, r4
 8003352:	f7ff fa2b 	bl	80027ac <HAL_I2S_ErrorCallback>
}
 8003356:	b006      	add	sp, #24
 8003358:	bd10      	pop	{r4, pc}
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800335a:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 800335e:	e78e      	b.n	800327e <HAL_I2SEx_FullDuplex_IRQHandler+0x16>
      I2SEx_TxISR_I2S(hi2s);
 8003360:	4620      	mov	r0, r4
 8003362:	f7ff fee3 	bl	800312c <I2SEx_TxISR_I2S>
 8003366:	e79e      	b.n	80032a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x3e>
      I2SEx_RxISR_I2SExt(hi2s);
 8003368:	4620      	mov	r0, r4
 800336a:	f7ff fefd 	bl	8003168 <I2SEx_RxISR_I2SExt>
 800336e:	e7a2      	b.n	80032b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x4e>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003370:	4a32      	ldr	r2, [pc, #200]	; (800343c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8003372:	e7ae      	b.n	80032d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003374:	4a31      	ldr	r2, [pc, #196]	; (800343c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8003376:	e7da      	b.n	800332e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003378:	9b04      	ldr	r3, [sp, #16]
 800337a:	f013 0f02 	tst.w	r3, #2
 800337e:	d003      	beq.n	8003388 <HAL_I2SEx_FullDuplex_IRQHandler+0x120>
 8003380:	9b02      	ldr	r3, [sp, #8]
 8003382:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003386:	d14a      	bne.n	800341e <HAL_I2SEx_FullDuplex_IRQHandler+0x1b6>
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003388:	9b05      	ldr	r3, [sp, #20]
 800338a:	f013 0f01 	tst.w	r3, #1
 800338e:	d003      	beq.n	8003398 <HAL_I2SEx_FullDuplex_IRQHandler+0x130>
 8003390:	9b03      	ldr	r3, [sp, #12]
 8003392:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003396:	d146      	bne.n	8003426 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003398:	9b05      	ldr	r3, [sp, #20]
 800339a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800339e:	d01c      	beq.n	80033da <HAL_I2SEx_FullDuplex_IRQHandler+0x172>
 80033a0:	9b03      	ldr	r3, [sp, #12]
 80033a2:	f013 0f20 	tst.w	r3, #32
 80033a6:	d018      	beq.n	80033da <HAL_I2SEx_FullDuplex_IRQHandler+0x172>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80033a8:	6822      	ldr	r2, [r4, #0]
 80033aa:	6853      	ldr	r3, [r2, #4]
 80033ac:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80033b0:	6053      	str	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80033b2:	6822      	ldr	r2, [r4, #0]
 80033b4:	4b20      	ldr	r3, [pc, #128]	; (8003438 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d039      	beq.n	800342e <HAL_I2SEx_FullDuplex_IRQHandler+0x1c6>
 80033ba:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80033be:	6853      	ldr	r3, [r2, #4]
 80033c0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80033c4:	6053      	str	r3, [r2, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 80033c6:	2301      	movs	r3, #1
 80033c8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80033cc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80033ce:	f043 0302 	orr.w	r3, r3, #2
 80033d2:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80033d4:	4620      	mov	r0, r4
 80033d6:	f7ff f9e9 	bl	80027ac <HAL_I2S_ErrorCallback>
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80033da:	9b04      	ldr	r3, [sp, #16]
 80033dc:	f013 0f08 	tst.w	r3, #8
 80033e0:	d0b9      	beq.n	8003356 <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
 80033e2:	9b02      	ldr	r3, [sp, #8]
 80033e4:	f013 0f20 	tst.w	r3, #32
 80033e8:	d0b5      	beq.n	8003356 <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80033ea:	6822      	ldr	r2, [r4, #0]
 80033ec:	4b12      	ldr	r3, [pc, #72]	; (8003438 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d01f      	beq.n	8003432 <HAL_I2SEx_FullDuplex_IRQHandler+0x1ca>
 80033f2:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80033f6:	6853      	ldr	r3, [r2, #4]
 80033f8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80033fc:	6053      	str	r3, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80033fe:	6822      	ldr	r2, [r4, #0]
 8003400:	6853      	ldr	r3, [r2, #4]
 8003402:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8003406:	6053      	str	r3, [r2, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8003408:	2301      	movs	r3, #1
 800340a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800340e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003410:	f043 0304 	orr.w	r3, r3, #4
 8003414:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8003416:	4620      	mov	r0, r4
 8003418:	f7ff f9c8 	bl	80027ac <HAL_I2S_ErrorCallback>
}
 800341c:	e79b      	b.n	8003356 <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
      I2SEx_TxISR_I2SExt(hi2s);
 800341e:	4620      	mov	r0, r4
 8003420:	f7ff fed4 	bl	80031cc <I2SEx_TxISR_I2SExt>
 8003424:	e7b0      	b.n	8003388 <HAL_I2SEx_FullDuplex_IRQHandler+0x120>
      I2SEx_RxISR_I2S(hi2s);
 8003426:	4620      	mov	r0, r4
 8003428:	f7ff ff00 	bl	800322c <I2SEx_RxISR_I2S>
 800342c:	e7b4      	b.n	8003398 <HAL_I2SEx_FullDuplex_IRQHandler+0x130>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800342e:	4a03      	ldr	r2, [pc, #12]	; (800343c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8003430:	e7c5      	b.n	80033be <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003432:	4a02      	ldr	r2, [pc, #8]	; (800343c <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8003434:	e7df      	b.n	80033f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18e>
 8003436:	bf00      	nop
 8003438:	40003800 	.word	0x40003800
 800343c:	40003400 	.word	0x40003400
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
  return HAL_OK;
}
 8003440:	2000      	movs	r0, #0
 8003442:	4770      	bx	lr

08003444 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003444:	2800      	cmp	r0, #0
 8003446:	f000 81bb 	beq.w	80037c0 <HAL_RCC_OscConfig+0x37c>
{
 800344a:	b570      	push	{r4, r5, r6, lr}
 800344c:	b082      	sub	sp, #8
 800344e:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003450:	6803      	ldr	r3, [r0, #0]
 8003452:	f013 0f01 	tst.w	r3, #1
 8003456:	d03b      	beq.n	80034d0 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003458:	4ba7      	ldr	r3, [pc, #668]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f003 030c 	and.w	r3, r3, #12
 8003460:	2b04      	cmp	r3, #4
 8003462:	d02c      	beq.n	80034be <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003464:	4ba4      	ldr	r3, [pc, #656]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800346c:	2b08      	cmp	r3, #8
 800346e:	d021      	beq.n	80034b4 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003470:	6863      	ldr	r3, [r4, #4]
 8003472:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003476:	d04f      	beq.n	8003518 <HAL_RCC_OscConfig+0xd4>
 8003478:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800347c:	d052      	beq.n	8003524 <HAL_RCC_OscConfig+0xe0>
 800347e:	4b9e      	ldr	r3, [pc, #632]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003486:	601a      	str	r2, [r3, #0]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800348e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003490:	6863      	ldr	r3, [r4, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d050      	beq.n	8003538 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003496:	f7fc fef9 	bl	800028c <HAL_GetTick>
 800349a:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800349c:	4b96      	ldr	r3, [pc, #600]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80034a4:	d114      	bne.n	80034d0 <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034a6:	f7fc fef1 	bl	800028c <HAL_GetTick>
 80034aa:	1b40      	subs	r0, r0, r5
 80034ac:	2864      	cmp	r0, #100	; 0x64
 80034ae:	d9f5      	bls.n	800349c <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 80034b0:	2003      	movs	r0, #3
 80034b2:	e18a      	b.n	80037ca <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034b4:	4b90      	ldr	r3, [pc, #576]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80034bc:	d0d8      	beq.n	8003470 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034be:	4b8e      	ldr	r3, [pc, #568]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80034c6:	d003      	beq.n	80034d0 <HAL_RCC_OscConfig+0x8c>
 80034c8:	6863      	ldr	r3, [r4, #4]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	f000 817a 	beq.w	80037c4 <HAL_RCC_OscConfig+0x380>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034d0:	6823      	ldr	r3, [r4, #0]
 80034d2:	f013 0f02 	tst.w	r3, #2
 80034d6:	d055      	beq.n	8003584 <HAL_RCC_OscConfig+0x140>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034d8:	4b87      	ldr	r3, [pc, #540]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f013 0f0c 	tst.w	r3, #12
 80034e0:	d03e      	beq.n	8003560 <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034e2:	4b85      	ldr	r3, [pc, #532]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034ea:	2b08      	cmp	r3, #8
 80034ec:	d033      	beq.n	8003556 <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80034ee:	68e3      	ldr	r3, [r4, #12]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d068      	beq.n	80035c6 <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034f4:	2201      	movs	r2, #1
 80034f6:	4b81      	ldr	r3, [pc, #516]	; (80036fc <HAL_RCC_OscConfig+0x2b8>)
 80034f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034fa:	f7fc fec7 	bl	800028c <HAL_GetTick>
 80034fe:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003500:	4b7d      	ldr	r3, [pc, #500]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f013 0f02 	tst.w	r3, #2
 8003508:	d154      	bne.n	80035b4 <HAL_RCC_OscConfig+0x170>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800350a:	f7fc febf 	bl	800028c <HAL_GetTick>
 800350e:	1b40      	subs	r0, r0, r5
 8003510:	2802      	cmp	r0, #2
 8003512:	d9f5      	bls.n	8003500 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8003514:	2003      	movs	r0, #3
 8003516:	e158      	b.n	80037ca <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003518:	4a77      	ldr	r2, [pc, #476]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 800351a:	6813      	ldr	r3, [r2, #0]
 800351c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003520:	6013      	str	r3, [r2, #0]
 8003522:	e7b5      	b.n	8003490 <HAL_RCC_OscConfig+0x4c>
 8003524:	4b74      	ldr	r3, [pc, #464]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800352c:	601a      	str	r2, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003534:	601a      	str	r2, [r3, #0]
 8003536:	e7ab      	b.n	8003490 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8003538:	f7fc fea8 	bl	800028c <HAL_GetTick>
 800353c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800353e:	4b6e      	ldr	r3, [pc, #440]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003546:	d0c3      	beq.n	80034d0 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003548:	f7fc fea0 	bl	800028c <HAL_GetTick>
 800354c:	1b40      	subs	r0, r0, r5
 800354e:	2864      	cmp	r0, #100	; 0x64
 8003550:	d9f5      	bls.n	800353e <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8003552:	2003      	movs	r0, #3
 8003554:	e139      	b.n	80037ca <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003556:	4b68      	ldr	r3, [pc, #416]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800355e:	d1c6      	bne.n	80034ee <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003560:	4b65      	ldr	r3, [pc, #404]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f013 0f02 	tst.w	r3, #2
 8003568:	d004      	beq.n	8003574 <HAL_RCC_OscConfig+0x130>
 800356a:	68e3      	ldr	r3, [r4, #12]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d001      	beq.n	8003574 <HAL_RCC_OscConfig+0x130>
        return HAL_ERROR;
 8003570:	2001      	movs	r0, #1
 8003572:	e12a      	b.n	80037ca <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003574:	4a60      	ldr	r2, [pc, #384]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 8003576:	6813      	ldr	r3, [r2, #0]
 8003578:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800357c:	6921      	ldr	r1, [r4, #16]
 800357e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003582:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003584:	6823      	ldr	r3, [r4, #0]
 8003586:	f013 0f08 	tst.w	r3, #8
 800358a:	d040      	beq.n	800360e <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800358c:	6963      	ldr	r3, [r4, #20]
 800358e:	b363      	cbz	r3, 80035ea <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003590:	2201      	movs	r2, #1
 8003592:	4b5b      	ldr	r3, [pc, #364]	; (8003700 <HAL_RCC_OscConfig+0x2bc>)
 8003594:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003596:	f7fc fe79 	bl	800028c <HAL_GetTick>
 800359a:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800359c:	4b56      	ldr	r3, [pc, #344]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 800359e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035a0:	f013 0f02 	tst.w	r3, #2
 80035a4:	d133      	bne.n	800360e <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035a6:	f7fc fe71 	bl	800028c <HAL_GetTick>
 80035aa:	1b40      	subs	r0, r0, r5
 80035ac:	2802      	cmp	r0, #2
 80035ae:	d9f5      	bls.n	800359c <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 80035b0:	2003      	movs	r0, #3
 80035b2:	e10a      	b.n	80037ca <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035b4:	4a50      	ldr	r2, [pc, #320]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 80035b6:	6813      	ldr	r3, [r2, #0]
 80035b8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80035bc:	6921      	ldr	r1, [r4, #16]
 80035be:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80035c2:	6013      	str	r3, [r2, #0]
 80035c4:	e7de      	b.n	8003584 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_DISABLE();
 80035c6:	2200      	movs	r2, #0
 80035c8:	4b4c      	ldr	r3, [pc, #304]	; (80036fc <HAL_RCC_OscConfig+0x2b8>)
 80035ca:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80035cc:	f7fc fe5e 	bl	800028c <HAL_GetTick>
 80035d0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035d2:	4b49      	ldr	r3, [pc, #292]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f013 0f02 	tst.w	r3, #2
 80035da:	d0d3      	beq.n	8003584 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035dc:	f7fc fe56 	bl	800028c <HAL_GetTick>
 80035e0:	1b40      	subs	r0, r0, r5
 80035e2:	2802      	cmp	r0, #2
 80035e4:	d9f5      	bls.n	80035d2 <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 80035e6:	2003      	movs	r0, #3
 80035e8:	e0ef      	b.n	80037ca <HAL_RCC_OscConfig+0x386>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035ea:	2200      	movs	r2, #0
 80035ec:	4b44      	ldr	r3, [pc, #272]	; (8003700 <HAL_RCC_OscConfig+0x2bc>)
 80035ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035f0:	f7fc fe4c 	bl	800028c <HAL_GetTick>
 80035f4:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035f6:	4b40      	ldr	r3, [pc, #256]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 80035f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035fa:	f013 0f02 	tst.w	r3, #2
 80035fe:	d006      	beq.n	800360e <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003600:	f7fc fe44 	bl	800028c <HAL_GetTick>
 8003604:	1b40      	subs	r0, r0, r5
 8003606:	2802      	cmp	r0, #2
 8003608:	d9f5      	bls.n	80035f6 <HAL_RCC_OscConfig+0x1b2>
        {
          return HAL_TIMEOUT;
 800360a:	2003      	movs	r0, #3
 800360c:	e0dd      	b.n	80037ca <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800360e:	6823      	ldr	r3, [r4, #0]
 8003610:	f013 0f04 	tst.w	r3, #4
 8003614:	d079      	beq.n	800370a <HAL_RCC_OscConfig+0x2c6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003616:	4b38      	ldr	r3, [pc, #224]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 8003618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800361e:	d133      	bne.n	8003688 <HAL_RCC_OscConfig+0x244>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003620:	2300      	movs	r3, #0
 8003622:	9301      	str	r3, [sp, #4]
 8003624:	4b34      	ldr	r3, [pc, #208]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 8003626:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003628:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800362c:	641a      	str	r2, [r3, #64]	; 0x40
 800362e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003630:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003634:	9301      	str	r3, [sp, #4]
 8003636:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003638:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800363a:	4b32      	ldr	r3, [pc, #200]	; (8003704 <HAL_RCC_OscConfig+0x2c0>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003642:	d023      	beq.n	800368c <HAL_RCC_OscConfig+0x248>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003644:	68a3      	ldr	r3, [r4, #8]
 8003646:	2b01      	cmp	r3, #1
 8003648:	d034      	beq.n	80036b4 <HAL_RCC_OscConfig+0x270>
 800364a:	2b05      	cmp	r3, #5
 800364c:	d038      	beq.n	80036c0 <HAL_RCC_OscConfig+0x27c>
 800364e:	4b2a      	ldr	r3, [pc, #168]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 8003650:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003652:	f022 0201 	bic.w	r2, r2, #1
 8003656:	671a      	str	r2, [r3, #112]	; 0x70
 8003658:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800365a:	f022 0204 	bic.w	r2, r2, #4
 800365e:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003660:	68a3      	ldr	r3, [r4, #8]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d036      	beq.n	80036d4 <HAL_RCC_OscConfig+0x290>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003666:	f7fc fe11 	bl	800028c <HAL_GetTick>
 800366a:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800366c:	4b22      	ldr	r3, [pc, #136]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 800366e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003670:	f013 0f02 	tst.w	r3, #2
 8003674:	d148      	bne.n	8003708 <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003676:	f7fc fe09 	bl	800028c <HAL_GetTick>
 800367a:	1b80      	subs	r0, r0, r6
 800367c:	f241 3388 	movw	r3, #5000	; 0x1388
 8003680:	4298      	cmp	r0, r3
 8003682:	d9f3      	bls.n	800366c <HAL_RCC_OscConfig+0x228>
        {
          return HAL_TIMEOUT;
 8003684:	2003      	movs	r0, #3
 8003686:	e0a0      	b.n	80037ca <HAL_RCC_OscConfig+0x386>
    FlagStatus       pwrclkchanged = RESET;
 8003688:	2500      	movs	r5, #0
 800368a:	e7d6      	b.n	800363a <HAL_RCC_OscConfig+0x1f6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800368c:	4a1d      	ldr	r2, [pc, #116]	; (8003704 <HAL_RCC_OscConfig+0x2c0>)
 800368e:	6813      	ldr	r3, [r2, #0]
 8003690:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003694:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8003696:	f7fc fdf9 	bl	800028c <HAL_GetTick>
 800369a:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800369c:	4b19      	ldr	r3, [pc, #100]	; (8003704 <HAL_RCC_OscConfig+0x2c0>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80036a4:	d1ce      	bne.n	8003644 <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036a6:	f7fc fdf1 	bl	800028c <HAL_GetTick>
 80036aa:	1b80      	subs	r0, r0, r6
 80036ac:	2802      	cmp	r0, #2
 80036ae:	d9f5      	bls.n	800369c <HAL_RCC_OscConfig+0x258>
          return HAL_TIMEOUT;
 80036b0:	2003      	movs	r0, #3
 80036b2:	e08a      	b.n	80037ca <HAL_RCC_OscConfig+0x386>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036b4:	4a10      	ldr	r2, [pc, #64]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 80036b6:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80036b8:	f043 0301 	orr.w	r3, r3, #1
 80036bc:	6713      	str	r3, [r2, #112]	; 0x70
 80036be:	e7cf      	b.n	8003660 <HAL_RCC_OscConfig+0x21c>
 80036c0:	4b0d      	ldr	r3, [pc, #52]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 80036c2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80036c4:	f042 0204 	orr.w	r2, r2, #4
 80036c8:	671a      	str	r2, [r3, #112]	; 0x70
 80036ca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80036cc:	f042 0201 	orr.w	r2, r2, #1
 80036d0:	671a      	str	r2, [r3, #112]	; 0x70
 80036d2:	e7c5      	b.n	8003660 <HAL_RCC_OscConfig+0x21c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036d4:	f7fc fdda 	bl	800028c <HAL_GetTick>
 80036d8:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036da:	4b07      	ldr	r3, [pc, #28]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 80036dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036de:	f013 0f02 	tst.w	r3, #2
 80036e2:	d011      	beq.n	8003708 <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036e4:	f7fc fdd2 	bl	800028c <HAL_GetTick>
 80036e8:	1b80      	subs	r0, r0, r6
 80036ea:	f241 3388 	movw	r3, #5000	; 0x1388
 80036ee:	4298      	cmp	r0, r3
 80036f0:	d9f3      	bls.n	80036da <HAL_RCC_OscConfig+0x296>
        {
          return HAL_TIMEOUT;
 80036f2:	2003      	movs	r0, #3
 80036f4:	e069      	b.n	80037ca <HAL_RCC_OscConfig+0x386>
 80036f6:	bf00      	nop
 80036f8:	40023800 	.word	0x40023800
 80036fc:	42470000 	.word	0x42470000
 8003700:	42470e80 	.word	0x42470e80
 8003704:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003708:	b9e5      	cbnz	r5, 8003744 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800370a:	69a3      	ldr	r3, [r4, #24]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d05b      	beq.n	80037c8 <HAL_RCC_OscConfig+0x384>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003710:	4a30      	ldr	r2, [pc, #192]	; (80037d4 <HAL_RCC_OscConfig+0x390>)
 8003712:	6892      	ldr	r2, [r2, #8]
 8003714:	f002 020c 	and.w	r2, r2, #12
 8003718:	2a08      	cmp	r2, #8
 800371a:	d058      	beq.n	80037ce <HAL_RCC_OscConfig+0x38a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800371c:	2b02      	cmp	r3, #2
 800371e:	d017      	beq.n	8003750 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003720:	2200      	movs	r2, #0
 8003722:	4b2d      	ldr	r3, [pc, #180]	; (80037d8 <HAL_RCC_OscConfig+0x394>)
 8003724:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003726:	f7fc fdb1 	bl	800028c <HAL_GetTick>
 800372a:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800372c:	4b29      	ldr	r3, [pc, #164]	; (80037d4 <HAL_RCC_OscConfig+0x390>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003734:	d042      	beq.n	80037bc <HAL_RCC_OscConfig+0x378>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003736:	f7fc fda9 	bl	800028c <HAL_GetTick>
 800373a:	1b00      	subs	r0, r0, r4
 800373c:	2802      	cmp	r0, #2
 800373e:	d9f5      	bls.n	800372c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003740:	2003      	movs	r0, #3
 8003742:	e042      	b.n	80037ca <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003744:	4a23      	ldr	r2, [pc, #140]	; (80037d4 <HAL_RCC_OscConfig+0x390>)
 8003746:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003748:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800374c:	6413      	str	r3, [r2, #64]	; 0x40
 800374e:	e7dc      	b.n	800370a <HAL_RCC_OscConfig+0x2c6>
        __HAL_RCC_PLL_DISABLE();
 8003750:	2200      	movs	r2, #0
 8003752:	4b21      	ldr	r3, [pc, #132]	; (80037d8 <HAL_RCC_OscConfig+0x394>)
 8003754:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003756:	f7fc fd99 	bl	800028c <HAL_GetTick>
 800375a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800375c:	4b1d      	ldr	r3, [pc, #116]	; (80037d4 <HAL_RCC_OscConfig+0x390>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003764:	d006      	beq.n	8003774 <HAL_RCC_OscConfig+0x330>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003766:	f7fc fd91 	bl	800028c <HAL_GetTick>
 800376a:	1b40      	subs	r0, r0, r5
 800376c:	2802      	cmp	r0, #2
 800376e:	d9f5      	bls.n	800375c <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 8003770:	2003      	movs	r0, #3
 8003772:	e02a      	b.n	80037ca <HAL_RCC_OscConfig+0x386>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003774:	69e3      	ldr	r3, [r4, #28]
 8003776:	6a22      	ldr	r2, [r4, #32]
 8003778:	4313      	orrs	r3, r2
 800377a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800377c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003780:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003782:	0852      	lsrs	r2, r2, #1
 8003784:	3a01      	subs	r2, #1
 8003786:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800378a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800378c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003790:	4a10      	ldr	r2, [pc, #64]	; (80037d4 <HAL_RCC_OscConfig+0x390>)
 8003792:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8003794:	2201      	movs	r2, #1
 8003796:	4b10      	ldr	r3, [pc, #64]	; (80037d8 <HAL_RCC_OscConfig+0x394>)
 8003798:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800379a:	f7fc fd77 	bl	800028c <HAL_GetTick>
 800379e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037a0:	4b0c      	ldr	r3, [pc, #48]	; (80037d4 <HAL_RCC_OscConfig+0x390>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80037a8:	d106      	bne.n	80037b8 <HAL_RCC_OscConfig+0x374>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037aa:	f7fc fd6f 	bl	800028c <HAL_GetTick>
 80037ae:	1b00      	subs	r0, r0, r4
 80037b0:	2802      	cmp	r0, #2
 80037b2:	d9f5      	bls.n	80037a0 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 80037b4:	2003      	movs	r0, #3
 80037b6:	e008      	b.n	80037ca <HAL_RCC_OscConfig+0x386>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80037b8:	2000      	movs	r0, #0
 80037ba:	e006      	b.n	80037ca <HAL_RCC_OscConfig+0x386>
 80037bc:	2000      	movs	r0, #0
 80037be:	e004      	b.n	80037ca <HAL_RCC_OscConfig+0x386>
    return HAL_ERROR;
 80037c0:	2001      	movs	r0, #1
 80037c2:	4770      	bx	lr
        return HAL_ERROR;
 80037c4:	2001      	movs	r0, #1
 80037c6:	e000      	b.n	80037ca <HAL_RCC_OscConfig+0x386>
  return HAL_OK;
 80037c8:	2000      	movs	r0, #0
}
 80037ca:	b002      	add	sp, #8
 80037cc:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80037ce:	2001      	movs	r0, #1
 80037d0:	e7fb      	b.n	80037ca <HAL_RCC_OscConfig+0x386>
 80037d2:	bf00      	nop
 80037d4:	40023800 	.word	0x40023800
 80037d8:	42470060 	.word	0x42470060

080037dc <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80037dc:	b570      	push	{r4, r5, r6, lr}
 80037de:	b088      	sub	sp, #32
 80037e0:	460c      	mov	r4, r1
 80037e2:	4616      	mov	r6, r2
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 80037e4:	b308      	cbz	r0, 800382a <HAL_RCC_MCOConfig+0x4e>
  else
  {
    assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));

    /* MCO2 Clock Enable */
    __MCO2_CLK_ENABLE();
 80037e6:	2300      	movs	r3, #0
 80037e8:	9302      	str	r3, [sp, #8]
 80037ea:	4d20      	ldr	r5, [pc, #128]	; (800386c <HAL_RCC_MCOConfig+0x90>)
 80037ec:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80037ee:	f042 0204 	orr.w	r2, r2, #4
 80037f2:	632a      	str	r2, [r5, #48]	; 0x30
 80037f4:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80037f6:	f002 0204 	and.w	r2, r2, #4
 80037fa:	9202      	str	r2, [sp, #8]
 80037fc:	9a02      	ldr	r2, [sp, #8]

    /* Configure the MCO2 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO2_PIN;
 80037fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003802:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003804:	2202      	movs	r2, #2
 8003806:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003808:	2203      	movs	r2, #3
 800380a:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800380c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800380e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8003810:	a903      	add	r1, sp, #12
 8003812:	4817      	ldr	r0, [pc, #92]	; (8003870 <HAL_RCC_MCOConfig+0x94>)
 8003814:	f7fd fb0a 	bl	8000e2c <HAL_GPIO_Init>

    /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8003818:	68ab      	ldr	r3, [r5, #8]
 800381a:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800381e:	ea44 04c6 	orr.w	r4, r4, r6, lsl #3
 8003822:	431c      	orrs	r4, r3
 8003824:	60ac      	str	r4, [r5, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8003826:	b008      	add	sp, #32
 8003828:	bd70      	pop	{r4, r5, r6, pc}
    __MCO1_CLK_ENABLE();
 800382a:	2300      	movs	r3, #0
 800382c:	9301      	str	r3, [sp, #4]
 800382e:	4d0f      	ldr	r5, [pc, #60]	; (800386c <HAL_RCC_MCOConfig+0x90>)
 8003830:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8003832:	f042 0201 	orr.w	r2, r2, #1
 8003836:	632a      	str	r2, [r5, #48]	; 0x30
 8003838:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800383a:	f002 0201 	and.w	r2, r2, #1
 800383e:	9201      	str	r2, [sp, #4]
 8003840:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Pin = MCO1_PIN;
 8003842:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003846:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003848:	2202      	movs	r2, #2
 800384a:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800384c:	2203      	movs	r2, #3
 800384e:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003850:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003852:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8003854:	a903      	add	r1, sp, #12
 8003856:	4807      	ldr	r0, [pc, #28]	; (8003874 <HAL_RCC_MCOConfig+0x98>)
 8003858:	f7fd fae8 	bl	8000e2c <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800385c:	68ab      	ldr	r3, [r5, #8]
 800385e:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 8003862:	4334      	orrs	r4, r6
 8003864:	431c      	orrs	r4, r3
 8003866:	60ac      	str	r4, [r5, #8]
 8003868:	e7dd      	b.n	8003826 <HAL_RCC_MCOConfig+0x4a>
 800386a:	bf00      	nop
 800386c:	40023800 	.word	0x40023800
 8003870:	40020800 	.word	0x40020800
 8003874:	40020000 	.word	0x40020000

08003878 <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8003878:	2201      	movs	r2, #1
 800387a:	4b01      	ldr	r3, [pc, #4]	; (8003880 <HAL_RCC_EnableCSS+0x8>)
 800387c:	601a      	str	r2, [r3, #0]
 800387e:	4770      	bx	lr
 8003880:	4247004c 	.word	0x4247004c

08003884 <HAL_RCC_DisableCSS>:
  * @brief  Disables the Clock Security System.
  * @retval None
  */
void HAL_RCC_DisableCSS(void)
{
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 8003884:	2200      	movs	r2, #0
 8003886:	4b01      	ldr	r3, [pc, #4]	; (800388c <HAL_RCC_DisableCSS+0x8>)
 8003888:	601a      	str	r2, [r3, #0]
 800388a:	4770      	bx	lr
 800388c:	4247004c 	.word	0x4247004c

08003890 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003892:	4b31      	ldr	r3, [pc, #196]	; (8003958 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	f003 030c 	and.w	r3, r3, #12
 800389a:	2b04      	cmp	r3, #4
 800389c:	d059      	beq.n	8003952 <HAL_RCC_GetSysClockFreq+0xc2>
 800389e:	2b08      	cmp	r3, #8
 80038a0:	d001      	beq.n	80038a6 <HAL_RCC_GetSysClockFreq+0x16>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038a2:	482e      	ldr	r0, [pc, #184]	; (800395c <HAL_RCC_GetSysClockFreq+0xcc>)
 80038a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038a6:	4b2c      	ldr	r3, [pc, #176]	; (8003958 <HAL_RCC_GetSysClockFreq+0xc8>)
 80038a8:	685a      	ldr	r2, [r3, #4]
 80038aa:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80038b4:	d02a      	beq.n	800390c <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038b6:	4b28      	ldr	r3, [pc, #160]	; (8003958 <HAL_RCC_GetSysClockFreq+0xc8>)
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80038be:	461e      	mov	r6, r3
 80038c0:	2700      	movs	r7, #0
 80038c2:	015c      	lsls	r4, r3, #5
 80038c4:	2500      	movs	r5, #0
 80038c6:	1ae4      	subs	r4, r4, r3
 80038c8:	eb65 0507 	sbc.w	r5, r5, r7
 80038cc:	01a9      	lsls	r1, r5, #6
 80038ce:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 80038d2:	01a0      	lsls	r0, r4, #6
 80038d4:	1b00      	subs	r0, r0, r4
 80038d6:	eb61 0105 	sbc.w	r1, r1, r5
 80038da:	00cb      	lsls	r3, r1, #3
 80038dc:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80038e0:	00c4      	lsls	r4, r0, #3
 80038e2:	19a0      	adds	r0, r4, r6
 80038e4:	eb43 0107 	adc.w	r1, r3, r7
 80038e8:	024b      	lsls	r3, r1, #9
 80038ea:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 80038ee:	0244      	lsls	r4, r0, #9
 80038f0:	4620      	mov	r0, r4
 80038f2:	4619      	mov	r1, r3
 80038f4:	2300      	movs	r3, #0
 80038f6:	f003 fb59 	bl	8006fac <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80038fa:	4b17      	ldr	r3, [pc, #92]	; (8003958 <HAL_RCC_GetSysClockFreq+0xc8>)
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8003902:	3301      	adds	r3, #1
 8003904:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8003906:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800390a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800390c:	4b12      	ldr	r3, [pc, #72]	; (8003958 <HAL_RCC_GetSysClockFreq+0xc8>)
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8003914:	461e      	mov	r6, r3
 8003916:	2700      	movs	r7, #0
 8003918:	015c      	lsls	r4, r3, #5
 800391a:	2500      	movs	r5, #0
 800391c:	1ae4      	subs	r4, r4, r3
 800391e:	eb65 0507 	sbc.w	r5, r5, r7
 8003922:	01a9      	lsls	r1, r5, #6
 8003924:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8003928:	01a0      	lsls	r0, r4, #6
 800392a:	1b00      	subs	r0, r0, r4
 800392c:	eb61 0105 	sbc.w	r1, r1, r5
 8003930:	00cb      	lsls	r3, r1, #3
 8003932:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8003936:	00c4      	lsls	r4, r0, #3
 8003938:	19a0      	adds	r0, r4, r6
 800393a:	eb43 0107 	adc.w	r1, r3, r7
 800393e:	028b      	lsls	r3, r1, #10
 8003940:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8003944:	0284      	lsls	r4, r0, #10
 8003946:	4620      	mov	r0, r4
 8003948:	4619      	mov	r1, r3
 800394a:	2300      	movs	r3, #0
 800394c:	f003 fb2e 	bl	8006fac <__aeabi_uldivmod>
 8003950:	e7d3      	b.n	80038fa <HAL_RCC_GetSysClockFreq+0x6a>
      sysclockfreq = HSE_VALUE;
 8003952:	4803      	ldr	r0, [pc, #12]	; (8003960 <HAL_RCC_GetSysClockFreq+0xd0>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003954:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003956:	bf00      	nop
 8003958:	40023800 	.word	0x40023800
 800395c:	00f42400 	.word	0x00f42400
 8003960:	007a1200 	.word	0x007a1200

08003964 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8003964:	2800      	cmp	r0, #0
 8003966:	f000 809d 	beq.w	8003aa4 <HAL_RCC_ClockConfig+0x140>
{
 800396a:	b570      	push	{r4, r5, r6, lr}
 800396c:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800396e:	4b4f      	ldr	r3, [pc, #316]	; (8003aac <HAL_RCC_ClockConfig+0x148>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 030f 	and.w	r3, r3, #15
 8003976:	428b      	cmp	r3, r1
 8003978:	d209      	bcs.n	800398e <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800397a:	b2cb      	uxtb	r3, r1
 800397c:	4a4b      	ldr	r2, [pc, #300]	; (8003aac <HAL_RCC_ClockConfig+0x148>)
 800397e:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003980:	6813      	ldr	r3, [r2, #0]
 8003982:	f003 030f 	and.w	r3, r3, #15
 8003986:	4299      	cmp	r1, r3
 8003988:	d001      	beq.n	800398e <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 800398a:	2001      	movs	r0, #1
 800398c:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800398e:	6823      	ldr	r3, [r4, #0]
 8003990:	f013 0f02 	tst.w	r3, #2
 8003994:	d017      	beq.n	80039c6 <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003996:	f013 0f04 	tst.w	r3, #4
 800399a:	d004      	beq.n	80039a6 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800399c:	4a44      	ldr	r2, [pc, #272]	; (8003ab0 <HAL_RCC_ClockConfig+0x14c>)
 800399e:	6893      	ldr	r3, [r2, #8]
 80039a0:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80039a4:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039a6:	6823      	ldr	r3, [r4, #0]
 80039a8:	f013 0f08 	tst.w	r3, #8
 80039ac:	d004      	beq.n	80039b8 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039ae:	4a40      	ldr	r2, [pc, #256]	; (8003ab0 <HAL_RCC_ClockConfig+0x14c>)
 80039b0:	6893      	ldr	r3, [r2, #8]
 80039b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80039b6:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039b8:	4a3d      	ldr	r2, [pc, #244]	; (8003ab0 <HAL_RCC_ClockConfig+0x14c>)
 80039ba:	6893      	ldr	r3, [r2, #8]
 80039bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039c0:	68a0      	ldr	r0, [r4, #8]
 80039c2:	4303      	orrs	r3, r0
 80039c4:	6093      	str	r3, [r2, #8]
 80039c6:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039c8:	6823      	ldr	r3, [r4, #0]
 80039ca:	f013 0f01 	tst.w	r3, #1
 80039ce:	d032      	beq.n	8003a36 <HAL_RCC_ClockConfig+0xd2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039d0:	6863      	ldr	r3, [r4, #4]
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d021      	beq.n	8003a1a <HAL_RCC_ClockConfig+0xb6>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039d6:	1e9a      	subs	r2, r3, #2
 80039d8:	2a01      	cmp	r2, #1
 80039da:	d925      	bls.n	8003a28 <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039dc:	4a34      	ldr	r2, [pc, #208]	; (8003ab0 <HAL_RCC_ClockConfig+0x14c>)
 80039de:	6812      	ldr	r2, [r2, #0]
 80039e0:	f012 0f02 	tst.w	r2, #2
 80039e4:	d060      	beq.n	8003aa8 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039e6:	4932      	ldr	r1, [pc, #200]	; (8003ab0 <HAL_RCC_ClockConfig+0x14c>)
 80039e8:	688a      	ldr	r2, [r1, #8]
 80039ea:	f022 0203 	bic.w	r2, r2, #3
 80039ee:	4313      	orrs	r3, r2
 80039f0:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80039f2:	f7fc fc4b 	bl	800028c <HAL_GetTick>
 80039f6:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039f8:	4b2d      	ldr	r3, [pc, #180]	; (8003ab0 <HAL_RCC_ClockConfig+0x14c>)
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	f003 030c 	and.w	r3, r3, #12
 8003a00:	6862      	ldr	r2, [r4, #4]
 8003a02:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003a06:	d016      	beq.n	8003a36 <HAL_RCC_ClockConfig+0xd2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a08:	f7fc fc40 	bl	800028c <HAL_GetTick>
 8003a0c:	1b80      	subs	r0, r0, r6
 8003a0e:	f241 3388 	movw	r3, #5000	; 0x1388
 8003a12:	4298      	cmp	r0, r3
 8003a14:	d9f0      	bls.n	80039f8 <HAL_RCC_ClockConfig+0x94>
        return HAL_TIMEOUT;
 8003a16:	2003      	movs	r0, #3
 8003a18:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a1a:	4a25      	ldr	r2, [pc, #148]	; (8003ab0 <HAL_RCC_ClockConfig+0x14c>)
 8003a1c:	6812      	ldr	r2, [r2, #0]
 8003a1e:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8003a22:	d1e0      	bne.n	80039e6 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8003a24:	2001      	movs	r0, #1
 8003a26:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a28:	4a21      	ldr	r2, [pc, #132]	; (8003ab0 <HAL_RCC_ClockConfig+0x14c>)
 8003a2a:	6812      	ldr	r2, [r2, #0]
 8003a2c:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8003a30:	d1d9      	bne.n	80039e6 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8003a32:	2001      	movs	r0, #1
 8003a34:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a36:	4b1d      	ldr	r3, [pc, #116]	; (8003aac <HAL_RCC_ClockConfig+0x148>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 030f 	and.w	r3, r3, #15
 8003a3e:	429d      	cmp	r5, r3
 8003a40:	d209      	bcs.n	8003a56 <HAL_RCC_ClockConfig+0xf2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a42:	b2ea      	uxtb	r2, r5
 8003a44:	4b19      	ldr	r3, [pc, #100]	; (8003aac <HAL_RCC_ClockConfig+0x148>)
 8003a46:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 030f 	and.w	r3, r3, #15
 8003a4e:	429d      	cmp	r5, r3
 8003a50:	d001      	beq.n	8003a56 <HAL_RCC_ClockConfig+0xf2>
      return HAL_ERROR;
 8003a52:	2001      	movs	r0, #1
}
 8003a54:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a56:	6823      	ldr	r3, [r4, #0]
 8003a58:	f013 0f04 	tst.w	r3, #4
 8003a5c:	d006      	beq.n	8003a6c <HAL_RCC_ClockConfig+0x108>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a5e:	4a14      	ldr	r2, [pc, #80]	; (8003ab0 <HAL_RCC_ClockConfig+0x14c>)
 8003a60:	6893      	ldr	r3, [r2, #8]
 8003a62:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8003a66:	68e1      	ldr	r1, [r4, #12]
 8003a68:	430b      	orrs	r3, r1
 8003a6a:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a6c:	6823      	ldr	r3, [r4, #0]
 8003a6e:	f013 0f08 	tst.w	r3, #8
 8003a72:	d007      	beq.n	8003a84 <HAL_RCC_ClockConfig+0x120>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a74:	4a0e      	ldr	r2, [pc, #56]	; (8003ab0 <HAL_RCC_ClockConfig+0x14c>)
 8003a76:	6893      	ldr	r3, [r2, #8]
 8003a78:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8003a7c:	6921      	ldr	r1, [r4, #16]
 8003a7e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003a82:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a84:	f7ff ff04 	bl	8003890 <HAL_RCC_GetSysClockFreq>
 8003a88:	4b09      	ldr	r3, [pc, #36]	; (8003ab0 <HAL_RCC_ClockConfig+0x14c>)
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003a90:	4a08      	ldr	r2, [pc, #32]	; (8003ab4 <HAL_RCC_ClockConfig+0x150>)
 8003a92:	5cd3      	ldrb	r3, [r2, r3]
 8003a94:	40d8      	lsrs	r0, r3
 8003a96:	4b08      	ldr	r3, [pc, #32]	; (8003ab8 <HAL_RCC_ClockConfig+0x154>)
 8003a98:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8003a9a:	2000      	movs	r0, #0
 8003a9c:	f7fc fbac 	bl	80001f8 <HAL_InitTick>
  return HAL_OK;
 8003aa0:	2000      	movs	r0, #0
 8003aa2:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8003aa4:	2001      	movs	r0, #1
 8003aa6:	4770      	bx	lr
        return HAL_ERROR;
 8003aa8:	2001      	movs	r0, #1
 8003aaa:	bd70      	pop	{r4, r5, r6, pc}
 8003aac:	40023c00 	.word	0x40023c00
 8003ab0:	40023800 	.word	0x40023800
 8003ab4:	08007530 	.word	0x08007530
 8003ab8:	20000028 	.word	0x20000028

08003abc <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8003abc:	4b01      	ldr	r3, [pc, #4]	; (8003ac4 <HAL_RCC_GetHCLKFreq+0x8>)
 8003abe:	6818      	ldr	r0, [r3, #0]
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	20000028 	.word	0x20000028

08003ac8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ac8:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003aca:	f7ff fff7 	bl	8003abc <HAL_RCC_GetHCLKFreq>
 8003ace:	4b04      	ldr	r3, [pc, #16]	; (8003ae0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8003ad6:	4a03      	ldr	r2, [pc, #12]	; (8003ae4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003ad8:	5cd3      	ldrb	r3, [r2, r3]
}
 8003ada:	40d8      	lsrs	r0, r3
 8003adc:	bd08      	pop	{r3, pc}
 8003ade:	bf00      	nop
 8003ae0:	40023800 	.word	0x40023800
 8003ae4:	08007540 	.word	0x08007540

08003ae8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ae8:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003aea:	f7ff ffe7 	bl	8003abc <HAL_RCC_GetHCLKFreq>
 8003aee:	4b04      	ldr	r3, [pc, #16]	; (8003b00 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8003af6:	4a03      	ldr	r2, [pc, #12]	; (8003b04 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003af8:	5cd3      	ldrb	r3, [r2, r3]
}
 8003afa:	40d8      	lsrs	r0, r3
 8003afc:	bd08      	pop	{r3, pc}
 8003afe:	bf00      	nop
 8003b00:	40023800 	.word	0x40023800
 8003b04:	08007540 	.word	0x08007540

08003b08 <HAL_RCC_GetOscConfig>:
  * @retval None
  */
__weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  /* Set all possible values for the Oscillator type parameter ---------------*/
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
 8003b08:	230f      	movs	r3, #15
 8003b0a:	6003      	str	r3, [r0, #0]

  /* Get the HSE configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 8003b0c:	4b30      	ldr	r3, [pc, #192]	; (8003bd0 <HAL_RCC_GetOscConfig+0xc8>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8003b14:	d03c      	beq.n	8003b90 <HAL_RCC_GetOscConfig+0x88>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 8003b16:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003b1a:	6043      	str	r3, [r0, #4]
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
  }

  /* Get the HSI configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 8003b1c:	4b2c      	ldr	r3, [pc, #176]	; (8003bd0 <HAL_RCC_GetOscConfig+0xc8>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f013 0f01 	tst.w	r3, #1
 8003b24:	d040      	beq.n	8003ba8 <HAL_RCC_GetOscConfig+0xa0>
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 8003b26:	2301      	movs	r3, #1
 8003b28:	60c3      	str	r3, [r0, #12]
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
  }

  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
 8003b2a:	4a29      	ldr	r2, [pc, #164]	; (8003bd0 <HAL_RCC_GetOscConfig+0xc8>)
 8003b2c:	6813      	ldr	r3, [r2, #0]
 8003b2e:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 8003b32:	6103      	str	r3, [r0, #16]

  /* Get the LSE configuration -----------------------------------------------*/
  if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 8003b34:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8003b36:	f013 0f04 	tst.w	r3, #4
 8003b3a:	d038      	beq.n	8003bae <HAL_RCC_GetOscConfig+0xa6>
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 8003b3c:	2305      	movs	r3, #5
 8003b3e:	6083      	str	r3, [r0, #8]
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
  }

  /* Get the LSI configuration -----------------------------------------------*/
  if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 8003b40:	4b23      	ldr	r3, [pc, #140]	; (8003bd0 <HAL_RCC_GetOscConfig+0xc8>)
 8003b42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b44:	f013 0f01 	tst.w	r3, #1
 8003b48:	d03c      	beq.n	8003bc4 <HAL_RCC_GetOscConfig+0xbc>
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	6143      	str	r3, [r0, #20]
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
  }

  /* Get the PLL configuration -----------------------------------------------*/
  if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 8003b4e:	4b20      	ldr	r3, [pc, #128]	; (8003bd0 <HAL_RCC_GetOscConfig+0xc8>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003b56:	d138      	bne.n	8003bca <HAL_RCC_GetOscConfig+0xc2>
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	6183      	str	r3, [r0, #24]
  }
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003b5c:	4a1c      	ldr	r2, [pc, #112]	; (8003bd0 <HAL_RCC_GetOscConfig+0xc8>)
 8003b5e:	6853      	ldr	r3, [r2, #4]
 8003b60:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b64:	61c3      	str	r3, [r0, #28]
  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 8003b66:	6853      	ldr	r3, [r2, #4]
 8003b68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b6c:	6203      	str	r3, [r0, #32]
  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b6e:	6853      	ldr	r3, [r2, #4]
 8003b70:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8003b74:	6243      	str	r3, [r0, #36]	; 0x24
  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0) << 1U) >> RCC_PLLCFGR_PLLP_Pos);
 8003b76:	6853      	ldr	r3, [r2, #4]
 8003b78:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b7c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003b80:	005b      	lsls	r3, r3, #1
 8003b82:	0c1b      	lsrs	r3, r3, #16
 8003b84:	6283      	str	r3, [r0, #40]	; 0x28
  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos);
 8003b86:	6853      	ldr	r3, [r2, #4]
 8003b88:	f3c3 6303 	ubfx	r3, r3, #24, #4
 8003b8c:	62c3      	str	r3, [r0, #44]	; 0x2c
 8003b8e:	4770      	bx	lr
  else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 8003b90:	4b0f      	ldr	r3, [pc, #60]	; (8003bd0 <HAL_RCC_GetOscConfig+0xc8>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003b98:	d003      	beq.n	8003ba2 <HAL_RCC_GetOscConfig+0x9a>
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 8003b9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b9e:	6043      	str	r3, [r0, #4]
 8003ba0:	e7bc      	b.n	8003b1c <HAL_RCC_GetOscConfig+0x14>
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	6043      	str	r3, [r0, #4]
 8003ba6:	e7b9      	b.n	8003b1c <HAL_RCC_GetOscConfig+0x14>
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	60c3      	str	r3, [r0, #12]
 8003bac:	e7bd      	b.n	8003b2a <HAL_RCC_GetOscConfig+0x22>
  else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 8003bae:	4b08      	ldr	r3, [pc, #32]	; (8003bd0 <HAL_RCC_GetOscConfig+0xc8>)
 8003bb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bb2:	f013 0f01 	tst.w	r3, #1
 8003bb6:	d002      	beq.n	8003bbe <HAL_RCC_GetOscConfig+0xb6>
    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	6083      	str	r3, [r0, #8]
 8003bbc:	e7c0      	b.n	8003b40 <HAL_RCC_GetOscConfig+0x38>
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	6083      	str	r3, [r0, #8]
 8003bc2:	e7bd      	b.n	8003b40 <HAL_RCC_GetOscConfig+0x38>
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	6143      	str	r3, [r0, #20]
 8003bc8:	e7c1      	b.n	8003b4e <HAL_RCC_GetOscConfig+0x46>
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 8003bca:	2302      	movs	r3, #2
 8003bcc:	6183      	str	r3, [r0, #24]
 8003bce:	e7c5      	b.n	8003b5c <HAL_RCC_GetOscConfig+0x54>
 8003bd0:	40023800 	.word	0x40023800

08003bd4 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003bd4:	230f      	movs	r3, #15
 8003bd6:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003bd8:	4b0b      	ldr	r3, [pc, #44]	; (8003c08 <HAL_RCC_GetClockConfig+0x34>)
 8003bda:	689a      	ldr	r2, [r3, #8]
 8003bdc:	f002 0203 	and.w	r2, r2, #3
 8003be0:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003be2:	689a      	ldr	r2, [r3, #8]
 8003be4:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8003be8:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003bea:	689a      	ldr	r2, [r3, #8]
 8003bec:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8003bf0:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	08db      	lsrs	r3, r3, #3
 8003bf6:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8003bfa:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003bfc:	4b03      	ldr	r3, [pc, #12]	; (8003c0c <HAL_RCC_GetClockConfig+0x38>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 030f 	and.w	r3, r3, #15
 8003c04:	600b      	str	r3, [r1, #0]
 8003c06:	4770      	bx	lr
 8003c08:	40023800 	.word	0x40023800
 8003c0c:	40023c00 	.word	0x40023c00

08003c10 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8003c10:	4770      	bx	lr

08003c12 <HAL_RCC_NMI_IRQHandler>:
{
 8003c12:	b508      	push	{r3, lr}
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8003c14:	4b05      	ldr	r3, [pc, #20]	; (8003c2c <HAL_RCC_NMI_IRQHandler+0x1a>)
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003c1c:	d100      	bne.n	8003c20 <HAL_RCC_NMI_IRQHandler+0xe>
 8003c1e:	bd08      	pop	{r3, pc}
    HAL_RCC_CSSCallback();
 8003c20:	f7ff fff6 	bl	8003c10 <HAL_RCC_CSSCallback>
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8003c24:	2280      	movs	r2, #128	; 0x80
 8003c26:	4b02      	ldr	r3, [pc, #8]	; (8003c30 <HAL_RCC_NMI_IRQHandler+0x1e>)
 8003c28:	701a      	strb	r2, [r3, #0]
}
 8003c2a:	e7f8      	b.n	8003c1e <HAL_RCC_NMI_IRQHandler+0xc>
 8003c2c:	40023800 	.word	0x40023800
 8003c30:	4002380e 	.word	0x4002380e

08003c34 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c34:	b530      	push	{r4, r5, lr}
 8003c36:	b083      	sub	sp, #12
 8003c38:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003c3a:	6803      	ldr	r3, [r0, #0]
 8003c3c:	f013 0f05 	tst.w	r3, #5
 8003c40:	d106      	bne.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003c42:	682b      	ldr	r3, [r5, #0]
 8003c44:	f013 0f02 	tst.w	r3, #2
 8003c48:	d12e      	bne.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x74>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003c4a:	2000      	movs	r0, #0
}
 8003c4c:	b003      	add	sp, #12
 8003c4e:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 8003c50:	2200      	movs	r2, #0
 8003c52:	4b49      	ldr	r3, [pc, #292]	; (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8003c54:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003c56:	f7fc fb19 	bl	800028c <HAL_GetTick>
 8003c5a:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003c5c:	4b47      	ldr	r3, [pc, #284]	; (8003d7c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003c64:	d006      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x40>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003c66:	f7fc fb11 	bl	800028c <HAL_GetTick>
 8003c6a:	1b00      	subs	r0, r0, r4
 8003c6c:	2802      	cmp	r0, #2
 8003c6e:	d9f5      	bls.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x28>
        return HAL_TIMEOUT;
 8003c70:	2003      	movs	r0, #3
 8003c72:	e7eb      	b.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003c74:	686a      	ldr	r2, [r5, #4]
 8003c76:	68ab      	ldr	r3, [r5, #8]
 8003c78:	071b      	lsls	r3, r3, #28
 8003c7a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003c7e:	4a3f      	ldr	r2, [pc, #252]	; (8003d7c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8003c80:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8003c84:	2201      	movs	r2, #1
 8003c86:	4b3c      	ldr	r3, [pc, #240]	; (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8003c88:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003c8a:	f7fc faff 	bl	800028c <HAL_GetTick>
 8003c8e:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003c90:	4b3a      	ldr	r3, [pc, #232]	; (8003d7c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003c98:	d1d3      	bne.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0xe>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003c9a:	f7fc faf7 	bl	800028c <HAL_GetTick>
 8003c9e:	1b00      	subs	r0, r0, r4
 8003ca0:	2802      	cmp	r0, #2
 8003ca2:	d9f5      	bls.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x5c>
        return HAL_TIMEOUT;
 8003ca4:	2003      	movs	r0, #3
 8003ca6:	e7d1      	b.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ca8:	2300      	movs	r3, #0
 8003caa:	9301      	str	r3, [sp, #4]
 8003cac:	4b33      	ldr	r3, [pc, #204]	; (8003d7c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8003cae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cb0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003cb4:	641a      	str	r2, [r3, #64]	; 0x40
 8003cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cbc:	9301      	str	r3, [sp, #4]
 8003cbe:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8003cc0:	4a2f      	ldr	r2, [pc, #188]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003cc2:	6813      	ldr	r3, [r2, #0]
 8003cc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cc8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003cca:	f7fc fadf 	bl	800028c <HAL_GetTick>
 8003cce:	4604      	mov	r4, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003cd0:	4b2b      	ldr	r3, [pc, #172]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003cd8:	d106      	bne.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003cda:	f7fc fad7 	bl	800028c <HAL_GetTick>
 8003cde:	1b00      	subs	r0, r0, r4
 8003ce0:	2802      	cmp	r0, #2
 8003ce2:	d9f5      	bls.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
        return HAL_TIMEOUT;
 8003ce4:	2003      	movs	r0, #3
 8003ce6:	e7b1      	b.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x18>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003ce8:	4b24      	ldr	r3, [pc, #144]	; (8003d7c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8003cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003cec:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003cf0:	d012      	beq.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0xe4>
 8003cf2:	68ea      	ldr	r2, [r5, #12]
 8003cf4:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d00d      	beq.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003cfc:	4b1f      	ldr	r3, [pc, #124]	; (8003d7c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8003cfe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003d00:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d04:	491f      	ldr	r1, [pc, #124]	; (8003d84 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8003d06:	2001      	movs	r0, #1
 8003d08:	6008      	str	r0, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d0a:	2000      	movs	r0, #0
 8003d0c:	6008      	str	r0, [r1, #0]
      RCC->BDCR = tmpreg1;
 8003d0e:	671a      	str	r2, [r3, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003d10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d12:	f013 0f01 	tst.w	r3, #1
 8003d16:	d113      	bne.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x10c>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d18:	68eb      	ldr	r3, [r5, #12]
 8003d1a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8003d1e:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8003d22:	d01e      	beq.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x12e>
 8003d24:	4a15      	ldr	r2, [pc, #84]	; (8003d7c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8003d26:	6893      	ldr	r3, [r2, #8]
 8003d28:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003d2c:	6093      	str	r3, [r2, #8]
 8003d2e:	4913      	ldr	r1, [pc, #76]	; (8003d7c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8003d30:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8003d32:	68ea      	ldr	r2, [r5, #12]
 8003d34:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	670b      	str	r3, [r1, #112]	; 0x70
  return HAL_OK;
 8003d3c:	2000      	movs	r0, #0
 8003d3e:	e785      	b.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x18>
        tickstart = HAL_GetTick();
 8003d40:	f7fc faa4 	bl	800028c <HAL_GetTick>
 8003d44:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d46:	4b0d      	ldr	r3, [pc, #52]	; (8003d7c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8003d48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d4a:	f013 0f02 	tst.w	r3, #2
 8003d4e:	d1e3      	bne.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0xe4>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d50:	f7fc fa9c 	bl	800028c <HAL_GetTick>
 8003d54:	1b00      	subs	r0, r0, r4
 8003d56:	f241 3388 	movw	r3, #5000	; 0x1388
 8003d5a:	4298      	cmp	r0, r3
 8003d5c:	d9f3      	bls.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x112>
            return HAL_TIMEOUT;
 8003d5e:	2003      	movs	r0, #3
 8003d60:	e774      	b.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d62:	4906      	ldr	r1, [pc, #24]	; (8003d7c <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8003d64:	688a      	ldr	r2, [r1, #8]
 8003d66:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8003d6a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003d6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d72:	4313      	orrs	r3, r2
 8003d74:	608b      	str	r3, [r1, #8]
 8003d76:	e7da      	b.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8003d78:	42470068 	.word	0x42470068
 8003d7c:	40023800 	.word	0x40023800
 8003d80:	40007000 	.word	0x40007000
 8003d84:	42470e40 	.word	0x42470e40

08003d88 <HAL_RCCEx_GetPeriphCLKConfig>:
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	6003      	str	r3, [r0, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8003d8c:	4a09      	ldr	r2, [pc, #36]	; (8003db4 <HAL_RCCEx_GetPeriphCLKConfig+0x2c>)
 8003d8e:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8003d92:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8003d96:	6043      	str	r3, [r0, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003d98:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8003d9c:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8003da0:	6083      	str	r3, [r0, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8003da2:	6893      	ldr	r3, [r2, #8]
 8003da4:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8003da8:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003daa:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8003dae:	4313      	orrs	r3, r2
 8003db0:	60c3      	str	r3, [r0, #12]
 8003db2:	4770      	bx	lr
 8003db4:	40023800 	.word	0x40023800

08003db8 <HAL_RCCEx_GetPeriphCLKFreq>:
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
 8003db8:	2801      	cmp	r0, #1
 8003dba:	d12a      	bne.n	8003e12 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003dbc:	4b17      	ldr	r3, [pc, #92]	; (8003e1c <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8003dbe:	689b      	ldr	r3, [r3, #8]
      switch (srcclk)
 8003dc0:	f413 0300 	ands.w	r3, r3, #8388608	; 0x800000
 8003dc4:	d003      	beq.n	8003dce <HAL_RCCEx_GetPeriphCLKFreq+0x16>
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d125      	bne.n	8003e16 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003dca:	4815      	ldr	r0, [pc, #84]	; (8003e20 <HAL_RCCEx_GetPeriphCLKFreq+0x68>)
 8003dcc:	4770      	bx	lr
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003dce:	4b13      	ldr	r3, [pc, #76]	; (8003e1c <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8003dd6:	d014      	beq.n	8003e02 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003dd8:	4b10      	ldr	r3, [pc, #64]	; (8003e1c <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003de0:	4810      	ldr	r0, [pc, #64]	; (8003e24 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>)
 8003de2:	fbb0 f3f3 	udiv	r3, r0, r3
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003de6:	4a0d      	ldr	r2, [pc, #52]	; (8003e1c <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8003de8:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
 8003dec:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8003df0:	fb00 f003 	mul.w	r0, r0, r3
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003df4:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8003df8:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8003dfc:	fbb0 f0f3 	udiv	r0, r0, r3
          break;
 8003e00:	4770      	bx	lr
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003e02:	4b06      	ldr	r3, [pc, #24]	; (8003e1c <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e0a:	4807      	ldr	r0, [pc, #28]	; (8003e28 <HAL_RCCEx_GetPeriphCLKFreq+0x70>)
 8003e0c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e10:	e7e9      	b.n	8003de6 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
  uint32_t frequency = 0U;
 8003e12:	2000      	movs	r0, #0
 8003e14:	4770      	bx	lr
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8003e16:	2000      	movs	r0, #0
      }
      break;
    }
  }
  return frequency;
}
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop
 8003e1c:	40023800 	.word	0x40023800
 8003e20:	00bb8000 	.word	0x00bb8000
 8003e24:	007a1200 	.word	0x007a1200
 8003e28:	00f42400 	.word	0x00f42400

08003e2c <HAL_RCCEx_EnablePLLI2S>:
  * @param  PLLI2SInit  pointer to an RCC_PLLI2SInitTypeDef structure that
  *         contains the configuration information for the PLLI2S
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef  *PLLI2SInit)
{
 8003e2c:	b538      	push	{r3, r4, r5, lr}
 8003e2e:	4605      	mov	r5, r0
#if defined(RCC_PLLI2SCFGR_PLLI2SQ)
  assert_param(IS_RCC_PLLI2SQ_VALUE(PLLI2SInit->PLLI2SQ));
#endif /* RCC_PLLI2SCFGR_PLLI2SQ */

  /* Disable the PLLI2S */
  __HAL_RCC_PLLI2S_DISABLE();
 8003e30:	2200      	movs	r2, #0
 8003e32:	4b16      	ldr	r3, [pc, #88]	; (8003e8c <HAL_RCCEx_EnablePLLI2S+0x60>)
 8003e34:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is disabled */
  tickstart = HAL_GetTick();
 8003e36:	f7fc fa29 	bl	800028c <HAL_GetTick>
 8003e3a:	4604      	mov	r4, r0
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) != RESET)
 8003e3c:	4b14      	ldr	r3, [pc, #80]	; (8003e90 <HAL_RCCEx_EnablePLLI2S+0x64>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003e44:	d006      	beq.n	8003e54 <HAL_RCCEx_EnablePLLI2S+0x28>
  {
    if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003e46:	f7fc fa21 	bl	800028c <HAL_GetTick>
 8003e4a:	1b00      	subs	r0, r0, r4
 8003e4c:	2802      	cmp	r0, #2
 8003e4e:	d9f5      	bls.n	8003e3c <HAL_RCCEx_EnablePLLI2S+0x10>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 8003e50:	2003      	movs	r0, #3
 8003e52:	bd38      	pop	{r3, r4, r5, pc}
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PLLI2SInit->PLLI2SM, PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
#else
  /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x PLLI2SN */
  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
  __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
 8003e54:	682a      	ldr	r2, [r5, #0]
 8003e56:	686b      	ldr	r3, [r5, #4]
 8003e58:	071b      	lsls	r3, r3, #28
 8003e5a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003e5e:	4a0c      	ldr	r2, [pc, #48]	; (8003e90 <HAL_RCCEx_EnablePLLI2S+0x64>)
 8003e60:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* STM32F446xx */

  /* Enable the PLLI2S */
  __HAL_RCC_PLLI2S_ENABLE();
 8003e64:	2201      	movs	r2, #1
 8003e66:	4b09      	ldr	r3, [pc, #36]	; (8003e8c <HAL_RCCEx_EnablePLLI2S+0x60>)
 8003e68:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is ready */
  tickstart = HAL_GetTick();
 8003e6a:	f7fc fa0f 	bl	800028c <HAL_GetTick>
 8003e6e:	4604      	mov	r4, r0
  while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) == RESET)
 8003e70:	4b07      	ldr	r3, [pc, #28]	; (8003e90 <HAL_RCCEx_EnablePLLI2S+0x64>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003e78:	d106      	bne.n	8003e88 <HAL_RCCEx_EnablePLLI2S+0x5c>
  {
    if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003e7a:	f7fc fa07 	bl	800028c <HAL_GetTick>
 8003e7e:	1b00      	subs	r0, r0, r4
 8003e80:	2802      	cmp	r0, #2
 8003e82:	d9f5      	bls.n	8003e70 <HAL_RCCEx_EnablePLLI2S+0x44>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 8003e84:	2003      	movs	r0, #3
    }
  }

 return HAL_OK;
}
 8003e86:	bd38      	pop	{r3, r4, r5, pc}
 return HAL_OK;
 8003e88:	2000      	movs	r0, #0
 8003e8a:	bd38      	pop	{r3, r4, r5, pc}
 8003e8c:	42470068 	.word	0x42470068
 8003e90:	40023800 	.word	0x40023800

08003e94 <HAL_RCCEx_DisablePLLI2S>:
/**
  * @brief  Disable PLLI2S.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void)
{
 8003e94:	b510      	push	{r4, lr}
  uint32_t tickstart;

  /* Disable the PLLI2S */
  __HAL_RCC_PLLI2S_DISABLE();
 8003e96:	2200      	movs	r2, #0
 8003e98:	4b09      	ldr	r3, [pc, #36]	; (8003ec0 <HAL_RCCEx_DisablePLLI2S+0x2c>)
 8003e9a:	601a      	str	r2, [r3, #0]

  /* Wait till PLLI2S is disabled */
  tickstart = HAL_GetTick();
 8003e9c:	f7fc f9f6 	bl	800028c <HAL_GetTick>
 8003ea0:	4604      	mov	r4, r0
  while(READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8003ea2:	4b08      	ldr	r3, [pc, #32]	; (8003ec4 <HAL_RCCEx_DisablePLLI2S+0x30>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003eaa:	d006      	beq.n	8003eba <HAL_RCCEx_DisablePLLI2S+0x26>
  {
    if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003eac:	f7fc f9ee 	bl	800028c <HAL_GetTick>
 8003eb0:	1b00      	subs	r0, r0, r4
 8003eb2:	2802      	cmp	r0, #2
 8003eb4:	d9f5      	bls.n	8003ea2 <HAL_RCCEx_DisablePLLI2S+0xe>
    {
      /* return in case of Timeout detected */
      return HAL_TIMEOUT;
 8003eb6:	2003      	movs	r0, #3
    }
  }

  return HAL_OK;
}
 8003eb8:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8003eba:	2000      	movs	r0, #0
 8003ebc:	bd10      	pop	{r4, pc}
 8003ebe:	bf00      	nop
 8003ec0:	42470068 	.word	0x42470068
 8003ec4:	40023800 	.word	0x40023800

08003ec8 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8003ec8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003eca:	f7fc f9df 	bl	800028c <HAL_GetTick>
 8003ece:	4604      	mov	r4, r0

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003ed0:	4a47      	ldr	r2, [pc, #284]	; (8003ff0 <HAL_RCC_DeInit+0x128>)
 8003ed2:	6813      	ldr	r3, [r2, #0]
 8003ed4:	f043 0301 	orr.w	r3, r3, #1
 8003ed8:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8003eda:	4b45      	ldr	r3, [pc, #276]	; (8003ff0 <HAL_RCC_DeInit+0x128>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f013 0f02 	tst.w	r3, #2
 8003ee2:	d107      	bne.n	8003ef4 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ee4:	f7fc f9d2 	bl	800028c <HAL_GetTick>
 8003ee8:	1b00      	subs	r0, r0, r4
 8003eea:	2802      	cmp	r0, #2
 8003eec:	d9f5      	bls.n	8003eda <HAL_RCC_DeInit+0x12>
    {
      return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
  }
  else
  {
    return HAL_OK;
  }
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	bd38      	pop	{r3, r4, r5, pc}
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8003ef4:	4d3e      	ldr	r5, [pc, #248]	; (8003ff0 <HAL_RCC_DeInit+0x128>)
 8003ef6:	682b      	ldr	r3, [r5, #0]
 8003ef8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003efc:	602b      	str	r3, [r5, #0]
  tickstart = HAL_GetTick();
 8003efe:	f7fc f9c5 	bl	800028c <HAL_GetTick>
 8003f02:	4604      	mov	r4, r0
  CLEAR_REG(RCC->CFGR);
 8003f04:	2300      	movs	r3, #0
 8003f06:	60ab      	str	r3, [r5, #8]
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8003f08:	4b39      	ldr	r3, [pc, #228]	; (8003ff0 <HAL_RCC_DeInit+0x128>)
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f013 0f0c 	tst.w	r3, #12
 8003f10:	d008      	beq.n	8003f24 <HAL_RCC_DeInit+0x5c>
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f12:	f7fc f9bb 	bl	800028c <HAL_GetTick>
 8003f16:	1b00      	subs	r0, r0, r4
 8003f18:	f241 3388 	movw	r3, #5000	; 0x1388
 8003f1c:	4298      	cmp	r0, r3
 8003f1e:	d9f3      	bls.n	8003f08 <HAL_RCC_DeInit+0x40>
      return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e7e5      	b.n	8003ef0 <HAL_RCC_DeInit+0x28>
  tickstart = HAL_GetTick();
 8003f24:	f7fc f9b2 	bl	800028c <HAL_GetTick>
 8003f28:	4604      	mov	r4, r0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8003f2a:	4a31      	ldr	r2, [pc, #196]	; (8003ff0 <HAL_RCC_DeInit+0x128>)
 8003f2c:	6813      	ldr	r3, [r2, #0]
 8003f2e:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 8003f32:	6013      	str	r3, [r2, #0]
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8003f34:	4b2e      	ldr	r3, [pc, #184]	; (8003ff0 <HAL_RCC_DeInit+0x128>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003f3c:	d006      	beq.n	8003f4c <HAL_RCC_DeInit+0x84>
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f3e:	f7fc f9a5 	bl	800028c <HAL_GetTick>
 8003f42:	1b00      	subs	r0, r0, r4
 8003f44:	2864      	cmp	r0, #100	; 0x64
 8003f46:	d9f5      	bls.n	8003f34 <HAL_RCC_DeInit+0x6c>
      return HAL_TIMEOUT;
 8003f48:	2303      	movs	r3, #3
 8003f4a:	e7d1      	b.n	8003ef0 <HAL_RCC_DeInit+0x28>
  tickstart = HAL_GetTick();
 8003f4c:	f7fc f99e 	bl	800028c <HAL_GetTick>
 8003f50:	4604      	mov	r4, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003f52:	4a27      	ldr	r2, [pc, #156]	; (8003ff0 <HAL_RCC_DeInit+0x128>)
 8003f54:	6813      	ldr	r3, [r2, #0]
 8003f56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f5a:	6013      	str	r3, [r2, #0]
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003f5c:	4b24      	ldr	r3, [pc, #144]	; (8003ff0 <HAL_RCC_DeInit+0x128>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003f64:	d006      	beq.n	8003f74 <HAL_RCC_DeInit+0xac>
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f66:	f7fc f991 	bl	800028c <HAL_GetTick>
 8003f6a:	1b00      	subs	r0, r0, r4
 8003f6c:	2802      	cmp	r0, #2
 8003f6e:	d9f5      	bls.n	8003f5c <HAL_RCC_DeInit+0x94>
      return HAL_TIMEOUT;
 8003f70:	2303      	movs	r3, #3
 8003f72:	e7bd      	b.n	8003ef0 <HAL_RCC_DeInit+0x28>
  tickstart = HAL_GetTick();
 8003f74:	f7fc f98a 	bl	800028c <HAL_GetTick>
 8003f78:	4604      	mov	r4, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8003f7a:	4a1d      	ldr	r2, [pc, #116]	; (8003ff0 <HAL_RCC_DeInit+0x128>)
 8003f7c:	6813      	ldr	r3, [r2, #0]
 8003f7e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003f82:	6013      	str	r3, [r2, #0]
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8003f84:	4b1a      	ldr	r3, [pc, #104]	; (8003ff0 <HAL_RCC_DeInit+0x128>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003f8c:	d006      	beq.n	8003f9c <HAL_RCC_DeInit+0xd4>
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f8e:	f7fc f97d 	bl	800028c <HAL_GetTick>
 8003f92:	1b00      	subs	r0, r0, r4
 8003f94:	2802      	cmp	r0, #2
 8003f96:	d9f5      	bls.n	8003f84 <HAL_RCC_DeInit+0xbc>
      return HAL_TIMEOUT;
 8003f98:	2303      	movs	r3, #3
 8003f9a:	e7a9      	b.n	8003ef0 <HAL_RCC_DeInit+0x28>
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 8003f9c:	4b14      	ldr	r3, [pc, #80]	; (8003ff0 <HAL_RCC_DeInit+0x128>)
 8003f9e:	4a15      	ldr	r2, [pc, #84]	; (8003ff4 <HAL_RCC_DeInit+0x12c>)
 8003fa0:	605a      	str	r2, [r3, #4]
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8003fa2:	4a15      	ldr	r2, [pc, #84]	; (8003ff8 <HAL_RCC_DeInit+0x130>)
 8003fa4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 8003fa8:	68da      	ldr	r2, [r3, #12]
 8003faa:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
 8003fae:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8003fb0:	68da      	ldr	r2, [r3, #12]
 8003fb2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003fb6:	60da      	str	r2, [r3, #12]
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 8003fb8:	68da      	ldr	r2, [r3, #12]
 8003fba:	f442 021f 	orr.w	r2, r2, #10420224	; 0x9f0000
 8003fbe:	60da      	str	r2, [r3, #12]
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8003fc0:	68da      	ldr	r2, [r3, #12]
 8003fc2:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003fc6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8003fc8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8003fca:	f022 0201 	bic.w	r2, r2, #1
 8003fce:	675a      	str	r2, [r3, #116]	; 0x74
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8003fd0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8003fd2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003fd6:	675a      	str	r2, [r3, #116]	; 0x74
  SystemCoreClock = HSI_VALUE;
 8003fd8:	4a08      	ldr	r2, [pc, #32]	; (8003ffc <HAL_RCC_DeInit+0x134>)
 8003fda:	4b09      	ldr	r3, [pc, #36]	; (8004000 <HAL_RCC_DeInit+0x138>)
 8003fdc:	601a      	str	r2, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003fde:	2000      	movs	r0, #0
 8003fe0:	f7fc f90a 	bl	80001f8 <HAL_InitTick>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2800      	cmp	r0, #0
 8003fe8:	d082      	beq.n	8003ef0 <HAL_RCC_DeInit+0x28>
    return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e780      	b.n	8003ef0 <HAL_RCC_DeInit+0x28>
 8003fee:	bf00      	nop
 8003ff0:	40023800 	.word	0x40023800
 8003ff4:	04003010 	.word	0x04003010
 8003ff8:	20003000 	.word	0x20003000
 8003ffc:	00f42400 	.word	0x00f42400
 8004000:	20000028 	.word	0x20000028

08004004 <USB_CoreReset>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0U;
 8004004:	2300      	movs	r3, #0

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8004006:	3301      	adds	r3, #1
 8004008:	4a0c      	ldr	r2, [pc, #48]	; (800403c <USB_CoreReset+0x38>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d811      	bhi.n	8004032 <USB_CoreReset+0x2e>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800400e:	6902      	ldr	r2, [r0, #16]
 8004010:	2a00      	cmp	r2, #0
 8004012:	daf8      	bge.n	8004006 <USB_CoreReset+0x2>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004014:	6903      	ldr	r3, [r0, #16]
 8004016:	f043 0301 	orr.w	r3, r3, #1
 800401a:	6103      	str	r3, [r0, #16]
  count = 0U;
 800401c:	2300      	movs	r3, #0

  do
  {
    if (++count > 200000U)
 800401e:	3301      	adds	r3, #1
 8004020:	4a06      	ldr	r2, [pc, #24]	; (800403c <USB_CoreReset+0x38>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d807      	bhi.n	8004036 <USB_CoreReset+0x32>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004026:	6902      	ldr	r2, [r0, #16]
 8004028:	f012 0f01 	tst.w	r2, #1
 800402c:	d1f7      	bne.n	800401e <USB_CoreReset+0x1a>

  return HAL_OK;
 800402e:	2000      	movs	r0, #0
 8004030:	4770      	bx	lr
      return HAL_TIMEOUT;
 8004032:	2003      	movs	r0, #3
 8004034:	4770      	bx	lr
      return HAL_TIMEOUT;
 8004036:	2003      	movs	r0, #3
}
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	00030d40 	.word	0x00030d40

08004040 <USB_CoreInit>:
{
 8004040:	b084      	sub	sp, #16
 8004042:	b510      	push	{r4, lr}
 8004044:	4604      	mov	r4, r0
 8004046:	a803      	add	r0, sp, #12
 8004048:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800404c:	9b08      	ldr	r3, [sp, #32]
 800404e:	2b01      	cmp	r3, #1
 8004050:	d00d      	beq.n	800406e <USB_CoreInit+0x2e>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004052:	68e3      	ldr	r3, [r4, #12]
 8004054:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004058:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 800405a:	4620      	mov	r0, r4
 800405c:	f7ff ffd2 	bl	8004004 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 8004060:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004062:	bb23      	cbnz	r3, 80040ae <USB_CoreInit+0x6e>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004064:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004066:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800406a:	63a3      	str	r3, [r4, #56]	; 0x38
 800406c:	e013      	b.n	8004096 <USB_CoreInit+0x56>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800406e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004070:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004074:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004076:	68e3      	ldr	r3, [r4, #12]
 8004078:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800407c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004080:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004082:	68e3      	ldr	r3, [r4, #12]
 8004084:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004088:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 800408a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800408c:	2b01      	cmp	r3, #1
 800408e:	d009      	beq.n	80040a4 <USB_CoreInit+0x64>
    ret = USB_CoreReset(USBx);
 8004090:	4620      	mov	r0, r4
 8004092:	f7ff ffb7 	bl	8004004 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 8004096:	9b06      	ldr	r3, [sp, #24]
 8004098:	2b01      	cmp	r3, #1
 800409a:	d00d      	beq.n	80040b8 <USB_CoreInit+0x78>
}
 800409c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040a0:	b004      	add	sp, #16
 80040a2:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80040a4:	68e3      	ldr	r3, [r4, #12]
 80040a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040aa:	60e3      	str	r3, [r4, #12]
 80040ac:	e7f0      	b.n	8004090 <USB_CoreInit+0x50>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80040ae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80040b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040b4:	63a3      	str	r3, [r4, #56]	; 0x38
 80040b6:	e7ee      	b.n	8004096 <USB_CoreInit+0x56>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80040b8:	68a3      	ldr	r3, [r4, #8]
 80040ba:	f043 0306 	orr.w	r3, r3, #6
 80040be:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80040c0:	68a3      	ldr	r3, [r4, #8]
 80040c2:	f043 0320 	orr.w	r3, r3, #32
 80040c6:	60a3      	str	r3, [r4, #8]
 80040c8:	e7e8      	b.n	800409c <USB_CoreInit+0x5c>

080040ca <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 80040ca:	2a02      	cmp	r2, #2
 80040cc:	d00a      	beq.n	80040e4 <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 80040ce:	2109      	movs	r1, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80040d0:	68c2      	ldr	r2, [r0, #12]
 80040d2:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 80040d6:	60c2      	str	r2, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80040d8:	68c3      	ldr	r3, [r0, #12]
 80040da:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 80040de:	60c3      	str	r3, [r0, #12]
}
 80040e0:	2000      	movs	r0, #0
 80040e2:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80040e4:	4b2a      	ldr	r3, [pc, #168]	; (8004190 <USB_SetTurnaroundTime+0xc6>)
 80040e6:	440b      	add	r3, r1
 80040e8:	4a2a      	ldr	r2, [pc, #168]	; (8004194 <USB_SetTurnaroundTime+0xca>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d93f      	bls.n	800416e <USB_SetTurnaroundTime+0xa4>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80040ee:	4b2a      	ldr	r3, [pc, #168]	; (8004198 <USB_SetTurnaroundTime+0xce>)
 80040f0:	440b      	add	r3, r1
 80040f2:	4a2a      	ldr	r2, [pc, #168]	; (800419c <USB_SetTurnaroundTime+0xd2>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d93c      	bls.n	8004172 <USB_SetTurnaroundTime+0xa8>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80040f8:	f5a1 0374 	sub.w	r3, r1, #15990784	; 0xf40000
 80040fc:	f5a3 5310 	sub.w	r3, r3, #9216	; 0x2400
 8004100:	4a27      	ldr	r2, [pc, #156]	; (80041a0 <USB_SetTurnaroundTime+0xd6>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d937      	bls.n	8004176 <USB_SetTurnaroundTime+0xac>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004106:	f1a1 7383 	sub.w	r3, r1, #17170432	; 0x1060000
 800410a:	f5a3 43e7 	sub.w	r3, r3, #29568	; 0x7380
 800410e:	f502 32c3 	add.w	r2, r2, #99840	; 0x18600
 8004112:	32a0      	adds	r2, #160	; 0xa0
 8004114:	4293      	cmp	r3, r2
 8004116:	d930      	bls.n	800417a <USB_SetTurnaroundTime+0xb0>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004118:	4b22      	ldr	r3, [pc, #136]	; (80041a4 <USB_SetTurnaroundTime+0xda>)
 800411a:	440b      	add	r3, r1
 800411c:	4a22      	ldr	r2, [pc, #136]	; (80041a8 <USB_SetTurnaroundTime+0xde>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d92d      	bls.n	800417e <USB_SetTurnaroundTime+0xb4>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004122:	4b22      	ldr	r3, [pc, #136]	; (80041ac <USB_SetTurnaroundTime+0xe2>)
 8004124:	440b      	add	r3, r1
 8004126:	f502 2292 	add.w	r2, r2, #299008	; 0x49000
 800412a:	f502 7278 	add.w	r2, r2, #992	; 0x3e0
 800412e:	4293      	cmp	r3, r2
 8004130:	d927      	bls.n	8004182 <USB_SetTurnaroundTime+0xb8>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004132:	4b1f      	ldr	r3, [pc, #124]	; (80041b0 <USB_SetTurnaroundTime+0xe6>)
 8004134:	440b      	add	r3, r1
 8004136:	f502 22c3 	add.w	r2, r2, #399360	; 0x61800
 800413a:	f502 7220 	add.w	r2, r2, #640	; 0x280
 800413e:	4293      	cmp	r3, r2
 8004140:	d921      	bls.n	8004186 <USB_SetTurnaroundTime+0xbc>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004142:	f1a1 73b7 	sub.w	r3, r1, #23986176	; 0x16e0000
 8004146:	f5a3 5358 	sub.w	r3, r3, #13824	; 0x3600
 800414a:	f502 12b7 	add.w	r2, r2, #1499136	; 0x16e000
 800414e:	f502 7258 	add.w	r2, r2, #864	; 0x360
 8004152:	4293      	cmp	r3, r2
 8004154:	d919      	bls.n	800418a <USB_SetTurnaroundTime+0xc0>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004156:	4b17      	ldr	r3, [pc, #92]	; (80041b4 <USB_SetTurnaroundTime+0xea>)
 8004158:	440b      	add	r3, r1
 800415a:	f502 2212 	add.w	r2, r2, #598016	; 0x92000
 800415e:	f502 62f8 	add.w	r2, r2, #1984	; 0x7c0
 8004162:	4293      	cmp	r3, r2
 8004164:	d901      	bls.n	800416a <USB_SetTurnaroundTime+0xa0>
      UsbTrd = 0x6U;
 8004166:	2106      	movs	r1, #6
 8004168:	e7b2      	b.n	80040d0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x7U;
 800416a:	2107      	movs	r1, #7
 800416c:	e7b0      	b.n	80040d0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 800416e:	210f      	movs	r1, #15
 8004170:	e7ae      	b.n	80040d0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 8004172:	210e      	movs	r1, #14
 8004174:	e7ac      	b.n	80040d0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 8004176:	210d      	movs	r1, #13
 8004178:	e7aa      	b.n	80040d0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 800417a:	210c      	movs	r1, #12
 800417c:	e7a8      	b.n	80040d0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 800417e:	210b      	movs	r1, #11
 8004180:	e7a6      	b.n	80040d0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 8004182:	210a      	movs	r1, #10
 8004184:	e7a4      	b.n	80040d0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 8004186:	2109      	movs	r1, #9
 8004188:	e7a2      	b.n	80040d0 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 800418a:	2108      	movs	r1, #8
 800418c:	e7a0      	b.n	80040d0 <USB_SetTurnaroundTime+0x6>
 800418e:	bf00      	nop
 8004190:	ff275340 	.word	0xff275340
 8004194:	000c34ff 	.word	0x000c34ff
 8004198:	ff1b1e40 	.word	0xff1b1e40
 800419c:	000f423f 	.word	0x000f423f
 80041a0:	00124f7f 	.word	0x00124f7f
 80041a4:	fee5b660 	.word	0xfee5b660
 80041a8:	0016e35f 	.word	0x0016e35f
 80041ac:	feced300 	.word	0xfeced300
 80041b0:	feb35bc0 	.word	0xfeb35bc0
 80041b4:	fe5954e0 	.word	0xfe5954e0

080041b8 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80041b8:	6883      	ldr	r3, [r0, #8]
 80041ba:	f043 0301 	orr.w	r3, r3, #1
 80041be:	6083      	str	r3, [r0, #8]
}
 80041c0:	2000      	movs	r0, #0
 80041c2:	4770      	bx	lr

080041c4 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80041c4:	6883      	ldr	r3, [r0, #8]
 80041c6:	f023 0301 	bic.w	r3, r3, #1
 80041ca:	6083      	str	r3, [r0, #8]
}
 80041cc:	2000      	movs	r0, #0
 80041ce:	4770      	bx	lr

080041d0 <USB_SetCurrentMode>:
{
 80041d0:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80041d2:	68c3      	ldr	r3, [r0, #12]
 80041d4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80041d8:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 80041da:	2901      	cmp	r1, #1
 80041dc:	d009      	beq.n	80041f2 <USB_SetCurrentMode+0x22>
  else if (mode == USB_DEVICE_MODE)
 80041de:	b969      	cbnz	r1, 80041fc <USB_SetCurrentMode+0x2c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80041e0:	68c3      	ldr	r3, [r0, #12]
 80041e2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80041e6:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 80041e8:	2032      	movs	r0, #50	; 0x32
 80041ea:	f7fc f871 	bl	80002d0 <HAL_Delay>
  return HAL_OK;
 80041ee:	2000      	movs	r0, #0
 80041f0:	bd08      	pop	{r3, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80041f2:	68c3      	ldr	r3, [r0, #12]
 80041f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80041f8:	60c3      	str	r3, [r0, #12]
 80041fa:	e7f5      	b.n	80041e8 <USB_SetCurrentMode+0x18>
    return HAL_ERROR;
 80041fc:	2001      	movs	r0, #1
}
 80041fe:	bd08      	pop	{r3, pc}

08004200 <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004200:	0189      	lsls	r1, r1, #6
 8004202:	f041 0120 	orr.w	r1, r1, #32
 8004206:	6101      	str	r1, [r0, #16]
  uint32_t count = 0U;
 8004208:	2300      	movs	r3, #0
    if (++count > 200000U)
 800420a:	3301      	adds	r3, #1
 800420c:	4a05      	ldr	r2, [pc, #20]	; (8004224 <USB_FlushTxFifo+0x24>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d805      	bhi.n	800421e <USB_FlushTxFifo+0x1e>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004212:	6902      	ldr	r2, [r0, #16]
 8004214:	f012 0f20 	tst.w	r2, #32
 8004218:	d1f7      	bne.n	800420a <USB_FlushTxFifo+0xa>
  return HAL_OK;
 800421a:	2000      	movs	r0, #0
 800421c:	4770      	bx	lr
      return HAL_TIMEOUT;
 800421e:	2003      	movs	r0, #3
}
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop
 8004224:	00030d40 	.word	0x00030d40

08004228 <USB_FlushRxFifo>:
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004228:	2310      	movs	r3, #16
 800422a:	6103      	str	r3, [r0, #16]
  uint32_t count = 0;
 800422c:	2300      	movs	r3, #0
    if (++count > 200000U)
 800422e:	3301      	adds	r3, #1
 8004230:	4a05      	ldr	r2, [pc, #20]	; (8004248 <USB_FlushRxFifo+0x20>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d805      	bhi.n	8004242 <USB_FlushRxFifo+0x1a>
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004236:	6902      	ldr	r2, [r0, #16]
 8004238:	f012 0f10 	tst.w	r2, #16
 800423c:	d1f7      	bne.n	800422e <USB_FlushRxFifo+0x6>
  return HAL_OK;
 800423e:	2000      	movs	r0, #0
 8004240:	4770      	bx	lr
      return HAL_TIMEOUT;
 8004242:	2003      	movs	r0, #3
}
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	00030d40 	.word	0x00030d40

0800424c <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 800424c:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8004250:	4319      	orrs	r1, r3
 8004252:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 8004256:	2000      	movs	r0, #0
 8004258:	4770      	bx	lr

0800425a <USB_DevInit>:
{
 800425a:	b084      	sub	sp, #16
 800425c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004260:	4604      	mov	r4, r0
 8004262:	a807      	add	r0, sp, #28
 8004264:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004268:	4625      	mov	r5, r4
  for (i = 0U; i < 15U; i++)
 800426a:	2300      	movs	r3, #0
 800426c:	e006      	b.n	800427c <USB_DevInit+0x22>
    USBx->DIEPTXF[i] = 0U;
 800426e:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8004272:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8004276:	2100      	movs	r1, #0
 8004278:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 800427a:	3301      	adds	r3, #1
 800427c:	2b0e      	cmp	r3, #14
 800427e:	d9f6      	bls.n	800426e <USB_DevInit+0x14>
  if (cfg.vbus_sensing_enable == 0U)
 8004280:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004282:	bb73      	cbnz	r3, 80042e2 <USB_DevInit+0x88>
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004284:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004286:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800428a:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800428c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800428e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8004292:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004294:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004296:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800429a:	63a3      	str	r3, [r4, #56]	; 0x38
  USBx_PCGCCTL = 0U;
 800429c:	2300      	movs	r3, #0
 800429e:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80042a2:	f504 6600 	add.w	r6, r4, #2048	; 0x800
 80042a6:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 80042aa:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80042ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d01f      	beq.n	80042f4 <USB_DevInit+0x9a>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80042b4:	2103      	movs	r1, #3
 80042b6:	4620      	mov	r0, r4
 80042b8:	f7ff ffc8 	bl	800424c <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80042bc:	2110      	movs	r1, #16
 80042be:	4620      	mov	r0, r4
 80042c0:	f7ff ff9e 	bl	8004200 <USB_FlushTxFifo>
 80042c4:	4680      	mov	r8, r0
 80042c6:	b108      	cbz	r0, 80042cc <USB_DevInit+0x72>
    ret = HAL_ERROR;
 80042c8:	f04f 0801 	mov.w	r8, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80042cc:	4620      	mov	r0, r4
 80042ce:	f7ff ffab 	bl	8004228 <USB_FlushRxFifo>
 80042d2:	b108      	cbz	r0, 80042d8 <USB_DevInit+0x7e>
    ret = HAL_ERROR;
 80042d4:	f04f 0801 	mov.w	r8, #1
  USBx_DEVICE->DIEPMSK = 0U;
 80042d8:	2300      	movs	r3, #0
 80042da:	6133      	str	r3, [r6, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80042dc:	6173      	str	r3, [r6, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80042de:	61f3      	str	r3, [r6, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80042e0:	e01f      	b.n	8004322 <USB_DevInit+0xc8>
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80042e2:	6823      	ldr	r3, [r4, #0]
 80042e4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80042e8:	6023      	str	r3, [r4, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80042ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80042ec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80042f0:	63a3      	str	r3, [r4, #56]	; 0x38
 80042f2:	e7d3      	b.n	800429c <USB_DevInit+0x42>
    if (cfg.speed == USBD_HS_SPEED)
 80042f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042f6:	b923      	cbnz	r3, 8004302 <USB_DevInit+0xa8>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80042f8:	2100      	movs	r1, #0
 80042fa:	4620      	mov	r0, r4
 80042fc:	f7ff ffa6 	bl	800424c <USB_SetDevSpeed>
 8004300:	e7dc      	b.n	80042bc <USB_DevInit+0x62>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004302:	2101      	movs	r1, #1
 8004304:	4620      	mov	r0, r4
 8004306:	f7ff ffa1 	bl	800424c <USB_SetDevSpeed>
 800430a:	e7d7      	b.n	80042bc <USB_DevInit+0x62>
      if (i == 0U)
 800430c:	b9c3      	cbnz	r3, 8004340 <USB_DevInit+0xe6>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800430e:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8004312:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004316:	2200      	movs	r2, #0
 8004318:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800431a:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 800431e:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004320:	3301      	adds	r3, #1
 8004322:	9907      	ldr	r1, [sp, #28]
 8004324:	428b      	cmp	r3, r1
 8004326:	d210      	bcs.n	800434a <USB_DevInit+0xf0>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004328:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 800432c:	f502 6110 	add.w	r1, r2, #2304	; 0x900
 8004330:	f8d2 0900 	ldr.w	r0, [r2, #2304]	; 0x900
 8004334:	2800      	cmp	r0, #0
 8004336:	dbe9      	blt.n	800430c <USB_DevInit+0xb2>
      USBx_INEP(i)->DIEPCTL = 0U;
 8004338:	2000      	movs	r0, #0
 800433a:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 800433e:	e7ea      	b.n	8004316 <USB_DevInit+0xbc>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004340:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004344:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 8004348:	e7e5      	b.n	8004316 <USB_DevInit+0xbc>
 800434a:	2300      	movs	r3, #0
 800434c:	e00a      	b.n	8004364 <USB_DevInit+0x10a>
      if (i == 0U)
 800434e:	b1bb      	cbz	r3, 8004380 <USB_DevInit+0x126>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004350:	f04f 4790 	mov.w	r7, #1207959552	; 0x48000000
 8004354:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004358:	2200      	movs	r2, #0
 800435a:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800435c:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 8004360:	6082      	str	r2, [r0, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004362:	3301      	adds	r3, #1
 8004364:	428b      	cmp	r3, r1
 8004366:	d210      	bcs.n	800438a <USB_DevInit+0x130>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004368:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 800436c:	f502 6030 	add.w	r0, r2, #2816	; 0xb00
 8004370:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	; 0xb00
 8004374:	2f00      	cmp	r7, #0
 8004376:	dbea      	blt.n	800434e <USB_DevInit+0xf4>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004378:	2700      	movs	r7, #0
 800437a:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
 800437e:	e7eb      	b.n	8004358 <USB_DevInit+0xfe>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004380:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
 8004384:	f8c2 7b00 	str.w	r7, [r2, #2816]	; 0xb00
 8004388:	e7e6      	b.n	8004358 <USB_DevInit+0xfe>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800438a:	6933      	ldr	r3, [r6, #16]
 800438c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004390:	6133      	str	r3, [r6, #16]
  if (cfg.dma_enable == 1U)
 8004392:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004394:	2b01      	cmp	r3, #1
 8004396:	d01b      	beq.n	80043d0 <USB_DevInit+0x176>
  USBx->GINTMSK = 0U;
 8004398:	2200      	movs	r2, #0
 800439a:	61a2      	str	r2, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800439c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80043a0:	6162      	str	r2, [r4, #20]
  if (cfg.dma_enable == 0U)
 80043a2:	b91b      	cbnz	r3, 80043ac <USB_DevInit+0x152>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80043a4:	69a3      	ldr	r3, [r4, #24]
 80043a6:	f043 0310 	orr.w	r3, r3, #16
 80043aa:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80043ac:	69a2      	ldr	r2, [r4, #24]
 80043ae:	4b10      	ldr	r3, [pc, #64]	; (80043f0 <USB_DevInit+0x196>)
 80043b0:	4313      	orrs	r3, r2
 80043b2:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 80043b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80043b6:	b11b      	cbz	r3, 80043c0 <USB_DevInit+0x166>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80043b8:	69a3      	ldr	r3, [r4, #24]
 80043ba:	f043 0308 	orr.w	r3, r3, #8
 80043be:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 80043c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d00d      	beq.n	80043e2 <USB_DevInit+0x188>
}
 80043c6:	4640      	mov	r0, r8
 80043c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043cc:	b004      	add	sp, #16
 80043ce:	4770      	bx	lr
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 80043d0:	4a08      	ldr	r2, [pc, #32]	; (80043f4 <USB_DevInit+0x19a>)
 80043d2:	6332      	str	r2, [r6, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 80043d4:	6b32      	ldr	r2, [r6, #48]	; 0x30
 80043d6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80043da:	f042 0203 	orr.w	r2, r2, #3
 80043de:	6332      	str	r2, [r6, #48]	; 0x30
 80043e0:	e7da      	b.n	8004398 <USB_DevInit+0x13e>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80043e2:	69a3      	ldr	r3, [r4, #24]
 80043e4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80043e8:	f043 0304 	orr.w	r3, r3, #4
 80043ec:	61a3      	str	r3, [r4, #24]
 80043ee:	e7ea      	b.n	80043c6 <USB_DevInit+0x16c>
 80043f0:	803c3800 	.word	0x803c3800
 80043f4:	00800100 	.word	0x00800100

080043f8 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80043f8:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80043fc:	f013 0306 	ands.w	r3, r3, #6
 8004400:	d007      	beq.n	8004412 <USB_GetDevSpeed+0x1a>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004402:	2b02      	cmp	r3, #2
 8004404:	d007      	beq.n	8004416 <USB_GetDevSpeed+0x1e>
 8004406:	2b06      	cmp	r3, #6
 8004408:	d001      	beq.n	800440e <USB_GetDevSpeed+0x16>
    speed = 0xFU;
 800440a:	200f      	movs	r0, #15
}
 800440c:	4770      	bx	lr
    speed = USBD_FS_SPEED;
 800440e:	2002      	movs	r0, #2
 8004410:	4770      	bx	lr
    speed = USBD_HS_SPEED;
 8004412:	2000      	movs	r0, #0
 8004414:	4770      	bx	lr
    speed = USBD_FS_SPEED;
 8004416:	2002      	movs	r0, #2
 8004418:	4770      	bx	lr

0800441a <USB_ActivateEndpoint>:
{
 800441a:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 800441c:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800441e:	784a      	ldrb	r2, [r1, #1]
 8004420:	2a01      	cmp	r2, #1
 8004422:	d022      	beq.n	800446a <USB_ActivateEndpoint+0x50>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004424:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 8004428:	f003 060f 	and.w	r6, r3, #15
 800442c:	2401      	movs	r4, #1
 800442e:	40b4      	lsls	r4, r6
 8004430:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8004434:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004438:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800443c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8004440:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8004444:	d10e      	bne.n	8004464 <USB_ActivateEndpoint+0x4a>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004446:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800444a:	688a      	ldr	r2, [r1, #8]
 800444c:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004450:	78c9      	ldrb	r1, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004452:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 8004456:	4313      	orrs	r3, r2
 8004458:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800445c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004460:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8004464:	2000      	movs	r0, #0
 8004466:	bc70      	pop	{r4, r5, r6}
 8004468:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800446a:	f8d0 481c 	ldr.w	r4, [r0, #2076]	; 0x81c
 800446e:	f003 060f 	and.w	r6, r3, #15
 8004472:	40b2      	lsls	r2, r6
 8004474:	b292      	uxth	r2, r2
 8004476:	4322      	orrs	r2, r4
 8004478:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800447c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8004480:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8004484:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8004488:	d1ec      	bne.n	8004464 <USB_ActivateEndpoint+0x4a>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800448a:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800448e:	688c      	ldr	r4, [r1, #8]
 8004490:	f3c4 040a 	ubfx	r4, r4, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004494:	78c9      	ldrb	r1, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004496:	ea44 4481 	orr.w	r4, r4, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800449a:	ea44 5383 	orr.w	r3, r4, r3, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800449e:	4313      	orrs	r3, r2
 80044a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80044a8:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 80044ac:	e7da      	b.n	8004464 <USB_ActivateEndpoint+0x4a>

080044ae <USB_ActivateDedicatedEndpoint>:
{
 80044ae:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 80044b0:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 80044b2:	784b      	ldrb	r3, [r1, #1]
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d023      	beq.n	8004500 <USB_ActivateDedicatedEndpoint+0x52>
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80044b8:	eb00 1442 	add.w	r4, r0, r2, lsl #5
 80044bc:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 80044c0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80044c4:	d10e      	bne.n	80044e4 <USB_ActivateDedicatedEndpoint+0x36>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80044c6:	f8d4 5b00 	ldr.w	r5, [r4, #2816]	; 0xb00
 80044ca:	688b      	ldr	r3, [r1, #8]
 80044cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) | (epnum << 22) |
 80044d0:	78ce      	ldrb	r6, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80044d2:	ea43 4386 	orr.w	r3, r3, r6, lsl #18
                                    ((uint32_t)ep->type << 18) | (epnum << 22) |
 80044d6:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80044da:	432b      	orrs	r3, r5
 80044dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80044e0:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
    USBx_DEVICE->DEACHMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80044e4:	f8d0 383c 	ldr.w	r3, [r0, #2108]	; 0x83c
 80044e8:	780a      	ldrb	r2, [r1, #0]
 80044ea:	f002 010f 	and.w	r1, r2, #15
 80044ee:	2201      	movs	r2, #1
 80044f0:	408a      	lsls	r2, r1
 80044f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80044f6:	f8c0 383c 	str.w	r3, [r0, #2108]	; 0x83c
}
 80044fa:	2000      	movs	r0, #0
 80044fc:	bc70      	pop	{r4, r5, r6}
 80044fe:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004500:	eb00 1542 	add.w	r5, r0, r2, lsl #5
 8004504:	f8d5 3900 	ldr.w	r3, [r5, #2304]	; 0x900
 8004508:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800450c:	d110      	bne.n	8004530 <USB_ActivateDedicatedEndpoint+0x82>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800450e:	f8d5 3900 	ldr.w	r3, [r5, #2304]	; 0x900
 8004512:	688c      	ldr	r4, [r1, #8]
 8004514:	f3c4 040a 	ubfx	r4, r4, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004518:	78ce      	ldrb	r6, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800451a:	ea44 4486 	orr.w	r4, r4, r6, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800451e:	ea44 5282 	orr.w	r2, r4, r2, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004522:	4313      	orrs	r3, r2
 8004524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004528:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800452c:	f8c5 3900 	str.w	r3, [r5, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004530:	f8d0 283c 	ldr.w	r2, [r0, #2108]	; 0x83c
 8004534:	780b      	ldrb	r3, [r1, #0]
 8004536:	f003 010f 	and.w	r1, r3, #15
 800453a:	2301      	movs	r3, #1
 800453c:	408b      	lsls	r3, r1
 800453e:	b29b      	uxth	r3, r3
 8004540:	4313      	orrs	r3, r2
 8004542:	f8c0 383c 	str.w	r3, [r0, #2108]	; 0x83c
 8004546:	e7d8      	b.n	80044fa <USB_ActivateDedicatedEndpoint+0x4c>

08004548 <USB_DeactivateEndpoint>:
{
 8004548:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 800454a:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 800454c:	784b      	ldrb	r3, [r1, #1]
 800454e:	2b01      	cmp	r3, #1
 8004550:	d01f      	beq.n	8004592 <USB_DeactivateEndpoint+0x4a>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004552:	f8d0 583c 	ldr.w	r5, [r0, #2108]	; 0x83c
 8004556:	f004 060f 	and.w	r6, r4, #15
 800455a:	2201      	movs	r2, #1
 800455c:	fa02 f606 	lsl.w	r6, r2, r6
 8004560:	ea25 4506 	bic.w	r5, r5, r6, lsl #16
 8004564:	f8c0 583c 	str.w	r5, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004568:	f8d0 581c 	ldr.w	r5, [r0, #2076]	; 0x81c
 800456c:	7809      	ldrb	r1, [r1, #0]
 800456e:	f001 010f 	and.w	r1, r1, #15
 8004572:	408a      	lsls	r2, r1
 8004574:	ea25 4202 	bic.w	r2, r5, r2, lsl #16
 8004578:	f8c0 281c 	str.w	r2, [r0, #2076]	; 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800457c:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8004580:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 8004584:	4b12      	ldr	r3, [pc, #72]	; (80045d0 <USB_DeactivateEndpoint+0x88>)
 8004586:	4013      	ands	r3, r2
 8004588:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800458c:	2000      	movs	r0, #0
 800458e:	bc70      	pop	{r4, r5, r6}
 8004590:	4770      	bx	lr
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004592:	f8d0 683c 	ldr.w	r6, [r0, #2108]	; 0x83c
 8004596:	f004 020f 	and.w	r2, r4, #15
 800459a:	fa03 f202 	lsl.w	r2, r3, r2
 800459e:	b292      	uxth	r2, r2
 80045a0:	ea26 0202 	bic.w	r2, r6, r2
 80045a4:	f8c0 283c 	str.w	r2, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80045a8:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 80045ac:	7809      	ldrb	r1, [r1, #0]
 80045ae:	f001 010f 	and.w	r1, r1, #15
 80045b2:	408b      	lsls	r3, r1
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	ea22 0303 	bic.w	r3, r2, r3
 80045ba:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80045be:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 80045c2:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 80045c6:	4b03      	ldr	r3, [pc, #12]	; (80045d4 <USB_DeactivateEndpoint+0x8c>)
 80045c8:	4013      	ands	r3, r2
 80045ca:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 80045ce:	e7dd      	b.n	800458c <USB_DeactivateEndpoint+0x44>
 80045d0:	eff37800 	.word	0xeff37800
 80045d4:	ec337800 	.word	0xec337800

080045d8 <USB_DeactivateDedicatedEndpoint>:
  uint32_t epnum = (uint32_t)ep->num;
 80045d8:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80045da:	784a      	ldrb	r2, [r1, #1]
 80045dc:	2a01      	cmp	r2, #1
 80045de:	d014      	beq.n	800460a <USB_DeactivateDedicatedEndpoint+0x32>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;
 80045e0:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80045e4:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 80045e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045ec:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80045f0:	f8d0 381c 	ldr.w	r3, [r0, #2076]	; 0x81c
 80045f4:	780a      	ldrb	r2, [r1, #0]
 80045f6:	f002 010f 	and.w	r1, r2, #15
 80045fa:	2201      	movs	r2, #1
 80045fc:	408a      	lsls	r2, r1
 80045fe:	ea23 4302 	bic.w	r3, r3, r2, lsl #16
 8004602:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 8004606:	2000      	movs	r0, #0
 8004608:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~ USB_OTG_DIEPCTL_USBAEP;
 800460a:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800460e:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8004612:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004616:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800461a:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 800461e:	780b      	ldrb	r3, [r1, #0]
 8004620:	f003 010f 	and.w	r1, r3, #15
 8004624:	2301      	movs	r3, #1
 8004626:	408b      	lsls	r3, r1
 8004628:	b29b      	uxth	r3, r3
 800462a:	ea22 0303 	bic.w	r3, r2, r3
 800462e:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
 8004632:	e7e8      	b.n	8004606 <USB_DeactivateDedicatedEndpoint+0x2e>

08004634 <USB_EP0StartXfer>:
{
 8004634:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 8004636:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8004638:	784c      	ldrb	r4, [r1, #1]
 800463a:	2c01      	cmp	r4, #1
 800463c:	d026      	beq.n	800468c <USB_EP0StartXfer+0x58>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800463e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8004642:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 8004646:	691c      	ldr	r4, [r3, #16]
 8004648:	0ce4      	lsrs	r4, r4, #19
 800464a:	04e4      	lsls	r4, r4, #19
 800464c:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800464e:	691c      	ldr	r4, [r3, #16]
 8004650:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8004654:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8004658:	611c      	str	r4, [r3, #16]
    if (ep->xfer_len > 0U)
 800465a:	694c      	ldr	r4, [r1, #20]
 800465c:	b10c      	cbz	r4, 8004662 <USB_EP0StartXfer+0x2e>
      ep->xfer_len = ep->maxpacket;
 800465e:	688c      	ldr	r4, [r1, #8]
 8004660:	614c      	str	r4, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004662:	691c      	ldr	r4, [r3, #16]
 8004664:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8004668:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800466a:	691c      	ldr	r4, [r3, #16]
 800466c:	688d      	ldr	r5, [r1, #8]
 800466e:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8004672:	432c      	orrs	r4, r5
 8004674:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8004676:	2a01      	cmp	r2, #1
 8004678:	d065      	beq.n	8004746 <USB_EP0StartXfer+0x112>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800467a:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800467e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004682:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8004686:	2000      	movs	r0, #0
 8004688:	bc70      	pop	{r4, r5, r6}
 800468a:	4770      	bx	lr
    if (ep->xfer_len == 0U)
 800468c:	694c      	ldr	r4, [r1, #20]
 800468e:	bb6c      	cbnz	r4, 80046ec <USB_EP0StartXfer+0xb8>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004690:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 8004694:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8004698:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800469c:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 80046a0:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80046a4:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 80046a8:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 80046ac:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80046b0:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 80046b4:	0ced      	lsrs	r5, r5, #19
 80046b6:	04ed      	lsls	r5, r5, #19
 80046b8:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
    if (dma == 1U)
 80046bc:	2a01      	cmp	r2, #1
 80046be:	d033      	beq.n	8004728 <USB_EP0StartXfer+0xf4>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80046c0:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80046c4:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 80046c8:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 80046cc:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 80046d0:	694b      	ldr	r3, [r1, #20]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d0d7      	beq.n	8004686 <USB_EP0StartXfer+0x52>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80046d6:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 80046da:	7809      	ldrb	r1, [r1, #0]
 80046dc:	f001 040f 	and.w	r4, r1, #15
 80046e0:	2101      	movs	r1, #1
 80046e2:	40a1      	lsls	r1, r4
 80046e4:	430a      	orrs	r2, r1
 80046e6:	f8c0 2834 	str.w	r2, [r0, #2100]	; 0x834
 80046ea:	e7cc      	b.n	8004686 <USB_EP0StartXfer+0x52>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80046ec:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 80046f0:	f504 6410 	add.w	r4, r4, #2304	; 0x900
 80046f4:	6925      	ldr	r5, [r4, #16]
 80046f6:	0ced      	lsrs	r5, r5, #19
 80046f8:	04ed      	lsls	r5, r5, #19
 80046fa:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80046fc:	6925      	ldr	r5, [r4, #16]
 80046fe:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 8004702:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8004706:	6125      	str	r5, [r4, #16]
      if (ep->xfer_len > ep->maxpacket)
 8004708:	694e      	ldr	r6, [r1, #20]
 800470a:	688d      	ldr	r5, [r1, #8]
 800470c:	42ae      	cmp	r6, r5
 800470e:	d900      	bls.n	8004712 <USB_EP0StartXfer+0xde>
        ep->xfer_len = ep->maxpacket;
 8004710:	614d      	str	r5, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004712:	6925      	ldr	r5, [r4, #16]
 8004714:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 8004718:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800471a:	6925      	ldr	r5, [r4, #16]
 800471c:	694e      	ldr	r6, [r1, #20]
 800471e:	f3c6 0612 	ubfx	r6, r6, #0, #19
 8004722:	4335      	orrs	r5, r6
 8004724:	6125      	str	r5, [r4, #16]
 8004726:	e7c9      	b.n	80046bc <USB_EP0StartXfer+0x88>
      if ((uint32_t)ep->dma_addr != 0U)
 8004728:	690a      	ldr	r2, [r1, #16]
 800472a:	b11a      	cbz	r2, 8004734 <USB_EP0StartXfer+0x100>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800472c:	eb00 1143 	add.w	r1, r0, r3, lsl #5
 8004730:	f8c1 2914 	str.w	r2, [r1, #2324]	; 0x914
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004734:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8004738:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800473c:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8004740:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
 8004744:	e79f      	b.n	8004686 <USB_EP0StartXfer+0x52>
      if ((uint32_t)ep->xfer_buff != 0U)
 8004746:	68ca      	ldr	r2, [r1, #12]
 8004748:	2a00      	cmp	r2, #0
 800474a:	d096      	beq.n	800467a <USB_EP0StartXfer+0x46>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800474c:	615a      	str	r2, [r3, #20]
 800474e:	e794      	b.n	800467a <USB_EP0StartXfer+0x46>

08004750 <USB_WritePacket>:
{
 8004750:	b470      	push	{r4, r5, r6}
 8004752:	f89d 400c 	ldrb.w	r4, [sp, #12]
  if (dma == 0U)
 8004756:	b964      	cbnz	r4, 8004772 <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 8004758:	3303      	adds	r3, #3
 800475a:	089e      	lsrs	r6, r3, #2
    for (i = 0U; i < count32b; i++)
 800475c:	e007      	b.n	800476e <USB_WritePacket+0x1e>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800475e:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 8004762:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004766:	f851 5b04 	ldr.w	r5, [r1], #4
 800476a:	601d      	str	r5, [r3, #0]
    for (i = 0U; i < count32b; i++)
 800476c:	3401      	adds	r4, #1
 800476e:	42b4      	cmp	r4, r6
 8004770:	d3f5      	bcc.n	800475e <USB_WritePacket+0xe>
}
 8004772:	2000      	movs	r0, #0
 8004774:	bc70      	pop	{r4, r5, r6}
 8004776:	4770      	bx	lr

08004778 <USB_EPStartXfer>:
{
 8004778:	b5f0      	push	{r4, r5, r6, r7, lr}
 800477a:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 800477c:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 800477e:	784b      	ldrb	r3, [r1, #1]
 8004780:	2b01      	cmp	r3, #1
 8004782:	d02b      	beq.n	80047dc <USB_EPStartXfer+0x64>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004784:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8004788:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
 800478c:	691d      	ldr	r5, [r3, #16]
 800478e:	0ced      	lsrs	r5, r5, #19
 8004790:	04ed      	lsls	r5, r5, #19
 8004792:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004794:	691d      	ldr	r5, [r3, #16]
 8004796:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800479a:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800479e:	611d      	str	r5, [r3, #16]
    if (ep->xfer_len == 0U)
 80047a0:	694d      	ldr	r5, [r1, #20]
 80047a2:	2d00      	cmp	r5, #0
 80047a4:	f040 80c5 	bne.w	8004932 <USB_EPStartXfer+0x1ba>
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80047a8:	691d      	ldr	r5, [r3, #16]
 80047aa:	688e      	ldr	r6, [r1, #8]
 80047ac:	f3c6 0612 	ubfx	r6, r6, #0, #19
 80047b0:	4335      	orrs	r5, r6
 80047b2:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80047b4:	691d      	ldr	r5, [r3, #16]
 80047b6:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 80047ba:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 80047bc:	2a01      	cmp	r2, #1
 80047be:	f000 80cd 	beq.w	800495c <USB_EPStartXfer+0x1e4>
    if (ep->type == EP_TYPE_ISOC)
 80047c2:	78cb      	ldrb	r3, [r1, #3]
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	f000 80cf 	beq.w	8004968 <USB_EPStartXfer+0x1f0>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80047ca:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 80047ce:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80047d2:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
}
 80047d6:	2000      	movs	r0, #0
 80047d8:	b003      	add	sp, #12
 80047da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 80047dc:	694b      	ldr	r3, [r1, #20]
 80047de:	bb83      	cbnz	r3, 8004842 <USB_EPStartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80047e0:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 80047e4:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 80047e8:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 80047ec:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 80047f0:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80047f4:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 80047f8:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 80047fc:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004800:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 8004804:	0ced      	lsrs	r5, r5, #19
 8004806:	04ed      	lsls	r5, r5, #19
 8004808:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
    if (dma == 1U)
 800480c:	2a01      	cmp	r2, #1
 800480e:	d04c      	beq.n	80048aa <USB_EPStartXfer+0x132>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004810:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8004814:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 8004818:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800481c:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 8004820:	78cb      	ldrb	r3, [r1, #3]
 8004822:	2b01      	cmp	r3, #1
 8004824:	d06a      	beq.n	80048fc <USB_EPStartXfer+0x184>
        if (ep->xfer_len > 0U)
 8004826:	694b      	ldr	r3, [r1, #20]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d0d4      	beq.n	80047d6 <USB_EPStartXfer+0x5e>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800482c:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
 8004830:	780a      	ldrb	r2, [r1, #0]
 8004832:	f002 010f 	and.w	r1, r2, #15
 8004836:	2201      	movs	r2, #1
 8004838:	408a      	lsls	r2, r1
 800483a:	4313      	orrs	r3, r2
 800483c:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 8004840:	e7c9      	b.n	80047d6 <USB_EPStartXfer+0x5e>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004842:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8004846:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 800484a:	0ced      	lsrs	r5, r5, #19
 800484c:	04ed      	lsls	r5, r5, #19
 800484e:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004852:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 8004856:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800485a:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800485e:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8004862:	f8d3 6910 	ldr.w	r6, [r3, #2320]	; 0x910
 8004866:	694d      	ldr	r5, [r1, #20]
 8004868:	688f      	ldr	r7, [r1, #8]
 800486a:	443d      	add	r5, r7
 800486c:	3d01      	subs	r5, #1
 800486e:	fbb5 f5f7 	udiv	r5, r5, r7
 8004872:	4f47      	ldr	r7, [pc, #284]	; (8004990 <USB_EPStartXfer+0x218>)
 8004874:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 8004878:	4335      	orrs	r5, r6
 800487a:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800487e:	f8d3 5910 	ldr.w	r5, [r3, #2320]	; 0x910
 8004882:	694e      	ldr	r6, [r1, #20]
 8004884:	f3c6 0612 	ubfx	r6, r6, #0, #19
 8004888:	4335      	orrs	r5, r6
 800488a:	f8c3 5910 	str.w	r5, [r3, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800488e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
      if (ep->type == EP_TYPE_ISOC)
 8004892:	78cd      	ldrb	r5, [r1, #3]
 8004894:	2d01      	cmp	r5, #1
 8004896:	d1b9      	bne.n	800480c <USB_EPStartXfer+0x94>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004898:	691d      	ldr	r5, [r3, #16]
 800489a:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 800489e:	611d      	str	r5, [r3, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80048a0:	691d      	ldr	r5, [r3, #16]
 80048a2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80048a6:	611d      	str	r5, [r3, #16]
 80048a8:	e7b0      	b.n	800480c <USB_EPStartXfer+0x94>
      if ((uint32_t)ep->dma_addr != 0U)
 80048aa:	690b      	ldr	r3, [r1, #16]
 80048ac:	b11b      	cbz	r3, 80048b6 <USB_EPStartXfer+0x13e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80048ae:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 80048b2:	f8c2 3914 	str.w	r3, [r2, #2324]	; 0x914
      if (ep->type == EP_TYPE_ISOC)
 80048b6:	78cb      	ldrb	r3, [r1, #3]
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d008      	beq.n	80048ce <USB_EPStartXfer+0x156>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80048bc:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 80048c0:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 80048c4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80048c8:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
 80048cc:	e783      	b.n	80047d6 <USB_EPStartXfer+0x5e>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80048ce:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 80048d2:	f413 7f80 	tst.w	r3, #256	; 0x100
 80048d6:	d108      	bne.n	80048ea <USB_EPStartXfer+0x172>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80048d8:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 80048dc:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 80048e0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80048e4:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
 80048e8:	e7e8      	b.n	80048bc <USB_EPStartXfer+0x144>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80048ea:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 80048ee:	f8d2 3900 	ldr.w	r3, [r2, #2304]	; 0x900
 80048f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048f6:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
 80048fa:	e7df      	b.n	80048bc <USB_EPStartXfer+0x144>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80048fc:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 8004900:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004904:	d10e      	bne.n	8004924 <USB_EPStartXfer+0x1ac>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004906:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 800490a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800490e:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
 8004912:	4614      	mov	r4, r2
 8004914:	460b      	mov	r3, r1
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004916:	68c9      	ldr	r1, [r1, #12]
 8004918:	781a      	ldrb	r2, [r3, #0]
 800491a:	8a9b      	ldrh	r3, [r3, #20]
 800491c:	9400      	str	r4, [sp, #0]
 800491e:	f7ff ff17 	bl	8004750 <USB_WritePacket>
 8004922:	e758      	b.n	80047d6 <USB_EPStartXfer+0x5e>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004924:	f8d4 3900 	ldr.w	r3, [r4, #2304]	; 0x900
 8004928:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800492c:	f8c4 3900 	str.w	r3, [r4, #2304]	; 0x900
 8004930:	e7ef      	b.n	8004912 <USB_EPStartXfer+0x19a>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004932:	688e      	ldr	r6, [r1, #8]
 8004934:	4435      	add	r5, r6
 8004936:	3d01      	subs	r5, #1
 8004938:	fbb5 f5f6 	udiv	r5, r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800493c:	691e      	ldr	r6, [r3, #16]
 800493e:	4f14      	ldr	r7, [pc, #80]	; (8004990 <USB_EPStartXfer+0x218>)
 8004940:	ea07 47c5 	and.w	r7, r7, r5, lsl #19
 8004944:	433e      	orrs	r6, r7
 8004946:	611e      	str	r6, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8004948:	691f      	ldr	r7, [r3, #16]
 800494a:	688e      	ldr	r6, [r1, #8]
 800494c:	b2ad      	uxth	r5, r5
 800494e:	fb06 f505 	mul.w	r5, r6, r5
 8004952:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8004956:	433d      	orrs	r5, r7
 8004958:	611d      	str	r5, [r3, #16]
 800495a:	e72f      	b.n	80047bc <USB_EPStartXfer+0x44>
      if ((uint32_t)ep->xfer_buff != 0U)
 800495c:	68ca      	ldr	r2, [r1, #12]
 800495e:	2a00      	cmp	r2, #0
 8004960:	f43f af2f 	beq.w	80047c2 <USB_EPStartXfer+0x4a>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004964:	615a      	str	r2, [r3, #20]
 8004966:	e72c      	b.n	80047c2 <USB_EPStartXfer+0x4a>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004968:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800496c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004970:	d106      	bne.n	8004980 <USB_EPStartXfer+0x208>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004972:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 8004976:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800497a:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
 800497e:	e724      	b.n	80047ca <USB_EPStartXfer+0x52>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004980:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 8004984:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004988:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
 800498c:	e71d      	b.n	80047ca <USB_EPStartXfer+0x52>
 800498e:	bf00      	nop
 8004990:	1ff80000 	.word	0x1ff80000

08004994 <USB_ReadPacket>:
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8004994:	3203      	adds	r2, #3
 8004996:	0892      	lsrs	r2, r2, #2
  for (i = 0U; i < count32b; i++)
 8004998:	2300      	movs	r3, #0
 800499a:	4293      	cmp	r3, r2
 800499c:	d20b      	bcs.n	80049b6 <USB_ReadPacket+0x22>
{
 800499e:	b410      	push	{r4}
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80049a0:	f500 5480 	add.w	r4, r0, #4096	; 0x1000
 80049a4:	6824      	ldr	r4, [r4, #0]
 80049a6:	f841 4b04 	str.w	r4, [r1], #4
  for (i = 0U; i < count32b; i++)
 80049aa:	3301      	adds	r3, #1
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d3f7      	bcc.n	80049a0 <USB_ReadPacket+0xc>
}
 80049b0:	4608      	mov	r0, r1
 80049b2:	bc10      	pop	{r4}
 80049b4:	4770      	bx	lr
 80049b6:	4608      	mov	r0, r1
 80049b8:	4770      	bx	lr

080049ba <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 80049ba:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80049bc:	784a      	ldrb	r2, [r1, #1]
 80049be:	2a01      	cmp	r2, #1
 80049c0:	d014      	beq.n	80049ec <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80049c2:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80049c6:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 80049ca:	2a00      	cmp	r2, #0
 80049cc:	db06      	blt.n	80049dc <USB_EPSetStall+0x22>
 80049ce:	b12b      	cbz	r3, 80049dc <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80049d0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80049d4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80049d8:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80049dc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80049e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80049e4:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 80049e8:	2000      	movs	r0, #0
 80049ea:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80049ec:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80049f0:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 80049f4:	2a00      	cmp	r2, #0
 80049f6:	db06      	blt.n	8004a06 <USB_EPSetStall+0x4c>
 80049f8:	b12b      	cbz	r3, 8004a06 <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80049fa:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80049fe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004a02:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004a06:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8004a0a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004a0e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8004a12:	e7e9      	b.n	80049e8 <USB_EPSetStall+0x2e>

08004a14 <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8004a14:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8004a16:	784a      	ldrb	r2, [r1, #1]
 8004a18:	2a01      	cmp	r2, #1
 8004a1a:	d00e      	beq.n	8004a3a <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004a1c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8004a20:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8004a24:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004a28:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004a2c:	78cb      	ldrb	r3, [r1, #3]
 8004a2e:	3b02      	subs	r3, #2
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d915      	bls.n	8004a62 <USB_EPClearStall+0x4e>
}
 8004a36:	2000      	movs	r0, #0
 8004a38:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004a3a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8004a3e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8004a42:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004a46:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004a4a:	78cb      	ldrb	r3, [r1, #3]
 8004a4c:	3b02      	subs	r3, #2
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	d8f0      	bhi.n	8004a36 <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004a54:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8004a58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a5c:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8004a60:	e7e9      	b.n	8004a36 <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004a62:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8004a66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a6a:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 8004a6e:	e7e2      	b.n	8004a36 <USB_EPClearStall+0x22>

08004a70 <USB_StopDevice>:
{
 8004a70:	b538      	push	{r3, r4, r5, lr}
 8004a72:	4605      	mov	r5, r0
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a74:	4604      	mov	r4, r0
  for (i = 0U; i < 15U; i++)
 8004a76:	2200      	movs	r2, #0
 8004a78:	e008      	b.n	8004a8c <USB_StopDevice+0x1c>
    USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004a7a:	eb04 1342 	add.w	r3, r4, r2, lsl #5
 8004a7e:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 8004a82:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
    USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004a86:	f8c3 1b08 	str.w	r1, [r3, #2824]	; 0xb08
  for (i = 0U; i < 15U; i++)
 8004a8a:	3201      	adds	r2, #1
 8004a8c:	2a0e      	cmp	r2, #14
 8004a8e:	d9f4      	bls.n	8004a7a <USB_StopDevice+0xa>
  USBx_DEVICE->DIEPMSK  = 0U;
 8004a90:	2200      	movs	r2, #0
 8004a92:	f8c5 2810 	str.w	r2, [r5, #2064]	; 0x810
  USBx_DEVICE->DOEPMSK  = 0U;
 8004a96:	f8c5 2814 	str.w	r2, [r5, #2068]	; 0x814
  USBx_DEVICE->DAINTMSK = 0U;
 8004a9a:	f8c5 281c 	str.w	r2, [r5, #2076]	; 0x81c
  ret = USB_FlushRxFifo(USBx);
 8004a9e:	4628      	mov	r0, r5
 8004aa0:	f7ff fbc2 	bl	8004228 <USB_FlushRxFifo>
  if (ret != HAL_OK)
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	b108      	cbz	r0, 8004aac <USB_StopDevice+0x3c>
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	bd38      	pop	{r3, r4, r5, pc}
  ret = USB_FlushTxFifo(USBx,  0x10U);
 8004aac:	2110      	movs	r1, #16
 8004aae:	4628      	mov	r0, r5
 8004ab0:	f7ff fba6 	bl	8004200 <USB_FlushTxFifo>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	e7f7      	b.n	8004aa8 <USB_StopDevice+0x38>

08004ab8 <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8004ab8:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8004abc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004ac0:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8004ac4:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8004ac8:	0109      	lsls	r1, r1, #4
 8004aca:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 8004ace:	430b      	orrs	r3, r1
 8004ad0:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
}
 8004ad4:	2000      	movs	r0, #0
 8004ad6:	4770      	bx	lr

08004ad8 <USB_DevConnect>:
{
 8004ad8:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8004ada:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8004ade:	f023 0302 	bic.w	r3, r3, #2
 8004ae2:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 8004ae6:	2003      	movs	r0, #3
 8004ae8:	f7fb fbf2 	bl	80002d0 <HAL_Delay>
}
 8004aec:	2000      	movs	r0, #0
 8004aee:	bd08      	pop	{r3, pc}

08004af0 <USB_DevDisconnect>:
{
 8004af0:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004af2:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8004af6:	f043 0302 	orr.w	r3, r3, #2
 8004afa:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 8004afe:	2003      	movs	r0, #3
 8004b00:	f7fb fbe6 	bl	80002d0 <HAL_Delay>
}
 8004b04:	2000      	movs	r0, #0
 8004b06:	bd08      	pop	{r3, pc}

08004b08 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8004b08:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8004b0a:	6980      	ldr	r0, [r0, #24]
}
 8004b0c:	4010      	ands	r0, r2
 8004b0e:	4770      	bx	lr

08004b10 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8004b10:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8004b14:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004b18:	69c0      	ldr	r0, [r0, #28]
 8004b1a:	4018      	ands	r0, r3
}
 8004b1c:	0c00      	lsrs	r0, r0, #16
 8004b1e:	4770      	bx	lr

08004b20 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8004b20:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8004b24:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004b28:	69c0      	ldr	r0, [r0, #28]
 8004b2a:	4018      	ands	r0, r3
}
 8004b2c:	b280      	uxth	r0, r0
 8004b2e:	4770      	bx	lr

08004b30 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8004b30:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8004b34:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8004b38:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 8004b3c:	6940      	ldr	r0, [r0, #20]
}
 8004b3e:	4010      	ands	r0, r2
 8004b40:	4770      	bx	lr

08004b42 <USB_ReadDevInEPInterrupt>:
{
 8004b42:	b410      	push	{r4}
  msk = USBx_DEVICE->DIEPMSK;
 8004b44:	f8d0 2810 	ldr.w	r2, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8004b48:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8004b4c:	f001 040f 	and.w	r4, r1, #15
 8004b50:	40e3      	lsrs	r3, r4
 8004b52:	01db      	lsls	r3, r3, #7
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	4313      	orrs	r3, r2
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8004b58:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8004b5c:	f8d1 0908 	ldr.w	r0, [r1, #2312]	; 0x908
}
 8004b60:	4018      	ands	r0, r3
 8004b62:	bc10      	pop	{r4}
 8004b64:	4770      	bx	lr

08004b66 <USB_ClearInterrupts>:
  USBx->GINTSTS |= interrupt;
 8004b66:	6943      	ldr	r3, [r0, #20]
 8004b68:	4319      	orrs	r1, r3
 8004b6a:	6141      	str	r1, [r0, #20]
 8004b6c:	4770      	bx	lr

08004b6e <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8004b6e:	6940      	ldr	r0, [r0, #20]
}
 8004b70:	f000 0001 	and.w	r0, r0, #1
 8004b74:	4770      	bx	lr

08004b76 <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8004b76:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8004b7a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004b7e:	f023 0307 	bic.w	r3, r3, #7
 8004b82:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8004b86:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 8004b8a:	689a      	ldr	r2, [r3, #8]
 8004b8c:	f002 0206 	and.w	r2, r2, #6
 8004b90:	2a04      	cmp	r2, #4
 8004b92:	d005      	beq.n	8004ba0 <USB_ActivateSetup+0x2a>
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8004b94:	685a      	ldr	r2, [r3, #4]
 8004b96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b9a:	605a      	str	r2, [r3, #4]
}
 8004b9c:	2000      	movs	r0, #0
 8004b9e:	4770      	bx	lr
    USBx_INEP(0U)->DIEPCTL |= 3U;
 8004ba0:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 8004ba4:	f042 0203 	orr.w	r2, r2, #3
 8004ba8:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
 8004bac:	e7f2      	b.n	8004b94 <USB_ActivateSetup+0x1e>

08004bae <USB_EP0_OutStart>:
{
 8004bae:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004bb0:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8004bb2:	4b15      	ldr	r3, [pc, #84]	; (8004c08 <USB_EP0_OutStart+0x5a>)
 8004bb4:	429c      	cmp	r4, r3
 8004bb6:	d903      	bls.n	8004bc0 <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004bb8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	db16      	blt.n	8004bee <USB_EP0_OutStart+0x40>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8004bc0:	2400      	movs	r4, #0
 8004bc2:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004bc6:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8004bca:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8004bce:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8004bd2:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8004bd6:	f044 0418 	orr.w	r4, r4, #24
 8004bda:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8004bde:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8004be2:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
 8004be6:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  if (dma == 1U)
 8004bea:	2901      	cmp	r1, #1
 8004bec:	d002      	beq.n	8004bf4 <USB_EP0_OutStart+0x46>
}
 8004bee:	2000      	movs	r0, #0
 8004bf0:	bc10      	pop	{r4}
 8004bf2:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8004bf4:	f8c0 2b14 	str.w	r2, [r0, #2836]	; 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8004bf8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8004bfc:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8004c00:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 8004c04:	e7f3      	b.n	8004bee <USB_EP0_OutStart+0x40>
 8004c06:	bf00      	nop
 8004c08:	4f54300a 	.word	0x4f54300a

08004c0c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004c0c:	b410      	push	{r4}
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004c0e:	f500 6480 	add.w	r4, r0, #1024	; 0x400
 8004c12:	f8d0 3400 	ldr.w	r3, [r0, #1024]	; 0x400
 8004c16:	f023 0303 	bic.w	r3, r3, #3
 8004c1a:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004c1e:	f8d0 3400 	ldr.w	r3, [r0, #1024]	; 0x400
 8004c22:	f001 0203 	and.w	r2, r1, #3
 8004c26:	4313      	orrs	r3, r2
 8004c28:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400

  if (freq == HCFG_48_MHZ)
 8004c2c:	2901      	cmp	r1, #1
 8004c2e:	d004      	beq.n	8004c3a <USB_InitFSLSPClkSel+0x2e>
  {
    USBx_HOST->HFIR = 48000U;
  }
  else if (freq == HCFG_6_MHZ)
 8004c30:	2902      	cmp	r1, #2
 8004c32:	d006      	beq.n	8004c42 <USB_InitFSLSPClkSel+0x36>
  {
    /* ... */
  }

  return HAL_OK;
}
 8004c34:	2000      	movs	r0, #0
 8004c36:	bc10      	pop	{r4}
 8004c38:	4770      	bx	lr
    USBx_HOST->HFIR = 48000U;
 8004c3a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004c3e:	6063      	str	r3, [r4, #4]
 8004c40:	e7f8      	b.n	8004c34 <USB_InitFSLSPClkSel+0x28>
    USBx_HOST->HFIR = 6000U;
 8004c42:	f241 7370 	movw	r3, #6000	; 0x1770
 8004c46:	6063      	str	r3, [r4, #4]
 8004c48:	e7f4      	b.n	8004c34 <USB_InitFSLSPClkSel+0x28>

08004c4a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8004c4a:	b530      	push	{r4, r5, lr}
 8004c4c:	b083      	sub	sp, #12
 8004c4e:	4604      	mov	r4, r0
  uint32_t USBx_BASE = (uint32_t)USBx;

  __IO uint32_t hprt0 = 0U;
 8004c50:	2500      	movs	r5, #0
 8004c52:	9501      	str	r5, [sp, #4]

  hprt0 = USBx_HPRT0;
 8004c54:	f8d0 3440 	ldr.w	r3, [r0, #1088]	; 0x440
 8004c58:	9301      	str	r3, [sp, #4]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004c5a:	9b01      	ldr	r3, [sp, #4]
 8004c5c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004c60:	9301      	str	r3, [sp, #4]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004c62:	9b01      	ldr	r3, [sp, #4]
 8004c64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c68:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
  HAL_Delay(100U);                                 /* See Note #1 */
 8004c6c:	2064      	movs	r0, #100	; 0x64
 8004c6e:	f7fb fb2f 	bl	80002d0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004c72:	9b01      	ldr	r3, [sp, #4]
 8004c74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c78:	f8c4 3440 	str.w	r3, [r4, #1088]	; 0x440
  HAL_Delay(10U);
 8004c7c:	200a      	movs	r0, #10
 8004c7e:	f7fb fb27 	bl	80002d0 <HAL_Delay>

  return HAL_OK;
}
 8004c82:	4628      	mov	r0, r5
 8004c84:	b003      	add	sp, #12
 8004c86:	bd30      	pop	{r4, r5, pc}

08004c88 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004c88:	b082      	sub	sp, #8
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0 = 0U;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	9301      	str	r3, [sp, #4]

  hprt0 = USBx_HPRT0;
 8004c8e:	f8d0 3440 	ldr.w	r3, [r0, #1088]	; 0x440
 8004c92:	9301      	str	r3, [sp, #4]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004c94:	9b01      	ldr	r3, [sp, #4]
 8004c96:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004c9a:	9301      	str	r3, [sp, #4]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004c9c:	9b01      	ldr	r3, [sp, #4]
 8004c9e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004ca2:	d101      	bne.n	8004ca8 <USB_DriveVbus+0x20>
 8004ca4:	2901      	cmp	r1, #1
 8004ca6:	d00c      	beq.n	8004cc2 <USB_DriveVbus+0x3a>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004ca8:	9b01      	ldr	r3, [sp, #4]
 8004caa:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004cae:	d005      	beq.n	8004cbc <USB_DriveVbus+0x34>
 8004cb0:	b921      	cbnz	r1, 8004cbc <USB_DriveVbus+0x34>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004cb2:	9b01      	ldr	r3, [sp, #4]
 8004cb4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004cb8:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
  }
  return HAL_OK;
}
 8004cbc:	2000      	movs	r0, #0
 8004cbe:	b002      	add	sp, #8
 8004cc0:	4770      	bx	lr
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004cc2:	9b01      	ldr	r3, [sp, #4]
 8004cc4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004cc8:	f8c0 3440 	str.w	r3, [r0, #1088]	; 0x440
 8004ccc:	e7ec      	b.n	8004ca8 <USB_DriveVbus+0x20>

08004cce <USB_HostInit>:
{
 8004cce:	b084      	sub	sp, #16
 8004cd0:	b538      	push	{r3, r4, r5, lr}
 8004cd2:	4604      	mov	r4, r0
 8004cd4:	a805      	add	r0, sp, #20
 8004cd6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cda:	4625      	mov	r5, r4
  USBx_PCGCCTL = 0U;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004ce2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004ce4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004ce8:	63a3      	str	r3, [r4, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004cea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004cec:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8004cf0:	63a3      	str	r3, [r4, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004cf2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004cf4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cf8:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004cfa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004cfc:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004d00:	d010      	beq.n	8004d24 <USB_HostInit+0x56>
    if (cfg.speed == USB_OTG_SPEED_FULL)
 8004d02:	9b07      	ldr	r3, [sp, #28]
 8004d04:	2b03      	cmp	r3, #3
 8004d06:	d006      	beq.n	8004d16 <USB_HostInit+0x48>
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004d08:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 8004d0c:	f023 0304 	bic.w	r3, r3, #4
 8004d10:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
 8004d14:	e00c      	b.n	8004d30 <USB_HostInit+0x62>
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8004d16:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 8004d1a:	f043 0304 	orr.w	r3, r3, #4
 8004d1e:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
 8004d22:	e005      	b.n	8004d30 <USB_HostInit+0x62>
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004d24:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 8004d28:	f023 0304 	bic.w	r3, r3, #4
 8004d2c:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8004d30:	2110      	movs	r1, #16
 8004d32:	4620      	mov	r0, r4
 8004d34:	f7ff fa64 	bl	8004200 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8004d38:	4620      	mov	r0, r4
 8004d3a:	f7ff fa75 	bl	8004228 <USB_FlushRxFifo>
  for (i = 0U; i < cfg.Host_channels; i++)
 8004d3e:	2200      	movs	r2, #0
 8004d40:	e009      	b.n	8004d56 <USB_HostInit+0x88>
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8004d42:	eb05 1342 	add.w	r3, r5, r2, lsl #5
 8004d46:	f04f 31ff 	mov.w	r1, #4294967295
 8004d4a:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    USBx_HC(i)->HCINTMSK = 0U;
 8004d4e:	2100      	movs	r1, #0
 8004d50:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
  for (i = 0U; i < cfg.Host_channels; i++)
 8004d54:	3201      	adds	r2, #1
 8004d56:	9b06      	ldr	r3, [sp, #24]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d3f2      	bcc.n	8004d42 <USB_HostInit+0x74>
  (void)USB_DriveVbus(USBx, 1U);
 8004d5c:	2101      	movs	r1, #1
 8004d5e:	4620      	mov	r0, r4
 8004d60:	f7ff ff92 	bl	8004c88 <USB_DriveVbus>
  HAL_Delay(200U);
 8004d64:	20c8      	movs	r0, #200	; 0xc8
 8004d66:	f7fb fab3 	bl	80002d0 <HAL_Delay>
  USBx->GINTMSK = 0U;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8004d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8004d72:	6163      	str	r3, [r4, #20]
  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004d74:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004d76:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004d7a:	d017      	beq.n	8004dac <USB_HostInit+0xde>
    USBx->GRXFSIZ  = 0x200U;
 8004d7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004d80:	6263      	str	r3, [r4, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8004d82:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
 8004d86:	62a3      	str	r3, [r4, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8004d88:	4b0d      	ldr	r3, [pc, #52]	; (8004dc0 <USB_HostInit+0xf2>)
 8004d8a:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
  if (cfg.dma_enable == 0U)
 8004d8e:	9b08      	ldr	r3, [sp, #32]
 8004d90:	b91b      	cbnz	r3, 8004d9a <USB_HostInit+0xcc>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004d92:	69a3      	ldr	r3, [r4, #24]
 8004d94:	f043 0310 	orr.w	r3, r3, #16
 8004d98:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004d9a:	69a2      	ldr	r2, [r4, #24]
 8004d9c:	4b09      	ldr	r3, [pc, #36]	; (8004dc4 <USB_HostInit+0xf6>)
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	61a3      	str	r3, [r4, #24]
}
 8004da2:	2000      	movs	r0, #0
 8004da4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004da8:	b004      	add	sp, #16
 8004daa:	4770      	bx	lr
    USBx->GRXFSIZ  = 0x80U;
 8004dac:	2380      	movs	r3, #128	; 0x80
 8004dae:	6263      	str	r3, [r4, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004db0:	f503 03c0 	add.w	r3, r3, #6291456	; 0x600000
 8004db4:	62a3      	str	r3, [r4, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004db6:	4b04      	ldr	r3, [pc, #16]	; (8004dc8 <USB_HostInit+0xfa>)
 8004db8:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8004dbc:	e7e7      	b.n	8004d8e <USB_HostInit+0xc0>
 8004dbe:	bf00      	nop
 8004dc0:	00e00300 	.word	0x00e00300
 8004dc4:	a3200008 	.word	0xa3200008
 8004dc8:	004000e0 	.word	0x004000e0

08004dcc <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004dcc:	b082      	sub	sp, #8
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0 = 0U;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	9301      	str	r3, [sp, #4]

  hprt0 = USBx_HPRT0;
 8004dd2:	f8d0 3440 	ldr.w	r3, [r0, #1088]	; 0x440
 8004dd6:	9301      	str	r3, [sp, #4]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004dd8:	9801      	ldr	r0, [sp, #4]
}
 8004dda:	f3c0 4041 	ubfx	r0, r0, #17, #2
 8004dde:	b002      	add	sp, #8
 8004de0:	4770      	bx	lr

08004de2 <USB_GetCurrentFrame>:
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8004de2:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8004de6:	6880      	ldr	r0, [r0, #8]
}
 8004de8:	b280      	uxth	r0, r0
 8004dea:	4770      	bx	lr

08004dec <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8004dec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dee:	f89d 4018 	ldrb.w	r4, [sp, #24]
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8004df2:	eb00 1541 	add.w	r5, r0, r1, lsl #5
 8004df6:	f505 66a0 	add.w	r6, r5, #1280	; 0x500
 8004dfa:	f04f 37ff 	mov.w	r7, #4294967295
 8004dfe:	60b7      	str	r7, [r6, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8004e00:	2c03      	cmp	r4, #3
 8004e02:	d864      	bhi.n	8004ece <USB_HC_Init+0xe2>
 8004e04:	e8df f004 	tbb	[pc, r4]
 8004e08:	18025502 	.word	0x18025502
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004e0c:	f240 479d 	movw	r7, #1181	; 0x49d
 8004e10:	60f7      	str	r7, [r6, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004e12:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004e16:	d109      	bne.n	8004e2c <USB_HC_Init+0x40>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
      }
      else
      {
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8004e18:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
 8004e1a:	f417 7f80 	tst.w	r7, #256	; 0x100
 8004e1e:	d058      	beq.n	8004ed2 <USB_HC_Init+0xe6>
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8004e20:	68f7      	ldr	r7, [r6, #12]
 8004e22:	f047 0760 	orr.w	r7, r7, #96	; 0x60
 8004e26:	60f7      	str	r7, [r6, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004e28:	2600      	movs	r6, #0
 8004e2a:	e00c      	b.n	8004e46 <USB_HC_Init+0x5a>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004e2c:	68f7      	ldr	r7, [r6, #12]
 8004e2e:	f447 7780 	orr.w	r7, r7, #256	; 0x100
 8004e32:	60f7      	str	r7, [r6, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004e34:	2600      	movs	r6, #0
 8004e36:	e006      	b.n	8004e46 <USB_HC_Init+0x5a>
        }
      }
      break;

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004e38:	f240 679d 	movw	r7, #1693	; 0x69d
 8004e3c:	60f7      	str	r7, [r6, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004e3e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004e42:	d130      	bne.n	8004ea6 <USB_HC_Init+0xba>
  HAL_StatusTypeDef ret = HAL_OK;
 8004e44:	2600      	movs	r6, #0
      ret = HAL_ERROR;
      break;
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8004e46:	f8d0 7418 	ldr.w	r7, [r0, #1048]	; 0x418
 8004e4a:	f001 010f 	and.w	r1, r1, #15
 8004e4e:	f04f 0e01 	mov.w	lr, #1
 8004e52:	fa0e f101 	lsl.w	r1, lr, r1
 8004e56:	4339      	orrs	r1, r7
 8004e58:	f8c0 1418 	str.w	r1, [r0, #1048]	; 0x418

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8004e5c:	6981      	ldr	r1, [r0, #24]
 8004e5e:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 8004e62:	6181      	str	r1, [r0, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8004e64:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004e68:	d135      	bne.n	8004ed6 <USB_HC_Init+0xea>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
  }
  else
  {
    HCcharEpDir = 0U;
 8004e6a:	2000      	movs	r0, #0
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8004e6c:	f89d 1014 	ldrb.w	r1, [sp, #20]
 8004e70:	2902      	cmp	r1, #2
 8004e72:	d033      	beq.n	8004edc <USB_HC_Init+0xf0>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
  }
  else
  {
    HCcharLowSpeed = 0U;
 8004e74:	2100      	movs	r1, #0
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e76:	059b      	lsls	r3, r3, #22
 8004e78:	f003 53fe 	and.w	r3, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004e7c:	02d2      	lsls	r2, r2, #11
 8004e7e:	f402 42f0 	and.w	r2, r2, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e82:	4313      	orrs	r3, r2
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004e84:	04a2      	lsls	r2, r4, #18
 8004e86:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004e8a:	4313      	orrs	r3, r2
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004e8c:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8004e90:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004e94:	4313      	orrs	r3, r2
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004e96:	4303      	orrs	r3, r0
 8004e98:	430b      	orrs	r3, r1
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e9a:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500

  if (ep_type == EP_TYPE_INTR)
 8004e9e:	2c03      	cmp	r4, #3
 8004ea0:	d01f      	beq.n	8004ee2 <USB_HC_Init+0xf6>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
  }

  return ret;
}
 8004ea2:	4630      	mov	r0, r6
 8004ea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004ea6:	68f7      	ldr	r7, [r6, #12]
 8004ea8:	f447 7780 	orr.w	r7, r7, #256	; 0x100
 8004eac:	60f7      	str	r7, [r6, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004eae:	2600      	movs	r6, #0
 8004eb0:	e7c9      	b.n	8004e46 <USB_HC_Init+0x5a>
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004eb2:	f240 2725 	movw	r7, #549	; 0x225
 8004eb6:	60f7      	str	r7, [r6, #12]
      if ((epnum & 0x80U) == 0x80U)
 8004eb8:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004ebc:	d101      	bne.n	8004ec2 <USB_HC_Init+0xd6>
  HAL_StatusTypeDef ret = HAL_OK;
 8004ebe:	2600      	movs	r6, #0
 8004ec0:	e7c1      	b.n	8004e46 <USB_HC_Init+0x5a>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8004ec2:	68f7      	ldr	r7, [r6, #12]
 8004ec4:	f447 77c0 	orr.w	r7, r7, #384	; 0x180
 8004ec8:	60f7      	str	r7, [r6, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004eca:	2600      	movs	r6, #0
 8004ecc:	e7bb      	b.n	8004e46 <USB_HC_Init+0x5a>
      ret = HAL_ERROR;
 8004ece:	2601      	movs	r6, #1
 8004ed0:	e7b9      	b.n	8004e46 <USB_HC_Init+0x5a>
  HAL_StatusTypeDef ret = HAL_OK;
 8004ed2:	2600      	movs	r6, #0
 8004ed4:	e7b7      	b.n	8004e46 <USB_HC_Init+0x5a>
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8004ed6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004eda:	e7c7      	b.n	8004e6c <USB_HC_Init+0x80>
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8004edc:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8004ee0:	e7c9      	b.n	8004e76 <USB_HC_Init+0x8a>
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8004ee2:	f8d5 3500 	ldr.w	r3, [r5, #1280]	; 0x500
 8004ee6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004eea:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
 8004eee:	e7d8      	b.n	8004ea2 <USB_HC_Init+0xb6>

08004ef0 <USB_HC_ReadInterrupt>:
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8004ef0:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8004ef4:	6940      	ldr	r0, [r0, #20]
}
 8004ef6:	b280      	uxth	r0, r0
 8004ef8:	4770      	bx	lr

08004efa <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8004efa:	b410      	push	{r4}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t hcnum = (uint32_t)hc_num;
  uint32_t count = 0U;
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8004efc:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8004f00:	f501 64a0 	add.w	r4, r1, #1280	; 0x500
 8004f04:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8004f08:	f3c3 4381 	ubfx	r3, r3, #18, #2

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8004f0c:	b33b      	cbz	r3, 8004f5e <USB_HC_Halt+0x64>
 8004f0e:	2b02      	cmp	r3, #2
 8004f10:	d025      	beq.n	8004f5e <USB_HC_Halt+0x64>
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8004f12:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8004f16:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004f1a:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8004f1e:	f8d0 3410 	ldr.w	r3, [r0, #1040]	; 0x410
 8004f22:	f413 0f7f 	tst.w	r3, #16711680	; 0xff0000
 8004f26:	d148      	bne.n	8004fba <USB_HC_Halt+0xc0>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8004f28:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8004f2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f30:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004f34:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8004f38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004f3c:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8004f40:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8004f44:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004f48:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
  uint32_t count = 0U;
 8004f4c:	2300      	movs	r3, #0
      do
      {
        if (++count > 1000U)
 8004f4e:	3301      	adds	r3, #1
 8004f50:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f54:	d827      	bhi.n	8004fa6 <USB_HC_Halt+0xac>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8004f56:	6822      	ldr	r2, [r4, #0]
 8004f58:	2a00      	cmp	r2, #0
 8004f5a:	dbf8      	blt.n	8004f4e <USB_HC_Halt+0x54>
 8004f5c:	e023      	b.n	8004fa6 <USB_HC_Halt+0xac>
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8004f5e:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8004f62:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004f66:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8004f6a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004f6c:	f413 0f7f 	tst.w	r3, #16711680	; 0xff0000
 8004f70:	d11c      	bne.n	8004fac <USB_HC_Halt+0xb2>
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8004f72:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8004f76:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f7a:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004f7e:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8004f82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004f86:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8004f8a:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8004f8e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004f92:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
  uint32_t count = 0U;
 8004f96:	2300      	movs	r3, #0
        if (++count > 1000U)
 8004f98:	3301      	adds	r3, #1
 8004f9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f9e:	d802      	bhi.n	8004fa6 <USB_HC_Halt+0xac>
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8004fa0:	6822      	ldr	r2, [r4, #0]
 8004fa2:	2a00      	cmp	r2, #0
 8004fa4:	dbf8      	blt.n	8004f98 <USB_HC_Halt+0x9e>
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
    }
  }

  return HAL_OK;
}
 8004fa6:	2000      	movs	r0, #0
 8004fa8:	bc10      	pop	{r4}
 8004faa:	4770      	bx	lr
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004fac:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8004fb0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004fb4:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
 8004fb8:	e7f5      	b.n	8004fa6 <USB_HC_Halt+0xac>
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004fba:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8004fbe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004fc2:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
 8004fc6:	e7ee      	b.n	8004fa6 <USB_HC_Halt+0xac>

08004fc8 <USB_DoPing>:
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t chnum = (uint32_t)ch_num;
  uint32_t num_packets = 1U;
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004fc8:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8004fcc:	4a06      	ldr	r2, [pc, #24]	; (8004fe8 <USB_DoPing+0x20>)
 8004fce:	f8c1 2510 	str.w	r2, [r1, #1296]	; 0x510
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8004fd2:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004fd6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004fda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8004fde:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500

  return HAL_OK;
}
 8004fe2:	2000      	movs	r0, #0
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop
 8004fe8:	80080000 	.word	0x80080000

08004fec <USB_HC_StartXfer>:
{
 8004fec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fee:	b083      	sub	sp, #12
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8004ff0:	784b      	ldrb	r3, [r1, #1]
  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8004ff2:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8004ff4:	f414 7f80 	tst.w	r4, #256	; 0x100
 8004ff8:	d007      	beq.n	800500a <USB_HC_StartXfer+0x1e>
 8004ffa:	790c      	ldrb	r4, [r1, #4]
 8004ffc:	b92c      	cbnz	r4, 800500a <USB_HC_StartXfer+0x1e>
    if ((dma == 0U) && (hc->do_ping == 1U))
 8004ffe:	b912      	cbnz	r2, 8005006 <USB_HC_StartXfer+0x1a>
 8005000:	794c      	ldrb	r4, [r1, #5]
 8005002:	2c01      	cmp	r4, #1
 8005004:	d011      	beq.n	800502a <USB_HC_StartXfer+0x3e>
    else if (dma == 1U)
 8005006:	2a01      	cmp	r2, #1
 8005008:	d013      	beq.n	8005032 <USB_HC_StartXfer+0x46>
  if (hc->xfer_len > 0U)
 800500a:	690c      	ldr	r4, [r1, #16]
 800500c:	b1e4      	cbz	r4, 8005048 <USB_HC_StartXfer+0x5c>
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800500e:	890d      	ldrh	r5, [r1, #8]
 8005010:	442c      	add	r4, r5
 8005012:	3c01      	subs	r4, #1
 8005014:	fbb4 f4f5 	udiv	r4, r4, r5
 8005018:	b2a4      	uxth	r4, r4
    if (num_packets > max_hc_pkt_count)
 800501a:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 800501e:	d914      	bls.n	800504a <USB_HC_StartXfer+0x5e>
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8005020:	022d      	lsls	r5, r5, #8
 8005022:	610d      	str	r5, [r1, #16]
      num_packets = max_hc_pkt_count;
 8005024:	f44f 7480 	mov.w	r4, #256	; 0x100
 8005028:	e00f      	b.n	800504a <USB_HC_StartXfer+0x5e>
      (void)USB_DoPing(USBx, hc->ch_num);
 800502a:	4619      	mov	r1, r3
 800502c:	f7ff ffcc 	bl	8004fc8 <USB_DoPing>
      return HAL_OK;
 8005030:	e075      	b.n	800511e <USB_HC_StartXfer+0x132>
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8005032:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 8005036:	f8d4 550c 	ldr.w	r5, [r4, #1292]	; 0x50c
 800503a:	f025 0560 	bic.w	r5, r5, #96	; 0x60
 800503e:	f8c4 550c 	str.w	r5, [r4, #1292]	; 0x50c
      hc->do_ping = 0U;
 8005042:	2400      	movs	r4, #0
 8005044:	714c      	strb	r4, [r1, #5]
 8005046:	e7e0      	b.n	800500a <USB_HC_StartXfer+0x1e>
    num_packets = 1U;
 8005048:	2401      	movs	r4, #1
  if (hc->ep_is_in != 0U)
 800504a:	78cd      	ldrb	r5, [r1, #3]
 800504c:	b11d      	cbz	r5, 8005056 <USB_HC_StartXfer+0x6a>
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800504e:	890d      	ldrh	r5, [r1, #8]
 8005050:	fb05 f504 	mul.w	r5, r5, r4
 8005054:	610d      	str	r5, [r1, #16]
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005056:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800505a:	690d      	ldr	r5, [r1, #16]
 800505c:	f3c5 0512 	ubfx	r5, r5, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005060:	4f36      	ldr	r7, [pc, #216]	; (800513c <USB_HC_StartXfer+0x150>)
 8005062:	ea07 44c4 	and.w	r4, r7, r4, lsl #19
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005066:	432c      	orrs	r4, r5
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005068:	7a8d      	ldrb	r5, [r1, #10]
 800506a:	076d      	lsls	r5, r5, #29
 800506c:	f005 45c0 	and.w	r5, r5, #1610612736	; 0x60000000
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005070:	432c      	orrs	r4, r5
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8005072:	f8c3 4510 	str.w	r4, [r3, #1296]	; 0x510
  if (dma != 0U)
 8005076:	b112      	cbz	r2, 800507e <USB_HC_StartXfer+0x92>
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005078:	68cc      	ldr	r4, [r1, #12]
 800507a:	f8c3 4514 	str.w	r4, [r3, #1300]	; 0x514
  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800507e:	f500 6680 	add.w	r6, r0, #1024	; 0x400
 8005082:	68b4      	ldr	r4, [r6, #8]
 8005084:	f014 0f01 	tst.w	r4, #1
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005088:	f8d3 4500 	ldr.w	r4, [r3, #1280]	; 0x500
 800508c:	f024 5400 	bic.w	r4, r4, #536870912	; 0x20000000
 8005090:	f8c3 4500 	str.w	r4, [r3, #1280]	; 0x500
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005094:	f8d3 4500 	ldr.w	r4, [r3, #1280]	; 0x500
 8005098:	bf0c      	ite	eq
 800509a:	f04f 5500 	moveq.w	r5, #536870912	; 0x20000000
 800509e:	2500      	movne	r5, #0
 80050a0:	432c      	orrs	r4, r5
 80050a2:	f8c3 4500 	str.w	r4, [r3, #1280]	; 0x500
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80050a6:	f8d3 5500 	ldr.w	r5, [r3, #1280]	; 0x500
 80050aa:	4c25      	ldr	r4, [pc, #148]	; (8005140 <USB_HC_StartXfer+0x154>)
 80050ac:	6025      	str	r5, [r4, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80050ae:	6825      	ldr	r5, [r4, #0]
 80050b0:	f025 4580 	bic.w	r5, r5, #1073741824	; 0x40000000
 80050b4:	6025      	str	r5, [r4, #0]
  if (hc->ep_is_in != 0U)
 80050b6:	78cc      	ldrb	r4, [r1, #3]
 80050b8:	b1c4      	cbz	r4, 80050ec <USB_HC_StartXfer+0x100>
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80050ba:	4d21      	ldr	r5, [pc, #132]	; (8005140 <USB_HC_StartXfer+0x154>)
 80050bc:	682c      	ldr	r4, [r5, #0]
 80050be:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 80050c2:	602c      	str	r4, [r5, #0]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80050c4:	4c1e      	ldr	r4, [pc, #120]	; (8005140 <USB_HC_StartXfer+0x154>)
 80050c6:	6825      	ldr	r5, [r4, #0]
 80050c8:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 80050cc:	6025      	str	r5, [r4, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80050ce:	6824      	ldr	r4, [r4, #0]
 80050d0:	f8c3 4500 	str.w	r4, [r3, #1280]	; 0x500
  if (dma == 0U) /* Slave mode */
 80050d4:	bb1a      	cbnz	r2, 800511e <USB_HC_StartXfer+0x132>
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80050d6:	78cb      	ldrb	r3, [r1, #3]
 80050d8:	bb0b      	cbnz	r3, 800511e <USB_HC_StartXfer+0x132>
 80050da:	690b      	ldr	r3, [r1, #16]
 80050dc:	b1fb      	cbz	r3, 800511e <USB_HC_StartXfer+0x132>
      switch (hc->ep_type)
 80050de:	79ca      	ldrb	r2, [r1, #7]
 80050e0:	2a03      	cmp	r2, #3
 80050e2:	d814      	bhi.n	800510e <USB_HC_StartXfer+0x122>
 80050e4:	e8df f002 	tbb	[pc, r2]
 80050e8:	1e081e08 	.word	0x1e081e08
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80050ec:	4d14      	ldr	r5, [pc, #80]	; (8005140 <USB_HC_StartXfer+0x154>)
 80050ee:	682c      	ldr	r4, [r5, #0]
 80050f0:	f424 4400 	bic.w	r4, r4, #32768	; 0x8000
 80050f4:	602c      	str	r4, [r5, #0]
 80050f6:	e7e5      	b.n	80050c4 <USB_HC_StartXfer+0xd8>
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80050f8:	3303      	adds	r3, #3
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80050fa:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80050fc:	b292      	uxth	r2, r2
 80050fe:	f3c3 038f 	ubfx	r3, r3, #2, #16
 8005102:	4293      	cmp	r3, r2
 8005104:	d903      	bls.n	800510e <USB_HC_StartXfer+0x122>
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005106:	6983      	ldr	r3, [r0, #24]
 8005108:	f043 0320 	orr.w	r3, r3, #32
 800510c:	6183      	str	r3, [r0, #24]
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800510e:	68cc      	ldr	r4, [r1, #12]
 8005110:	784a      	ldrb	r2, [r1, #1]
 8005112:	8a0b      	ldrh	r3, [r1, #16]
 8005114:	2100      	movs	r1, #0
 8005116:	9100      	str	r1, [sp, #0]
 8005118:	4621      	mov	r1, r4
 800511a:	f7ff fb19 	bl	8004750 <USB_WritePacket>
}
 800511e:	2000      	movs	r0, #0
 8005120:	b003      	add	sp, #12
 8005122:	bdf0      	pop	{r4, r5, r6, r7, pc}
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005124:	3303      	adds	r3, #3
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005126:	6932      	ldr	r2, [r6, #16]
 8005128:	b292      	uxth	r2, r2
 800512a:	f3c3 038f 	ubfx	r3, r3, #2, #16
 800512e:	4293      	cmp	r3, r2
 8005130:	d9ed      	bls.n	800510e <USB_HC_StartXfer+0x122>
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005132:	6983      	ldr	r3, [r0, #24]
 8005134:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005138:	6183      	str	r3, [r0, #24]
 800513a:	e7e8      	b.n	800510e <USB_HC_StartXfer+0x122>
 800513c:	1ff80000 	.word	0x1ff80000
 8005140:	200000ac 	.word	0x200000ac

08005144 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005144:	b570      	push	{r4, r5, r6, lr}
 8005146:	4605      	mov	r5, r0
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005148:	4604      	mov	r4, r0
  uint32_t count = 0U;
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800514a:	f7ff f83b 	bl	80041c4 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800514e:	2110      	movs	r1, #16
 8005150:	4628      	mov	r0, r5
 8005152:	f7ff f855 	bl	8004200 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8005156:	4628      	mov	r0, r5
 8005158:	f7ff f866 	bl	8004228 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800515c:	2200      	movs	r2, #0
 800515e:	e00a      	b.n	8005176 <USB_StopHost+0x32>
  {
    value = USBx_HC(i)->HCCHAR;
 8005160:	eb04 1142 	add.w	r1, r4, r2, lsl #5
 8005164:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8005168:	f023 2380 	bic.w	r3, r3, #2147516416	; 0x80008000
    value |=  USB_OTG_HCCHAR_CHDIS;
    value &= ~USB_OTG_HCCHAR_CHENA;
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800516c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
    USBx_HC(i)->HCCHAR = value;
 8005170:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
  for (i = 0U; i <= 15U; i++)
 8005174:	3201      	adds	r2, #1
 8005176:	2a0f      	cmp	r2, #15
 8005178:	d9f2      	bls.n	8005160 <USB_StopHost+0x1c>
 800517a:	2000      	movs	r0, #0
 800517c:	4603      	mov	r3, r0
 800517e:	e000      	b.n	8005182 <USB_StopHost+0x3e>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8005180:	3001      	adds	r0, #1
 8005182:	280f      	cmp	r0, #15
 8005184:	d813      	bhi.n	80051ae <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8005186:	eb04 1640 	add.w	r6, r4, r0, lsl #5
 800518a:	f506 61a0 	add.w	r1, r6, #1280	; 0x500
 800518e:	f8d6 2500 	ldr.w	r2, [r6, #1280]	; 0x500
 8005192:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    value |= USB_OTG_HCCHAR_CHDIS;
    value |= USB_OTG_HCCHAR_CHENA;
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005196:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
    USBx_HC(i)->HCCHAR = value;
 800519a:	f8c6 2500 	str.w	r2, [r6, #1280]	; 0x500

    do
    {
      if (++count > 1000U)
 800519e:	3301      	adds	r3, #1
 80051a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80051a4:	d8ec      	bhi.n	8005180 <USB_StopHost+0x3c>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80051a6:	680a      	ldr	r2, [r1, #0]
 80051a8:	2a00      	cmp	r2, #0
 80051aa:	dbf8      	blt.n	800519e <USB_StopHost+0x5a>
 80051ac:	e7e8      	b.n	8005180 <USB_StopHost+0x3c>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80051ae:	f04f 33ff 	mov.w	r3, #4294967295
 80051b2:	f8c5 3414 	str.w	r3, [r5, #1044]	; 0x414
  USBx->GINTSTS = 0xFFFFFFFFU;
 80051b6:	616b      	str	r3, [r5, #20]
  (void)USB_EnableGlobalInt(USBx);
 80051b8:	4628      	mov	r0, r5
 80051ba:	f7fe fffd 	bl	80041b8 <USB_EnableGlobalInt>

  return HAL_OK;
}
 80051be:	2000      	movs	r0, #0
 80051c0:	bd70      	pop	{r4, r5, r6, pc}

080051c2 <USB_ActivateRemoteWakeup>:
  */
HAL_StatusTypeDef USB_ActivateRemoteWakeup(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80051c2:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 80051c6:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 80051ca:	f013 0f01 	tst.w	r3, #1
 80051ce:	d003      	beq.n	80051d8 <USB_ActivateRemoteWakeup+0x16>
  {
    /* active Remote wakeup signalling */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_RWUSIG;
 80051d0:	6843      	ldr	r3, [r0, #4]
 80051d2:	f043 0301 	orr.w	r3, r3, #1
 80051d6:	6043      	str	r3, [r0, #4]
  }

  return HAL_OK;
}
 80051d8:	2000      	movs	r0, #0
 80051da:	4770      	bx	lr

080051dc <USB_DeActivateRemoteWakeup>:
HAL_StatusTypeDef USB_DeActivateRemoteWakeup(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  /* active Remote wakeup signalling */
  USBx_DEVICE->DCTL &= ~(USB_OTG_DCTL_RWUSIG);
 80051dc:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80051e0:	f023 0301 	bic.w	r3, r3, #1
 80051e4:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804

  return HAL_OK;
}
 80051e8:	2000      	movs	r0, #0
 80051ea:	4770      	bx	lr

080051ec <USBH_CDC_SOFProcess>:
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
  return USBH_OK;
}
 80051ec:	2000      	movs	r0, #0
 80051ee:	4770      	bx	lr

080051f0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80051f0:	b508      	push	{r3, lr}
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80051f2:	2221      	movs	r2, #33	; 0x21
 80051f4:	7402      	strb	r2, [r0, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80051f6:	2220      	movs	r2, #32
 80051f8:	7442      	strb	r2, [r0, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80051fa:	2200      	movs	r2, #0
 80051fc:	8242      	strh	r2, [r0, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80051fe:	8282      	strh	r2, [r0, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005200:	2207      	movs	r2, #7
 8005202:	82c2      	strh	r2, [r0, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005204:	f000 fef0 	bl	8005fe8 <USBH_CtlReq>
}
 8005208:	bd08      	pop	{r3, pc}

0800520a <GetLineCoding>:
{
 800520a:	b508      	push	{r3, lr}
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800520c:	22a1      	movs	r2, #161	; 0xa1
 800520e:	7402      	strb	r2, [r0, #16]
  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8005210:	2221      	movs	r2, #33	; 0x21
 8005212:	7442      	strb	r2, [r0, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005214:	2200      	movs	r2, #0
 8005216:	8242      	strh	r2, [r0, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8005218:	8282      	strh	r2, [r0, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800521a:	2207      	movs	r2, #7
 800521c:	82c2      	strh	r2, [r0, #22]
  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800521e:	f000 fee3 	bl	8005fe8 <USBH_CtlReq>
}
 8005222:	bd08      	pop	{r3, pc}

08005224 <USBH_CDC_ClassRequest>:
{
 8005224:	b538      	push	{r3, r4, r5, lr}
 8005226:	4604      	mov	r4, r0
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8005228:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800522c:	69d9      	ldr	r1, [r3, #28]
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 800522e:	3140      	adds	r1, #64	; 0x40
 8005230:	f7ff ffeb 	bl	800520a <GetLineCoding>
  if(status == USBH_OK)
 8005234:	4605      	mov	r5, r0
 8005236:	b108      	cbz	r0, 800523c <USBH_CDC_ClassRequest+0x18>
}
 8005238:	4628      	mov	r0, r5
 800523a:	bd38      	pop	{r3, r4, r5, pc}
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800523c:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 8005240:	2102      	movs	r1, #2
 8005242:	4620      	mov	r0, r4
 8005244:	4798      	blx	r3
 8005246:	e7f7      	b.n	8005238 <USBH_CDC_ClassRequest+0x14>

08005248 <USBH_CDC_InterfaceDeInit>:
{
 8005248:	b538      	push	{r3, r4, r5, lr}
 800524a:	4605      	mov	r5, r0
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800524c:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 8005250:	69dc      	ldr	r4, [r3, #28]
  if ( CDC_Handle->CommItf.NotifPipe)
 8005252:	7821      	ldrb	r1, [r4, #0]
 8005254:	b979      	cbnz	r1, 8005276 <USBH_CDC_InterfaceDeInit+0x2e>
  if ( CDC_Handle->DataItf.InPipe)
 8005256:	7b21      	ldrb	r1, [r4, #12]
 8005258:	b9b1      	cbnz	r1, 8005288 <USBH_CDC_InterfaceDeInit+0x40>
  if ( CDC_Handle->DataItf.OutPipe)
 800525a:	7b61      	ldrb	r1, [r4, #13]
 800525c:	b9f1      	cbnz	r1, 800529c <USBH_CDC_InterfaceDeInit+0x54>
  if(phost->pActiveClass->pData)
 800525e:	f8d5 3378 	ldr.w	r3, [r5, #888]	; 0x378
 8005262:	69d8      	ldr	r0, [r3, #28]
 8005264:	b128      	cbz	r0, 8005272 <USBH_CDC_InterfaceDeInit+0x2a>
    USBH_free (phost->pActiveClass->pData);
 8005266:	f002 f885 	bl	8007374 <free>
    phost->pActiveClass->pData = 0U;
 800526a:	f8d5 3378 	ldr.w	r3, [r5, #888]	; 0x378
 800526e:	2200      	movs	r2, #0
 8005270:	61da      	str	r2, [r3, #28]
}
 8005272:	2000      	movs	r0, #0
 8005274:	bd38      	pop	{r3, r4, r5, pc}
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8005276:	f001 f85e 	bl	8006336 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 800527a:	7821      	ldrb	r1, [r4, #0]
 800527c:	4628      	mov	r0, r5
 800527e:	f001 f870 	bl	8006362 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8005282:	2300      	movs	r3, #0
 8005284:	7023      	strb	r3, [r4, #0]
 8005286:	e7e6      	b.n	8005256 <USBH_CDC_InterfaceDeInit+0xe>
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8005288:	4628      	mov	r0, r5
 800528a:	f001 f854 	bl	8006336 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 800528e:	7b21      	ldrb	r1, [r4, #12]
 8005290:	4628      	mov	r0, r5
 8005292:	f001 f866 	bl	8006362 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8005296:	2300      	movs	r3, #0
 8005298:	7323      	strb	r3, [r4, #12]
 800529a:	e7de      	b.n	800525a <USBH_CDC_InterfaceDeInit+0x12>
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800529c:	4628      	mov	r0, r5
 800529e:	f001 f84a 	bl	8006336 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 80052a2:	7b61      	ldrb	r1, [r4, #13]
 80052a4:	4628      	mov	r0, r5
 80052a6:	f001 f85c 	bl	8006362 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80052aa:	2300      	movs	r3, #0
 80052ac:	7363      	strb	r3, [r4, #13]
 80052ae:	e7d6      	b.n	800525e <USBH_CDC_InterfaceDeInit+0x16>

080052b0 <USBH_CDC_InterfaceInit>:
{
 80052b0:	b570      	push	{r4, r5, r6, lr}
 80052b2:	b084      	sub	sp, #16
 80052b4:	4604      	mov	r4, r0
  interface = USBH_FindInterface(phost,
 80052b6:	2301      	movs	r3, #1
 80052b8:	2202      	movs	r2, #2
 80052ba:	4611      	mov	r1, r2
 80052bc:	f000 fb2c 	bl	8005918 <USBH_FindInterface>
  if(interface == 0xFFU) /* No Valid Interface */
 80052c0:	28ff      	cmp	r0, #255	; 0xff
 80052c2:	d102      	bne.n	80052ca <USBH_CDC_InterfaceInit+0x1a>
  USBH_StatusTypeDef status = USBH_FAIL ;
 80052c4:	2002      	movs	r0, #2
}
 80052c6:	b004      	add	sp, #16
 80052c8:	bd70      	pop	{r4, r5, r6, pc}
 80052ca:	4606      	mov	r6, r0
    USBH_SelectInterface (phost, interface);
 80052cc:	4601      	mov	r1, r0
 80052ce:	4620      	mov	r0, r4
 80052d0:	f000 fb15 	bl	80058fe <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 80052d4:	f8d4 5378 	ldr.w	r5, [r4, #888]	; 0x378
 80052d8:	2050      	movs	r0, #80	; 0x50
 80052da:	f002 f843 	bl	8007364 <malloc>
 80052de:	61e8      	str	r0, [r5, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80052e0:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 80052e4:	69dd      	ldr	r5, [r3, #28]
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80052e6:	231a      	movs	r3, #26
 80052e8:	fb03 4306 	mla	r3, r3, r6, r4
 80052ec:	f893 334a 	ldrb.w	r3, [r3, #842]	; 0x34a
 80052f0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80052f4:	d171      	bne.n	80053da <USBH_CDC_InterfaceInit+0x12a>
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80052f6:	7869      	ldrb	r1, [r5, #1]
 80052f8:	4620      	mov	r0, r4
 80052fa:	f001 f821 	bl	8006340 <USBH_AllocPipe>
 80052fe:	4601      	mov	r1, r0
 8005300:	7028      	strb	r0, [r5, #0]
    USBH_OpenPipe  (phost,
 8005302:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 8005306:	786a      	ldrb	r2, [r5, #1]
 8005308:	8968      	ldrh	r0, [r5, #10]
 800530a:	9002      	str	r0, [sp, #8]
 800530c:	2003      	movs	r0, #3
 800530e:	9001      	str	r0, [sp, #4]
 8005310:	f894 031d 	ldrb.w	r0, [r4, #797]	; 0x31d
 8005314:	9000      	str	r0, [sp, #0]
 8005316:	4620      	mov	r0, r4
 8005318:	f000 fffd 	bl	8006316 <USBH_OpenPipe>
    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800531c:	2200      	movs	r2, #0
 800531e:	7829      	ldrb	r1, [r5, #0]
 8005320:	4620      	mov	r0, r4
 8005322:	f001 fdad 	bl	8006e80 <USBH_LL_SetToggle>
    interface = USBH_FindInterface(phost,
 8005326:	2300      	movs	r3, #0
 8005328:	461a      	mov	r2, r3
 800532a:	210a      	movs	r1, #10
 800532c:	4620      	mov	r0, r4
 800532e:	f000 faf3 	bl	8005918 <USBH_FindInterface>
    if(interface == 0xFFU) /* No Valid Interface */
 8005332:	28ff      	cmp	r0, #255	; 0xff
 8005334:	d069      	beq.n	800540a <USBH_CDC_InterfaceInit+0x15a>
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8005336:	231a      	movs	r3, #26
 8005338:	fb03 4300 	mla	r3, r3, r0, r4
 800533c:	f893 334a 	ldrb.w	r3, [r3, #842]	; 0x34a
 8005340:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005344:	d151      	bne.n	80053ea <USBH_CDC_InterfaceInit+0x13a>
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005346:	73ab      	strb	r3, [r5, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005348:	231a      	movs	r3, #26
 800534a:	fb03 4300 	mla	r3, r3, r0, r4
 800534e:	f8b3 334c 	ldrh.w	r3, [r3, #844]	; 0x34c
 8005352:	832b      	strh	r3, [r5, #24]
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8005354:	231a      	movs	r3, #26
 8005356:	fb03 4300 	mla	r3, r3, r0, r4
 800535a:	f893 3352 	ldrb.w	r3, [r3, #850]	; 0x352
 800535e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005362:	d14a      	bne.n	80053fa <USBH_CDC_InterfaceInit+0x14a>
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005364:	73ab      	strb	r3, [r5, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005366:	231a      	movs	r3, #26
 8005368:	fb03 4000 	mla	r0, r3, r0, r4
 800536c:	f8b0 3354 	ldrh.w	r3, [r0, #852]	; 0x354
 8005370:	832b      	strh	r3, [r5, #24]
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8005372:	7ba9      	ldrb	r1, [r5, #14]
 8005374:	4620      	mov	r0, r4
 8005376:	f000 ffe3 	bl	8006340 <USBH_AllocPipe>
 800537a:	7368      	strb	r0, [r5, #13]
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800537c:	7be9      	ldrb	r1, [r5, #15]
 800537e:	4620      	mov	r0, r4
 8005380:	f000 ffde 	bl	8006340 <USBH_AllocPipe>
 8005384:	7328      	strb	r0, [r5, #12]
      USBH_OpenPipe  (phost,
 8005386:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800538a:	7baa      	ldrb	r2, [r5, #14]
 800538c:	7b69      	ldrb	r1, [r5, #13]
 800538e:	8b28      	ldrh	r0, [r5, #24]
 8005390:	9002      	str	r0, [sp, #8]
 8005392:	2602      	movs	r6, #2
 8005394:	9601      	str	r6, [sp, #4]
 8005396:	f894 031d 	ldrb.w	r0, [r4, #797]	; 0x31d
 800539a:	9000      	str	r0, [sp, #0]
 800539c:	4620      	mov	r0, r4
 800539e:	f000 ffba 	bl	8006316 <USBH_OpenPipe>
      USBH_OpenPipe  (phost,
 80053a2:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 80053a6:	7bea      	ldrb	r2, [r5, #15]
 80053a8:	7b29      	ldrb	r1, [r5, #12]
 80053aa:	8b68      	ldrh	r0, [r5, #26]
 80053ac:	9002      	str	r0, [sp, #8]
 80053ae:	9601      	str	r6, [sp, #4]
 80053b0:	f894 031d 	ldrb.w	r0, [r4, #797]	; 0x31d
 80053b4:	9000      	str	r0, [sp, #0]
 80053b6:	4620      	mov	r0, r4
 80053b8:	f000 ffad 	bl	8006316 <USBH_OpenPipe>
      CDC_Handle->state = CDC_IDLE_STATE;
 80053bc:	2600      	movs	r6, #0
 80053be:	f885 604c 	strb.w	r6, [r5, #76]	; 0x4c
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 80053c2:	4632      	mov	r2, r6
 80053c4:	7b69      	ldrb	r1, [r5, #13]
 80053c6:	4620      	mov	r0, r4
 80053c8:	f001 fd5a 	bl	8006e80 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 80053cc:	4632      	mov	r2, r6
 80053ce:	7b29      	ldrb	r1, [r5, #12]
 80053d0:	4620      	mov	r0, r4
 80053d2:	f001 fd55 	bl	8006e80 <USBH_LL_SetToggle>
      status = USBH_OK;
 80053d6:	4630      	mov	r0, r6
 80053d8:	e775      	b.n	80052c6 <USBH_CDC_InterfaceInit+0x16>
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80053da:	706b      	strb	r3, [r5, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80053dc:	231a      	movs	r3, #26
 80053de:	fb03 4606 	mla	r6, r3, r6, r4
 80053e2:	f8b6 334c 	ldrh.w	r3, [r6, #844]	; 0x34c
 80053e6:	816b      	strh	r3, [r5, #10]
 80053e8:	e785      	b.n	80052f6 <USBH_CDC_InterfaceInit+0x46>
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80053ea:	73eb      	strb	r3, [r5, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80053ec:	231a      	movs	r3, #26
 80053ee:	fb03 4300 	mla	r3, r3, r0, r4
 80053f2:	f8b3 334c 	ldrh.w	r3, [r3, #844]	; 0x34c
 80053f6:	836b      	strh	r3, [r5, #26]
 80053f8:	e7ac      	b.n	8005354 <USBH_CDC_InterfaceInit+0xa4>
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80053fa:	73eb      	strb	r3, [r5, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80053fc:	231a      	movs	r3, #26
 80053fe:	fb03 4000 	mla	r0, r3, r0, r4
 8005402:	f8b0 3354 	ldrh.w	r3, [r0, #852]	; 0x354
 8005406:	836b      	strh	r3, [r5, #26]
 8005408:	e7b3      	b.n	8005372 <USBH_CDC_InterfaceInit+0xc2>
  USBH_StatusTypeDef status = USBH_FAIL ;
 800540a:	2002      	movs	r0, #2
 800540c:	e75b      	b.n	80052c6 <USBH_CDC_InterfaceInit+0x16>

0800540e <USBH_CDC_Stop>:
{
 800540e:	b538      	push	{r3, r4, r5, lr}
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8005410:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 8005414:	69dd      	ldr	r5, [r3, #28]
  if(phost->gState == HOST_CLASS)
 8005416:	7803      	ldrb	r3, [r0, #0]
 8005418:	b2db      	uxtb	r3, r3
 800541a:	2b0b      	cmp	r3, #11
 800541c:	d001      	beq.n	8005422 <USBH_CDC_Stop+0x14>
}
 800541e:	2000      	movs	r0, #0
 8005420:	bd38      	pop	{r3, r4, r5, pc}
 8005422:	4604      	mov	r4, r0
    CDC_Handle->state = CDC_IDLE_STATE;
 8005424:	2300      	movs	r3, #0
 8005426:	f885 304c 	strb.w	r3, [r5, #76]	; 0x4c
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800542a:	7829      	ldrb	r1, [r5, #0]
 800542c:	f000 ff83 	bl	8006336 <USBH_ClosePipe>
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8005430:	7b29      	ldrb	r1, [r5, #12]
 8005432:	4620      	mov	r0, r4
 8005434:	f000 ff7f 	bl	8006336 <USBH_ClosePipe>
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005438:	7b69      	ldrb	r1, [r5, #13]
 800543a:	4620      	mov	r0, r4
 800543c:	f000 ff7b 	bl	8006336 <USBH_ClosePipe>
 8005440:	e7ed      	b.n	800541e <USBH_CDC_Stop+0x10>

08005442 <USBH_CDC_SetLineCoding>:
* @retval None
*/
USBH_StatusTypeDef USBH_CDC_SetLineCoding(USBH_HandleTypeDef *phost,
                                          CDC_LineCodingTypeDef *linecoding)
{
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8005442:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 8005446:	69da      	ldr	r2, [r3, #28]

  if(phost->gState == HOST_CLASS)
 8005448:	7803      	ldrb	r3, [r0, #0]
 800544a:	b2db      	uxtb	r3, r3
 800544c:	2b0b      	cmp	r3, #11
 800544e:	d001      	beq.n	8005454 <USBH_CDC_SetLineCoding+0x12>
#endif
#endif
  }

  return USBH_OK;
}
 8005450:	2000      	movs	r0, #0
 8005452:	4770      	bx	lr
    CDC_Handle->state = CDC_SET_LINE_CODING_STATE;
 8005454:	2301      	movs	r3, #1
 8005456:	f882 304c 	strb.w	r3, [r2, #76]	; 0x4c
    CDC_Handle->pUserLineCoding = linecoding;
 800545a:	6491      	str	r1, [r2, #72]	; 0x48
 800545c:	e7f8      	b.n	8005450 <USBH_CDC_SetLineCoding+0xe>

0800545e <USBH_CDC_GetLineCoding>:
* @param  None
* @retval None
*/
USBH_StatusTypeDef  USBH_CDC_GetLineCoding(USBH_HandleTypeDef *phost,
                                           CDC_LineCodingTypeDef *linecoding)
{
 800545e:	b410      	push	{r4}
 8005460:	460c      	mov	r4, r1
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8005462:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 8005466:	69da      	ldr	r2, [r3, #28]

  if((phost->gState == HOST_CLASS) || (phost->gState == HOST_CLASS_REQUEST))
 8005468:	7803      	ldrb	r3, [r0, #0]
 800546a:	b2db      	uxtb	r3, r3
 800546c:	2b0b      	cmp	r3, #11
 800546e:	d006      	beq.n	800547e <USBH_CDC_GetLineCoding+0x20>
 8005470:	7803      	ldrb	r3, [r0, #0]
 8005472:	b2db      	uxtb	r3, r3
 8005474:	2b06      	cmp	r3, #6
 8005476:	d002      	beq.n	800547e <USBH_CDC_GetLineCoding+0x20>
    *linecoding = CDC_Handle->LineCoding;
    return USBH_OK;
  }
  else
  {
    return USBH_FAIL;
 8005478:	2002      	movs	r0, #2
  }
}
 800547a:	bc10      	pop	{r4}
 800547c:	4770      	bx	lr
    *linecoding = CDC_Handle->LineCoding;
 800547e:	3240      	adds	r2, #64	; 0x40
 8005480:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005484:	e884 0003 	stmia.w	r4, {r0, r1}
    return USBH_OK;
 8005488:	2000      	movs	r0, #0
 800548a:	e7f6      	b.n	800547a <USBH_CDC_GetLineCoding+0x1c>

0800548c <USBH_CDC_GetLastReceivedDataSize>:
  * @brief  This function return last received data size
  * @param  None
  * @retval None
  */
uint16_t USBH_CDC_GetLastReceivedDataSize(USBH_HandleTypeDef *phost)
{
 800548c:	b508      	push	{r3, lr}
  uint32_t dataSize;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800548e:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 8005492:	69da      	ldr	r2, [r3, #28]

  if(phost->gState == HOST_CLASS)
 8005494:	7803      	ldrb	r3, [r0, #0]
 8005496:	b2db      	uxtb	r3, r3
 8005498:	2b0b      	cmp	r3, #11
 800549a:	d002      	beq.n	80054a2 <USBH_CDC_GetLastReceivedDataSize+0x16>
  {
    dataSize = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
  }
  else
  {
    dataSize =  0U;
 800549c:	2000      	movs	r0, #0
  }

  return (uint16_t)dataSize;
}
 800549e:	b280      	uxth	r0, r0
 80054a0:	bd08      	pop	{r3, pc}
    dataSize = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80054a2:	7b11      	ldrb	r1, [r2, #12]
 80054a4:	f001 fcd2 	bl	8006e4c <USBH_LL_GetLastXferSize>
 80054a8:	e7f9      	b.n	800549e <USBH_CDC_GetLastReceivedDataSize+0x12>

080054aa <USBH_CDC_Transmit>:
  * @retval None
  */
USBH_StatusTypeDef  USBH_CDC_Transmit(USBH_HandleTypeDef *phost, uint8_t *pbuff, uint32_t length)
{
  USBH_StatusTypeDef Status = USBH_BUSY;
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80054aa:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 80054ae:	69db      	ldr	r3, [r3, #28]

  if((CDC_Handle->state == CDC_IDLE_STATE) || (CDC_Handle->state == CDC_TRANSFER_DATA))
 80054b0:	f893 004c 	ldrb.w	r0, [r3, #76]	; 0x4c
 80054b4:	b118      	cbz	r0, 80054be <USBH_CDC_Transmit+0x14>
 80054b6:	2803      	cmp	r0, #3
 80054b8:	d001      	beq.n	80054be <USBH_CDC_Transmit+0x14>
  USBH_StatusTypeDef Status = USBH_BUSY;
 80054ba:	2001      	movs	r0, #1
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
  }
  return Status;
}
 80054bc:	4770      	bx	lr
    CDC_Handle->pTxData = pbuff;
 80054be:	61d9      	str	r1, [r3, #28]
    CDC_Handle->TxDataLength = length;
 80054c0:	625a      	str	r2, [r3, #36]	; 0x24
    CDC_Handle->state = CDC_TRANSFER_DATA;
 80054c2:	2203      	movs	r2, #3
 80054c4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80054c8:	2201      	movs	r2, #1
 80054ca:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    Status = USBH_OK;
 80054ce:	2000      	movs	r0, #0
 80054d0:	4770      	bx	lr

080054d2 <USBH_CDC_Receive>:
* @retval None
*/
USBH_StatusTypeDef  USBH_CDC_Receive(USBH_HandleTypeDef *phost, uint8_t *pbuff, uint32_t length)
{
  USBH_StatusTypeDef Status = USBH_BUSY;
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 80054d2:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 80054d6:	69db      	ldr	r3, [r3, #28]

  if((CDC_Handle->state == CDC_IDLE_STATE) || (CDC_Handle->state == CDC_TRANSFER_DATA))
 80054d8:	f893 004c 	ldrb.w	r0, [r3, #76]	; 0x4c
 80054dc:	b118      	cbz	r0, 80054e6 <USBH_CDC_Receive+0x14>
 80054de:	2803      	cmp	r0, #3
 80054e0:	d001      	beq.n	80054e6 <USBH_CDC_Receive+0x14>
  USBH_StatusTypeDef Status = USBH_BUSY;
 80054e2:	2001      	movs	r0, #1
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
  }
  return Status;
}
 80054e4:	4770      	bx	lr
    CDC_Handle->pRxData = pbuff;
 80054e6:	6219      	str	r1, [r3, #32]
    CDC_Handle->RxDataLength = length;
 80054e8:	629a      	str	r2, [r3, #40]	; 0x28
    CDC_Handle->state = CDC_TRANSFER_DATA;
 80054ea:	2203      	movs	r2, #3
 80054ec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80054f0:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    Status = USBH_OK;
 80054f4:	2000      	movs	r0, #0
 80054f6:	4770      	bx	lr

080054f8 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80054f8:	4770      	bx	lr

080054fa <CDC_ProcessTransmission>:
{
 80054fa:	b530      	push	{r4, r5, lr}
 80054fc:	b083      	sub	sp, #12
 80054fe:	4605      	mov	r5, r0
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8005500:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 8005504:	69dc      	ldr	r4, [r3, #28]
  switch (CDC_Handle->data_tx_state)
 8005506:	f894 304d 	ldrb.w	r3, [r4, #77]	; 0x4d
 800550a:	2b01      	cmp	r3, #1
 800550c:	d003      	beq.n	8005516 <CDC_ProcessTransmission+0x1c>
 800550e:	2b02      	cmp	r3, #2
 8005510:	d019      	beq.n	8005546 <CDC_ProcessTransmission+0x4c>
}
 8005512:	b003      	add	sp, #12
 8005514:	bd30      	pop	{r4, r5, pc}
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005516:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005518:	8b22      	ldrh	r2, [r4, #24]
 800551a:	4290      	cmp	r0, r2
 800551c:	d90a      	bls.n	8005534 <CDC_ProcessTransmission+0x3a>
      USBH_BulkSendData (phost,
 800551e:	7b63      	ldrb	r3, [r4, #13]
 8005520:	69e1      	ldr	r1, [r4, #28]
 8005522:	2001      	movs	r0, #1
 8005524:	9000      	str	r0, [sp, #0]
 8005526:	4628      	mov	r0, r5
 8005528:	f000 fe7a 	bl	8006220 <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800552c:	2302      	movs	r3, #2
 800552e:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
    break;
 8005532:	e7ee      	b.n	8005512 <CDC_ProcessTransmission+0x18>
      USBH_BulkSendData (phost,
 8005534:	7b63      	ldrb	r3, [r4, #13]
 8005536:	69e1      	ldr	r1, [r4, #28]
 8005538:	2201      	movs	r2, #1
 800553a:	9200      	str	r2, [sp, #0]
 800553c:	b282      	uxth	r2, r0
 800553e:	4628      	mov	r0, r5
 8005540:	f000 fe6e 	bl	8006220 <USBH_BulkSendData>
 8005544:	e7f2      	b.n	800552c <CDC_ProcessTransmission+0x32>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8005546:	7b61      	ldrb	r1, [r4, #13]
 8005548:	f001 fc86 	bl	8006e58 <USBH_LL_GetURBState>
    if (URB_Status == USBH_URB_DONE)
 800554c:	2801      	cmp	r0, #1
 800554e:	d005      	beq.n	800555c <CDC_ProcessTransmission+0x62>
      if (URB_Status == USBH_URB_NOTREADY)
 8005550:	2802      	cmp	r0, #2
 8005552:	d1de      	bne.n	8005512 <CDC_ProcessTransmission+0x18>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005554:	2301      	movs	r3, #1
 8005556:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
}
 800555a:	e7da      	b.n	8005512 <CDC_ProcessTransmission+0x18>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800555c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800555e:	8b22      	ldrh	r2, [r4, #24]
 8005560:	4293      	cmp	r3, r2
 8005562:	d90a      	bls.n	800557a <CDC_ProcessTransmission+0x80>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8005564:	1a9b      	subs	r3, r3, r2
 8005566:	6263      	str	r3, [r4, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8005568:	69e3      	ldr	r3, [r4, #28]
 800556a:	441a      	add	r2, r3
 800556c:	61e2      	str	r2, [r4, #28]
      if (CDC_Handle->TxDataLength > 0U)
 800556e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005570:	b133      	cbz	r3, 8005580 <CDC_ProcessTransmission+0x86>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005572:	2301      	movs	r3, #1
 8005574:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
 8005578:	e7cb      	b.n	8005512 <CDC_ProcessTransmission+0x18>
        CDC_Handle->TxDataLength = 0U;
 800557a:	2300      	movs	r3, #0
 800557c:	6263      	str	r3, [r4, #36]	; 0x24
 800557e:	e7f6      	b.n	800556e <CDC_ProcessTransmission+0x74>
        CDC_Handle->data_tx_state = CDC_IDLE;
 8005580:	2300      	movs	r3, #0
 8005582:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 8005586:	4628      	mov	r0, r5
 8005588:	f7ff ffb6 	bl	80054f8 <USBH_CDC_TransmitCallback>
 800558c:	e7c1      	b.n	8005512 <CDC_ProcessTransmission+0x18>

0800558e <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800558e:	4770      	bx	lr

08005590 <CDC_ProcessReception>:
{
 8005590:	b538      	push	{r3, r4, r5, lr}
 8005592:	4605      	mov	r5, r0
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8005594:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 8005598:	69dc      	ldr	r4, [r3, #28]
  switch(CDC_Handle->data_rx_state)
 800559a:	f894 304e 	ldrb.w	r3, [r4, #78]	; 0x4e
 800559e:	2b03      	cmp	r3, #3
 80055a0:	d002      	beq.n	80055a8 <CDC_ProcessReception+0x18>
 80055a2:	2b04      	cmp	r3, #4
 80055a4:	d009      	beq.n	80055ba <CDC_ProcessReception+0x2a>
 80055a6:	bd38      	pop	{r3, r4, r5, pc}
    USBH_BulkReceiveData (phost,
 80055a8:	7b23      	ldrb	r3, [r4, #12]
 80055aa:	8b62      	ldrh	r2, [r4, #26]
 80055ac:	6a21      	ldr	r1, [r4, #32]
 80055ae:	f000 fe4d 	bl	800624c <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80055b2:	2304      	movs	r3, #4
 80055b4:	f884 304e 	strb.w	r3, [r4, #78]	; 0x4e
    break;
 80055b8:	bd38      	pop	{r3, r4, r5, pc}
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80055ba:	7b21      	ldrb	r1, [r4, #12]
 80055bc:	f001 fc4c 	bl	8006e58 <USBH_LL_GetURBState>
    if(URB_Status == USBH_URB_DONE)
 80055c0:	2801      	cmp	r0, #1
 80055c2:	d000      	beq.n	80055c6 <CDC_ProcessReception+0x36>
 80055c4:	bd38      	pop	{r3, r4, r5, pc}
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80055c6:	7b21      	ldrb	r1, [r4, #12]
 80055c8:	4628      	mov	r0, r5
 80055ca:	f001 fc3f 	bl	8006e4c <USBH_LL_GetLastXferSize>
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80055ce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80055d0:	4298      	cmp	r0, r3
 80055d2:	d002      	beq.n	80055da <CDC_ProcessReception+0x4a>
 80055d4:	8b62      	ldrh	r2, [r4, #26]
 80055d6:	4290      	cmp	r0, r2
 80055d8:	d806      	bhi.n	80055e8 <CDC_ProcessReception+0x58>
        CDC_Handle->data_rx_state = CDC_IDLE;
 80055da:	2300      	movs	r3, #0
 80055dc:	f884 304e 	strb.w	r3, [r4, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 80055e0:	4628      	mov	r0, r5
 80055e2:	f7ff ffd4 	bl	800558e <USBH_CDC_ReceiveCallback>
}
 80055e6:	e7ed      	b.n	80055c4 <CDC_ProcessReception+0x34>
        CDC_Handle->RxDataLength -= length ;
 80055e8:	1a1b      	subs	r3, r3, r0
 80055ea:	62a3      	str	r3, [r4, #40]	; 0x28
        CDC_Handle->pRxData += length;
 80055ec:	6a23      	ldr	r3, [r4, #32]
 80055ee:	4418      	add	r0, r3
 80055f0:	6220      	str	r0, [r4, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80055f2:	2303      	movs	r3, #3
 80055f4:	f884 304e 	strb.w	r3, [r4, #78]	; 0x4e
 80055f8:	bd38      	pop	{r3, r4, r5, pc}

080055fa <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80055fa:	4770      	bx	lr

080055fc <USBH_CDC_Process>:
{
 80055fc:	b538      	push	{r3, r4, r5, lr}
 80055fe:	4605      	mov	r5, r0
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8005600:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 8005604:	69dc      	ldr	r4, [r3, #28]
  switch(CDC_Handle->state)
 8005606:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
 800560a:	2b04      	cmp	r3, #4
 800560c:	d804      	bhi.n	8005618 <USBH_CDC_Process+0x1c>
 800560e:	e8df f003 	tbb	[pc, r3]
 8005612:	0553      	.short	0x0553
 8005614:	4316      	.short	0x4316
 8005616:	4a          	.byte	0x4a
 8005617:	00          	.byte	0x00
  USBH_StatusTypeDef status = USBH_BUSY;
 8005618:	2301      	movs	r3, #1
 800561a:	e04e      	b.n	80056ba <USBH_CDC_Process+0xbe>
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800561c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800561e:	f7ff fde7 	bl	80051f0 <SetLineCoding>
    if(req_status == USBH_OK)
 8005622:	4603      	mov	r3, r0
 8005624:	b130      	cbz	r0, 8005634 <USBH_CDC_Process+0x38>
      if(req_status != USBH_BUSY)
 8005626:	2801      	cmp	r0, #1
 8005628:	d047      	beq.n	80056ba <USBH_CDC_Process+0xbe>
        CDC_Handle->state = CDC_ERROR_STATE;
 800562a:	2304      	movs	r3, #4
 800562c:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  USBH_StatusTypeDef status = USBH_BUSY;
 8005630:	2301      	movs	r3, #1
 8005632:	e042      	b.n	80056ba <USBH_CDC_Process+0xbe>
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8005634:	2302      	movs	r3, #2
 8005636:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  USBH_StatusTypeDef status = USBH_BUSY;
 800563a:	2301      	movs	r3, #1
 800563c:	e03d      	b.n	80056ba <USBH_CDC_Process+0xbe>
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800563e:	f104 0140 	add.w	r1, r4, #64	; 0x40
 8005642:	f7ff fde2 	bl	800520a <GetLineCoding>
    if(req_status == USBH_OK)
 8005646:	4603      	mov	r3, r0
 8005648:	b9f8      	cbnz	r0, 800568a <USBH_CDC_Process+0x8e>
      CDC_Handle->state = CDC_IDLE_STATE;
 800564a:	2300      	movs	r3, #0
 800564c:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005650:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005652:	f003 12ff 	and.w	r2, r3, #16711935	; 0xff00ff
 8005656:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005658:	684b      	ldr	r3, [r1, #4]
 800565a:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 800565e:	429a      	cmp	r2, r3
 8005660:	d001      	beq.n	8005666 <USBH_CDC_Process+0x6a>
  USBH_StatusTypeDef status = USBH_BUSY;
 8005662:	2301      	movs	r3, #1
 8005664:	e029      	b.n	80056ba <USBH_CDC_Process+0xbe>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005666:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 800566a:	794b      	ldrb	r3, [r1, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800566c:	429a      	cmp	r2, r3
 800566e:	d001      	beq.n	8005674 <USBH_CDC_Process+0x78>
  USBH_StatusTypeDef status = USBH_BUSY;
 8005670:	2301      	movs	r3, #1
 8005672:	e022      	b.n	80056ba <USBH_CDC_Process+0xbe>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8005674:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005676:	680b      	ldr	r3, [r1, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005678:	429a      	cmp	r2, r3
 800567a:	d001      	beq.n	8005680 <USBH_CDC_Process+0x84>
  USBH_StatusTypeDef status = USBH_BUSY;
 800567c:	2301      	movs	r3, #1
 800567e:	e01c      	b.n	80056ba <USBH_CDC_Process+0xbe>
        USBH_CDC_LineCodingChanged(phost);
 8005680:	4628      	mov	r0, r5
 8005682:	f7ff ffba 	bl	80055fa <USBH_CDC_LineCodingChanged>
  USBH_StatusTypeDef status = USBH_BUSY;
 8005686:	2301      	movs	r3, #1
 8005688:	e017      	b.n	80056ba <USBH_CDC_Process+0xbe>
      if(req_status != USBH_BUSY)
 800568a:	2801      	cmp	r0, #1
 800568c:	d015      	beq.n	80056ba <USBH_CDC_Process+0xbe>
        CDC_Handle->state = CDC_ERROR_STATE;
 800568e:	2304      	movs	r3, #4
 8005690:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  USBH_StatusTypeDef status = USBH_BUSY;
 8005694:	2301      	movs	r3, #1
 8005696:	e010      	b.n	80056ba <USBH_CDC_Process+0xbe>
    CDC_ProcessTransmission(phost);
 8005698:	f7ff ff2f 	bl	80054fa <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 800569c:	4628      	mov	r0, r5
 800569e:	f7ff ff77 	bl	8005590 <CDC_ProcessReception>
  USBH_StatusTypeDef status = USBH_BUSY;
 80056a2:	2301      	movs	r3, #1
    break;
 80056a4:	e009      	b.n	80056ba <USBH_CDC_Process+0xbe>
    req_status = USBH_ClrFeature(phost, 0x00U);
 80056a6:	2100      	movs	r1, #0
 80056a8:	f000 fd71 	bl	800618e <USBH_ClrFeature>
    if(req_status == USBH_OK )
 80056ac:	b938      	cbnz	r0, 80056be <USBH_CDC_Process+0xc2>
      CDC_Handle->state = CDC_IDLE_STATE ;
 80056ae:	2300      	movs	r3, #0
 80056b0:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  USBH_StatusTypeDef status = USBH_BUSY;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e000      	b.n	80056ba <USBH_CDC_Process+0xbe>
    status = USBH_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	bd38      	pop	{r3, r4, r5, pc}
  USBH_StatusTypeDef status = USBH_BUSY;
 80056be:	2301      	movs	r3, #1
 80056c0:	e7fb      	b.n	80056ba <USBH_CDC_Process+0xbe>

080056c2 <DeInitStateMachine>:
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
  uint32_t i = 0U;
 80056c2:	2300      	movs	r3, #0

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 80056c4:	e005      	b.n	80056d2 <DeInitStateMachine+0x10>
  {
    phost->Pipes[i] = 0U;
 80056c6:	f103 02e0 	add.w	r2, r3, #224	; 0xe0
 80056ca:	2100      	movs	r1, #0
 80056cc:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 80056d0:	3301      	adds	r3, #1
 80056d2:	2b0e      	cmp	r3, #14
 80056d4:	d9f7      	bls.n	80056c6 <DeInitStateMachine+0x4>
 80056d6:	2300      	movs	r3, #0
 80056d8:	e004      	b.n	80056e4 <DeInitStateMachine+0x22>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
  {
    phost->device.Data[i] = 0U;
 80056da:	18c2      	adds	r2, r0, r3
 80056dc:	2100      	movs	r1, #0
 80056de:	f882 111c 	strb.w	r1, [r2, #284]	; 0x11c
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 80056e2:	3301      	adds	r3, #1
 80056e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056e8:	d3f7      	bcc.n	80056da <DeInitStateMachine+0x18>
  }

  phost->gState = HOST_IDLE;
 80056ea:	2300      	movs	r3, #0
 80056ec:	7003      	strb	r3, [r0, #0]
  phost->EnumState = ENUM_IDLE;
 80056ee:	7043      	strb	r3, [r0, #1]
  phost->RequestState = CMD_SEND;
 80056f0:	2201      	movs	r2, #1
 80056f2:	7082      	strb	r2, [r0, #2]
  phost->Timer = 0U;
 80056f4:	f8c0 33bc 	str.w	r3, [r0, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 80056f8:	7602      	strb	r2, [r0, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80056fa:	2140      	movs	r1, #64	; 0x40
 80056fc:	7181      	strb	r1, [r0, #6]
  phost->Control.errorcount = 0U;
 80056fe:	7643      	strb	r3, [r0, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005700:	f880 331c 	strb.w	r3, [r0, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 8005704:	f880 231d 	strb.w	r2, [r0, #797]	; 0x31d

  return USBH_OK;
}
 8005708:	4618      	mov	r0, r3
 800570a:	4770      	bx	lr

0800570c <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800570c:	b508      	push	{r3, lr}
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800570e:	7803      	ldrb	r3, [r0, #0]
 8005710:	b2db      	uxtb	r3, r3
 8005712:	2b0b      	cmp	r3, #11
 8005714:	d000      	beq.n	8005718 <USBH_HandleSof+0xc>
 8005716:	bd08      	pop	{r3, pc}
 8005718:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 800571c:	2b00      	cmp	r3, #0
 800571e:	d0fa      	beq.n	8005716 <USBH_HandleSof+0xa>
  {
    phost->pActiveClass->SOFProcess(phost);
 8005720:	699b      	ldr	r3, [r3, #24]
 8005722:	4798      	blx	r3
  }
}
 8005724:	e7f7      	b.n	8005716 <USBH_HandleSof+0xa>

08005726 <USBH_HandleEnum>:
{
 8005726:	b570      	push	{r4, r5, r6, lr}
 8005728:	b084      	sub	sp, #16
 800572a:	4604      	mov	r4, r0
  switch (phost->EnumState)
 800572c:	7843      	ldrb	r3, [r0, #1]
 800572e:	2b07      	cmp	r3, #7
 8005730:	f200 80a4 	bhi.w	800587c <USBH_HandleEnum+0x156>
 8005734:	e8df f003 	tbb	[pc, r3]
 8005738:	5e352c04 	.word	0x5e352c04
 800573c:	92817067 	.word	0x92817067
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 8005740:	2108      	movs	r1, #8
 8005742:	f000 fc96 	bl	8006072 <USBH_Get_DevDesc>
 8005746:	b118      	cbz	r0, 8005750 <USBH_HandleEnum+0x2a>
  USBH_StatusTypeDef Status = USBH_BUSY;
 8005748:	2501      	movs	r5, #1
}
 800574a:	4628      	mov	r0, r5
 800574c:	b004      	add	sp, #16
 800574e:	bd70      	pop	{r4, r5, r6, pc}
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8005750:	f894 2329 	ldrb.w	r2, [r4, #809]	; 0x329
 8005754:	71a2      	strb	r2, [r4, #6]
      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8005756:	2501      	movs	r5, #1
 8005758:	7065      	strb	r5, [r4, #1]
      USBH_OpenPipe (phost,
 800575a:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 800575e:	7921      	ldrb	r1, [r4, #4]
 8005760:	9202      	str	r2, [sp, #8]
 8005762:	2600      	movs	r6, #0
 8005764:	9601      	str	r6, [sp, #4]
 8005766:	f894 231d 	ldrb.w	r2, [r4, #797]	; 0x31d
 800576a:	9200      	str	r2, [sp, #0]
 800576c:	2280      	movs	r2, #128	; 0x80
 800576e:	4620      	mov	r0, r4
 8005770:	f000 fdd1 	bl	8006316 <USBH_OpenPipe>
      USBH_OpenPipe (phost,
 8005774:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 8005778:	7961      	ldrb	r1, [r4, #5]
 800577a:	79a2      	ldrb	r2, [r4, #6]
 800577c:	9202      	str	r2, [sp, #8]
 800577e:	9601      	str	r6, [sp, #4]
 8005780:	f894 231d 	ldrb.w	r2, [r4, #797]	; 0x31d
 8005784:	9200      	str	r2, [sp, #0]
 8005786:	4632      	mov	r2, r6
 8005788:	4620      	mov	r0, r4
 800578a:	f000 fdc4 	bl	8006316 <USBH_OpenPipe>
 800578e:	e7dc      	b.n	800574a <USBH_HandleEnum+0x24>
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 8005790:	2112      	movs	r1, #18
 8005792:	f000 fc6e 	bl	8006072 <USBH_Get_DevDesc>
 8005796:	2800      	cmp	r0, #0
 8005798:	d172      	bne.n	8005880 <USBH_HandleEnum+0x15a>
      phost->EnumState = ENUM_SET_ADDR;
 800579a:	2302      	movs	r3, #2
 800579c:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800579e:	2501      	movs	r5, #1
 80057a0:	e7d3      	b.n	800574a <USBH_HandleEnum+0x24>
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 80057a2:	2101      	movs	r1, #1
 80057a4:	f000 fcaf 	bl	8006106 <USBH_SetAddress>
 80057a8:	b108      	cbz	r0, 80057ae <USBH_HandleEnum+0x88>
  USBH_StatusTypeDef Status = USBH_BUSY;
 80057aa:	2501      	movs	r5, #1
 80057ac:	e7cd      	b.n	800574a <USBH_HandleEnum+0x24>
      USBH_Delay(2U);
 80057ae:	2002      	movs	r0, #2
 80057b0:	f001 fb93 	bl	8006eda <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 80057b4:	2501      	movs	r5, #1
 80057b6:	f884 531c 	strb.w	r5, [r4, #796]	; 0x31c
      phost->EnumState = ENUM_GET_CFG_DESC;
 80057ba:	2303      	movs	r3, #3
 80057bc:	7063      	strb	r3, [r4, #1]
      USBH_OpenPipe (phost,
 80057be:	7921      	ldrb	r1, [r4, #4]
 80057c0:	79a3      	ldrb	r3, [r4, #6]
 80057c2:	9302      	str	r3, [sp, #8]
 80057c4:	2600      	movs	r6, #0
 80057c6:	9601      	str	r6, [sp, #4]
 80057c8:	f894 331d 	ldrb.w	r3, [r4, #797]	; 0x31d
 80057cc:	9300      	str	r3, [sp, #0]
 80057ce:	462b      	mov	r3, r5
 80057d0:	2280      	movs	r2, #128	; 0x80
 80057d2:	4620      	mov	r0, r4
 80057d4:	f000 fd9f 	bl	8006316 <USBH_OpenPipe>
      USBH_OpenPipe (phost,
 80057d8:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 80057dc:	7961      	ldrb	r1, [r4, #5]
 80057de:	79a2      	ldrb	r2, [r4, #6]
 80057e0:	9202      	str	r2, [sp, #8]
 80057e2:	9601      	str	r6, [sp, #4]
 80057e4:	f894 231d 	ldrb.w	r2, [r4, #797]	; 0x31d
 80057e8:	9200      	str	r2, [sp, #0]
 80057ea:	4632      	mov	r2, r6
 80057ec:	4620      	mov	r0, r4
 80057ee:	f000 fd92 	bl	8006316 <USBH_OpenPipe>
 80057f2:	e7aa      	b.n	800574a <USBH_HandleEnum+0x24>
    if ( USBH_Get_CfgDesc(phost,
 80057f4:	2109      	movs	r1, #9
 80057f6:	f000 fc55 	bl	80060a4 <USBH_Get_CfgDesc>
 80057fa:	2800      	cmp	r0, #0
 80057fc:	d142      	bne.n	8005884 <USBH_HandleEnum+0x15e>
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80057fe:	2304      	movs	r3, #4
 8005800:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8005802:	2501      	movs	r5, #1
 8005804:	e7a1      	b.n	800574a <USBH_HandleEnum+0x24>
    if (USBH_Get_CfgDesc(phost,
 8005806:	f8b0 1336 	ldrh.w	r1, [r0, #822]	; 0x336
 800580a:	f000 fc4b 	bl	80060a4 <USBH_Get_CfgDesc>
 800580e:	bbd8      	cbnz	r0, 8005888 <USBH_HandleEnum+0x162>
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8005810:	2305      	movs	r3, #5
 8005812:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8005814:	2501      	movs	r5, #1
 8005816:	e798      	b.n	800574a <USBH_HandleEnum+0x24>
    if (phost->device.DevDesc.iManufacturer != 0U)
 8005818:	f890 1330 	ldrb.w	r1, [r0, #816]	; 0x330
 800581c:	b919      	cbnz	r1, 8005826 <USBH_HandleEnum+0x100>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800581e:	2306      	movs	r3, #6
 8005820:	7043      	strb	r3, [r0, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8005822:	2501      	movs	r5, #1
 8005824:	e791      	b.n	800574a <USBH_HandleEnum+0x24>
      if ( USBH_Get_StringDesc(phost,
 8005826:	23ff      	movs	r3, #255	; 0xff
 8005828:	f500 728e 	add.w	r2, r0, #284	; 0x11c
 800582c:	f000 fc53 	bl	80060d6 <USBH_Get_StringDesc>
 8005830:	bb60      	cbnz	r0, 800588c <USBH_HandleEnum+0x166>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8005832:	2306      	movs	r3, #6
 8005834:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8005836:	2501      	movs	r5, #1
 8005838:	e787      	b.n	800574a <USBH_HandleEnum+0x24>
    if (phost->device.DevDesc.iProduct != 0U)
 800583a:	f890 1331 	ldrb.w	r1, [r0, #817]	; 0x331
 800583e:	b919      	cbnz	r1, 8005848 <USBH_HandleEnum+0x122>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8005840:	2307      	movs	r3, #7
 8005842:	7043      	strb	r3, [r0, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8005844:	2501      	movs	r5, #1
 8005846:	e780      	b.n	800574a <USBH_HandleEnum+0x24>
      if ( USBH_Get_StringDesc(phost,
 8005848:	23ff      	movs	r3, #255	; 0xff
 800584a:	f500 728e 	add.w	r2, r0, #284	; 0x11c
 800584e:	f000 fc42 	bl	80060d6 <USBH_Get_StringDesc>
 8005852:	b9e8      	cbnz	r0, 8005890 <USBH_HandleEnum+0x16a>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8005854:	2307      	movs	r3, #7
 8005856:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8005858:	2501      	movs	r5, #1
 800585a:	e776      	b.n	800574a <USBH_HandleEnum+0x24>
    if (phost->device.DevDesc.iSerialNumber != 0U)
 800585c:	f890 1332 	ldrb.w	r1, [r0, #818]	; 0x332
 8005860:	b909      	cbnz	r1, 8005866 <USBH_HandleEnum+0x140>
      Status = USBH_OK;
 8005862:	2500      	movs	r5, #0
 8005864:	e771      	b.n	800574a <USBH_HandleEnum+0x24>
      if ( USBH_Get_StringDesc(phost,
 8005866:	23ff      	movs	r3, #255	; 0xff
 8005868:	f500 728e 	add.w	r2, r0, #284	; 0x11c
 800586c:	f000 fc33 	bl	80060d6 <USBH_Get_StringDesc>
 8005870:	4605      	mov	r5, r0
 8005872:	2800      	cmp	r0, #0
 8005874:	f43f af69 	beq.w	800574a <USBH_HandleEnum+0x24>
  USBH_StatusTypeDef Status = USBH_BUSY;
 8005878:	2501      	movs	r5, #1
 800587a:	e766      	b.n	800574a <USBH_HandleEnum+0x24>
 800587c:	2501      	movs	r5, #1
 800587e:	e764      	b.n	800574a <USBH_HandleEnum+0x24>
 8005880:	2501      	movs	r5, #1
 8005882:	e762      	b.n	800574a <USBH_HandleEnum+0x24>
 8005884:	2501      	movs	r5, #1
 8005886:	e760      	b.n	800574a <USBH_HandleEnum+0x24>
 8005888:	2501      	movs	r5, #1
 800588a:	e75e      	b.n	800574a <USBH_HandleEnum+0x24>
 800588c:	2501      	movs	r5, #1
 800588e:	e75c      	b.n	800574a <USBH_HandleEnum+0x24>
 8005890:	2501      	movs	r5, #1
 8005892:	e75a      	b.n	800574a <USBH_HandleEnum+0x24>

08005894 <USBH_Init>:
  if(phost == NULL)
 8005894:	b198      	cbz	r0, 80058be <USBH_Init+0x2a>
{
 8005896:	b538      	push	{r3, r4, r5, lr}
 8005898:	4604      	mov	r4, r0
 800589a:	460d      	mov	r5, r1
  phost->id = id;
 800589c:	f880 23c0 	strb.w	r2, [r0, #960]	; 0x3c0
  phost->pActiveClass = NULL;
 80058a0:	2300      	movs	r3, #0
 80058a2:	f8c0 3378 	str.w	r3, [r0, #888]	; 0x378
  phost->ClassNumber = 0U;
 80058a6:	f8c0 337c 	str.w	r3, [r0, #892]	; 0x37c
  DeInitStateMachine(phost);
 80058aa:	f7ff ff0a 	bl	80056c2 <DeInitStateMachine>
  if(pUsrFunc != NULL)
 80058ae:	b10d      	cbz	r5, 80058b4 <USBH_Init+0x20>
    phost->pUser = pUsrFunc;
 80058b0:	f8c4 53c8 	str.w	r5, [r4, #968]	; 0x3c8
  USBH_LL_Init(phost);
 80058b4:	4620      	mov	r0, r4
 80058b6:	f001 fa90 	bl	8006dda <USBH_LL_Init>
  return USBH_OK;
 80058ba:	2000      	movs	r0, #0
 80058bc:	bd38      	pop	{r3, r4, r5, pc}
    return USBH_FAIL;
 80058be:	2002      	movs	r0, #2
 80058c0:	4770      	bx	lr

080058c2 <USBH_DeInit>:
{
 80058c2:	b510      	push	{r4, lr}
 80058c4:	4604      	mov	r4, r0
  DeInitStateMachine(phost);
 80058c6:	f7ff fefc 	bl	80056c2 <DeInitStateMachine>
  if (phost->pData != NULL)
 80058ca:	f8d4 33c4 	ldr.w	r3, [r4, #964]	; 0x3c4
 80058ce:	b113      	cbz	r3, 80058d6 <USBH_DeInit+0x14>
    USBH_LL_Stop(phost);
 80058d0:	4620      	mov	r0, r4
 80058d2:	f001 fb1f 	bl	8006f14 <USBH_LL_Stop>
}
 80058d6:	2000      	movs	r0, #0
 80058d8:	bd10      	pop	{r4, pc}

080058da <USBH_RegisterClass>:
  if(pclass != 0)
 80058da:	460a      	mov	r2, r1
 80058dc:	b169      	cbz	r1, 80058fa <USBH_RegisterClass+0x20>
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80058de:	f8d0 337c 	ldr.w	r3, [r0, #892]	; 0x37c
 80058e2:	b10b      	cbz	r3, 80058e8 <USBH_RegisterClass+0xe>
      status = USBH_FAIL;
 80058e4:	2002      	movs	r0, #2
}
 80058e6:	4770      	bx	lr
      phost->pClass[phost->ClassNumber++] = pclass;
 80058e8:	1c59      	adds	r1, r3, #1
 80058ea:	f8c0 137c 	str.w	r1, [r0, #892]	; 0x37c
 80058ee:	33dc      	adds	r3, #220	; 0xdc
 80058f0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80058f4:	6042      	str	r2, [r0, #4]
      status = USBH_OK;
 80058f6:	2000      	movs	r0, #0
 80058f8:	4770      	bx	lr
    status = USBH_FAIL;
 80058fa:	2002      	movs	r0, #2
 80058fc:	4770      	bx	lr

080058fe <USBH_SelectInterface>:
  if(interface < phost->device.CfgDesc.bNumInterfaces)
 80058fe:	f890 3338 	ldrb.w	r3, [r0, #824]	; 0x338
 8005902:	428b      	cmp	r3, r1
 8005904:	d801      	bhi.n	800590a <USBH_SelectInterface+0xc>
    status = USBH_FAIL;
 8005906:	2002      	movs	r0, #2
}
 8005908:	4770      	bx	lr
    phost->device.current_interface = interface;
 800590a:	f880 1320 	strb.w	r1, [r0, #800]	; 0x320
  USBH_StatusTypeDef   status = USBH_OK;
 800590e:	2000      	movs	r0, #0
 8005910:	4770      	bx	lr

08005912 <USBH_GetActiveClass>:
}
 8005912:	f890 0343 	ldrb.w	r0, [r0, #835]	; 0x343
 8005916:	4770      	bx	lr

08005918 <USBH_FindInterface>:
{
 8005918:	b470      	push	{r4, r5, r6}
 800591a:	4606      	mov	r6, r0
  uint8_t                        if_ix = 0U;
 800591c:	2000      	movs	r0, #0
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800591e:	e00a      	b.n	8005936 <USBH_FindInterface+0x1e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8005920:	241a      	movs	r4, #26
 8005922:	fb04 6405 	mla	r4, r4, r5, r6
 8005926:	f894 4344 	ldrb.w	r4, [r4, #836]	; 0x344
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800592a:	4294      	cmp	r4, r2
 800592c:	d010      	beq.n	8005950 <USBH_FindInterface+0x38>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800592e:	2aff      	cmp	r2, #255	; 0xff
 8005930:	d00e      	beq.n	8005950 <USBH_FindInterface+0x38>
    if_ix++;
 8005932:	1c44      	adds	r4, r0, #1
 8005934:	b2e0      	uxtb	r0, r4
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005936:	2801      	cmp	r0, #1
 8005938:	d814      	bhi.n	8005964 <USBH_FindInterface+0x4c>
    pif = &pcfg->Itf_Desc[if_ix];
 800593a:	4605      	mov	r5, r0
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800593c:	241a      	movs	r4, #26
 800593e:	fb04 6400 	mla	r4, r4, r0, r6
 8005942:	f894 4343 	ldrb.w	r4, [r4, #835]	; 0x343
 8005946:	428c      	cmp	r4, r1
 8005948:	d0ea      	beq.n	8005920 <USBH_FindInterface+0x8>
 800594a:	29ff      	cmp	r1, #255	; 0xff
 800594c:	d1f1      	bne.n	8005932 <USBH_FindInterface+0x1a>
 800594e:	e7e7      	b.n	8005920 <USBH_FindInterface+0x8>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005950:	241a      	movs	r4, #26
 8005952:	fb04 6505 	mla	r5, r4, r5, r6
 8005956:	f895 4345 	ldrb.w	r4, [r5, #837]	; 0x345
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800595a:	429c      	cmp	r4, r3
 800595c:	d003      	beq.n	8005966 <USBH_FindInterface+0x4e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800595e:	2bff      	cmp	r3, #255	; 0xff
 8005960:	d1e7      	bne.n	8005932 <USBH_FindInterface+0x1a>
 8005962:	e000      	b.n	8005966 <USBH_FindInterface+0x4e>
  return 0xFFU;
 8005964:	20ff      	movs	r0, #255	; 0xff
}
 8005966:	bc70      	pop	{r4, r5, r6}
 8005968:	4770      	bx	lr

0800596a <USBH_FindInterfaceIndex>:
  uint8_t                        if_ix = 0U;
 800596a:	2300      	movs	r3, #0
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800596c:	2b01      	cmp	r3, #1
 800596e:	d817      	bhi.n	80059a0 <USBH_FindInterfaceIndex+0x36>
{
 8005970:	b410      	push	{r4}
    if((pif->bInterfaceNumber == interface_number) && (pif->bAlternateSetting == alt_settings))
 8005972:	241a      	movs	r4, #26
 8005974:	fb04 0403 	mla	r4, r4, r3, r0
 8005978:	f894 4340 	ldrb.w	r4, [r4, #832]	; 0x340
 800597c:	428c      	cmp	r4, r1
 800597e:	d007      	beq.n	8005990 <USBH_FindInterfaceIndex+0x26>
    if_ix++;
 8005980:	3301      	adds	r3, #1
 8005982:	b2db      	uxtb	r3, r3
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005984:	2b01      	cmp	r3, #1
 8005986:	d9f4      	bls.n	8005972 <USBH_FindInterfaceIndex+0x8>
  return 0xFFU;
 8005988:	23ff      	movs	r3, #255	; 0xff
}
 800598a:	4618      	mov	r0, r3
 800598c:	bc10      	pop	{r4}
 800598e:	4770      	bx	lr
    if((pif->bInterfaceNumber == interface_number) && (pif->bAlternateSetting == alt_settings))
 8005990:	241a      	movs	r4, #26
 8005992:	fb04 0403 	mla	r4, r4, r3, r0
 8005996:	f894 4341 	ldrb.w	r4, [r4, #833]	; 0x341
 800599a:	4294      	cmp	r4, r2
 800599c:	d1f0      	bne.n	8005980 <USBH_FindInterfaceIndex+0x16>
 800599e:	e7f4      	b.n	800598a <USBH_FindInterfaceIndex+0x20>
  return 0xFFU;
 80059a0:	23ff      	movs	r3, #255	; 0xff
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	4770      	bx	lr

080059a6 <USBH_Start>:
{
 80059a6:	b510      	push	{r4, lr}
 80059a8:	4604      	mov	r4, r0
  USBH_LL_Start(phost);
 80059aa:	f001 faab 	bl	8006f04 <USBH_LL_Start>
  USBH_LL_DriverVBUS (phost, TRUE);
 80059ae:	2101      	movs	r1, #1
 80059b0:	4620      	mov	r0, r4
 80059b2:	f001 fa57 	bl	8006e64 <USBH_LL_DriverVBUS>
}
 80059b6:	2000      	movs	r0, #0
 80059b8:	bd10      	pop	{r4, pc}

080059ba <USBH_Stop>:
{
 80059ba:	b510      	push	{r4, lr}
 80059bc:	4604      	mov	r4, r0
  USBH_LL_Stop(phost);
 80059be:	f001 faa9 	bl	8006f14 <USBH_LL_Stop>
  USBH_LL_DriverVBUS (phost, FALSE);
 80059c2:	2100      	movs	r1, #0
 80059c4:	4620      	mov	r0, r4
 80059c6:	f001 fa4d 	bl	8006e64 <USBH_LL_DriverVBUS>
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 80059ca:	7921      	ldrb	r1, [r4, #4]
 80059cc:	4620      	mov	r0, r4
 80059ce:	f000 fcc8 	bl	8006362 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 80059d2:	7961      	ldrb	r1, [r4, #5]
 80059d4:	4620      	mov	r0, r4
 80059d6:	f000 fcc4 	bl	8006362 <USBH_FreePipe>
}
 80059da:	2000      	movs	r0, #0
 80059dc:	bd10      	pop	{r4, pc}

080059de <USBH_ReEnumerate>:
{
 80059de:	b510      	push	{r4, lr}
 80059e0:	4604      	mov	r4, r0
  USBH_Stop(phost);
 80059e2:	f7ff ffea 	bl	80059ba <USBH_Stop>
  USBH_Delay(200U);
 80059e6:	20c8      	movs	r0, #200	; 0xc8
 80059e8:	f001 fa77 	bl	8006eda <USBH_Delay>
  DeInitStateMachine(phost);
 80059ec:	4620      	mov	r0, r4
 80059ee:	f7ff fe68 	bl	80056c2 <DeInitStateMachine>
  USBH_Start(phost);
 80059f2:	4620      	mov	r0, r4
 80059f4:	f7ff ffd7 	bl	80059a6 <USBH_Start>
}
 80059f8:	2000      	movs	r0, #0
 80059fa:	bd10      	pop	{r4, pc}

080059fc <USBH_LL_SetTimer>:
  phost->Timer = time;
 80059fc:	f8c0 13bc 	str.w	r1, [r0, #956]	; 0x3bc
 8005a00:	4770      	bx	lr

08005a02 <USBH_LL_IncTimer>:
{
 8005a02:	b508      	push	{r3, lr}
  phost->Timer ++;
 8005a04:	f8d0 33bc 	ldr.w	r3, [r0, #956]	; 0x3bc
 8005a08:	3301      	adds	r3, #1
 8005a0a:	f8c0 33bc 	str.w	r3, [r0, #956]	; 0x3bc
  USBH_HandleSof(phost);
 8005a0e:	f7ff fe7d 	bl	800570c <USBH_HandleSof>
 8005a12:	bd08      	pop	{r3, pc}

08005a14 <USBH_LL_PortEnabled>:
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
  phost->device.PortEnabled = 1U;
 8005a14:	2301      	movs	r3, #1
 8005a16:	f880 331f 	strb.w	r3, [r0, #799]	; 0x31f
 8005a1a:	4770      	bx	lr

08005a1c <USBH_LL_PortDisabled>:
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
  phost->device.PortEnabled = 0U;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	f880 331f 	strb.w	r3, [r0, #799]	; 0x31f
 8005a22:	4770      	bx	lr

08005a24 <USBH_IsPortEnabled>:
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
  return(phost->device.PortEnabled);
}
 8005a24:	f890 031f 	ldrb.w	r0, [r0, #799]	; 0x31f
 8005a28:	4770      	bx	lr

08005a2a <USBH_Process>:
{
 8005a2a:	b530      	push	{r4, r5, lr}
 8005a2c:	b087      	sub	sp, #28
 8005a2e:	4604      	mov	r4, r0
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005a30:	2302      	movs	r3, #2
 8005a32:	f88d 3017 	strb.w	r3, [sp, #23]
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 8005a36:	f7ff fff5 	bl	8005a24 <USBH_IsPortEnabled>
 8005a3a:	b938      	cbnz	r0, 8005a4c <USBH_Process+0x22>
 8005a3c:	7823      	ldrb	r3, [r4, #0]
 8005a3e:	b12b      	cbz	r3, 8005a4c <USBH_Process+0x22>
    if(phost->gState != HOST_DEV_DISCONNECTED)
 8005a40:	7823      	ldrb	r3, [r4, #0]
 8005a42:	b2db      	uxtb	r3, r3
 8005a44:	2b03      	cmp	r3, #3
 8005a46:	d001      	beq.n	8005a4c <USBH_Process+0x22>
      phost->gState = HOST_DEV_DISCONNECTED;
 8005a48:	2303      	movs	r3, #3
 8005a4a:	7023      	strb	r3, [r4, #0]
  switch (phost->gState)
 8005a4c:	7823      	ldrb	r3, [r4, #0]
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	2b0b      	cmp	r3, #11
 8005a52:	d84a      	bhi.n	8005aea <USBH_Process+0xc0>
 8005a54:	e8df f003 	tbb	[pc, r3]
 8005a58:	d01a1306 	.word	0xd01a1306
 8005a5c:	5eb54c49 	.word	0x5eb54c49
 8005a60:	c7837268 	.word	0xc7837268
    if (phost->device.is_connected)
 8005a64:	f894 331e 	ldrb.w	r3, [r4, #798]	; 0x31e
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d03e      	beq.n	8005aea <USBH_Process+0xc0>
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	7023      	strb	r3, [r4, #0]
      USBH_Delay(200U);
 8005a70:	20c8      	movs	r0, #200	; 0xc8
 8005a72:	f001 fa32 	bl	8006eda <USBH_Delay>
      USBH_LL_ResetPort(phost);
 8005a76:	4620      	mov	r0, r4
 8005a78:	f001 fa54 	bl	8006f24 <USBH_LL_ResetPort>
 8005a7c:	e035      	b.n	8005aea <USBH_Process+0xc0>
    if (phost->device.PortEnabled == 1U)
 8005a7e:	f894 331f 	ldrb.w	r3, [r4, #799]	; 0x31f
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d131      	bne.n	8005aea <USBH_Process+0xc0>
      phost->gState = HOST_DEV_ATTACHED;
 8005a86:	2302      	movs	r3, #2
 8005a88:	7023      	strb	r3, [r4, #0]
 8005a8a:	e02e      	b.n	8005aea <USBH_Process+0xc0>
    USBH_Delay(100U);
 8005a8c:	2064      	movs	r0, #100	; 0x64
 8005a8e:	f001 fa24 	bl	8006eda <USBH_Delay>
    phost->device.speed = USBH_LL_GetSpeed(phost);
 8005a92:	4620      	mov	r0, r4
 8005a94:	f001 f9cc 	bl	8006e30 <USBH_LL_GetSpeed>
 8005a98:	f884 031d 	strb.w	r0, [r4, #797]	; 0x31d
    phost->gState = HOST_ENUMERATION;
 8005a9c:	2305      	movs	r3, #5
 8005a9e:	7023      	strb	r3, [r4, #0]
    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 8005aa0:	2100      	movs	r1, #0
 8005aa2:	4620      	mov	r0, r4
 8005aa4:	f000 fc4c 	bl	8006340 <USBH_AllocPipe>
 8005aa8:	7160      	strb	r0, [r4, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 8005aaa:	2180      	movs	r1, #128	; 0x80
 8005aac:	4620      	mov	r0, r4
 8005aae:	f000 fc47 	bl	8006340 <USBH_AllocPipe>
 8005ab2:	4601      	mov	r1, r0
 8005ab4:	7120      	strb	r0, [r4, #4]
    USBH_OpenPipe (phost,
 8005ab6:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 8005aba:	79a2      	ldrb	r2, [r4, #6]
 8005abc:	9202      	str	r2, [sp, #8]
 8005abe:	2500      	movs	r5, #0
 8005ac0:	9501      	str	r5, [sp, #4]
 8005ac2:	f894 231d 	ldrb.w	r2, [r4, #797]	; 0x31d
 8005ac6:	9200      	str	r2, [sp, #0]
 8005ac8:	2280      	movs	r2, #128	; 0x80
 8005aca:	4620      	mov	r0, r4
 8005acc:	f000 fc23 	bl	8006316 <USBH_OpenPipe>
    USBH_OpenPipe (phost,
 8005ad0:	f894 331c 	ldrb.w	r3, [r4, #796]	; 0x31c
 8005ad4:	7961      	ldrb	r1, [r4, #5]
 8005ad6:	79a2      	ldrb	r2, [r4, #6]
 8005ad8:	9202      	str	r2, [sp, #8]
 8005ada:	9501      	str	r5, [sp, #4]
 8005adc:	f894 231d 	ldrb.w	r2, [r4, #797]	; 0x31d
 8005ae0:	9200      	str	r2, [sp, #0]
 8005ae2:	462a      	mov	r2, r5
 8005ae4:	4620      	mov	r0, r4
 8005ae6:	f000 fc16 	bl	8006316 <USBH_OpenPipe>
}
 8005aea:	2000      	movs	r0, #0
 8005aec:	b007      	add	sp, #28
 8005aee:	bd30      	pop	{r4, r5, pc}
    if ( USBH_HandleEnum(phost) == USBH_OK)
 8005af0:	4620      	mov	r0, r4
 8005af2:	f7ff fe18 	bl	8005726 <USBH_HandleEnum>
 8005af6:	2800      	cmp	r0, #0
 8005af8:	d1f7      	bne.n	8005aea <USBH_Process+0xc0>
      phost->device.current_interface = 0U;
 8005afa:	2300      	movs	r3, #0
 8005afc:	f884 3320 	strb.w	r3, [r4, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 8005b00:	f894 3333 	ldrb.w	r3, [r4, #819]	; 0x333
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d002      	beq.n	8005b0e <USBH_Process+0xe4>
        phost->gState  = HOST_INPUT;
 8005b08:	2307      	movs	r3, #7
 8005b0a:	7023      	strb	r3, [r4, #0]
 8005b0c:	e7ed      	b.n	8005aea <USBH_Process+0xc0>
        phost->gState  = HOST_SET_CONFIGURATION;
 8005b0e:	2308      	movs	r3, #8
 8005b10:	7023      	strb	r3, [r4, #0]
 8005b12:	e7ea      	b.n	8005aea <USBH_Process+0xc0>
      if(phost->pUser != NULL)
 8005b14:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d0e6      	beq.n	8005aea <USBH_Process+0xc0>
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8005b1c:	2101      	movs	r1, #1
 8005b1e:	4620      	mov	r0, r4
 8005b20:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8005b22:	2308      	movs	r3, #8
 8005b24:	7023      	strb	r3, [r4, #0]
 8005b26:	e7e0      	b.n	8005aea <USBH_Process+0xc0>
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8005b28:	f894 1339 	ldrb.w	r1, [r4, #825]	; 0x339
 8005b2c:	4620      	mov	r0, r4
 8005b2e:	f000 fafb 	bl	8006128 <USBH_SetCfg>
 8005b32:	2800      	cmp	r0, #0
 8005b34:	d1d9      	bne.n	8005aea <USBH_Process+0xc0>
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 8005b36:	2309      	movs	r3, #9
 8005b38:	7023      	strb	r3, [r4, #0]
 8005b3a:	e7d6      	b.n	8005aea <USBH_Process+0xc0>
    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8005b3c:	f894 333b 	ldrb.w	r3, [r4, #827]	; 0x33b
 8005b40:	f013 0f20 	tst.w	r3, #32
 8005b44:	d102      	bne.n	8005b4c <USBH_Process+0x122>
      phost->gState  = HOST_CHECK_CLASS;
 8005b46:	230a      	movs	r3, #10
 8005b48:	7023      	strb	r3, [r4, #0]
 8005b4a:	e7ce      	b.n	8005aea <USBH_Process+0xc0>
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8005b4c:	2101      	movs	r1, #1
 8005b4e:	4620      	mov	r0, r4
 8005b50:	f000 fb0c 	bl	800616c <USBH_SetFeature>
 8005b54:	2800      	cmp	r0, #0
 8005b56:	d1c8      	bne.n	8005aea <USBH_Process+0xc0>
        phost->gState  = HOST_CHECK_CLASS;
 8005b58:	230a      	movs	r3, #10
 8005b5a:	7023      	strb	r3, [r4, #0]
 8005b5c:	e7c5      	b.n	8005aea <USBH_Process+0xc0>
    if(phost->ClassNumber == 0U)
 8005b5e:	f8d4 337c 	ldr.w	r3, [r4, #892]	; 0x37c
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d0c1      	beq.n	8005aea <USBH_Process+0xc0>
      phost->pActiveClass = NULL;
 8005b66:	2300      	movs	r3, #0
 8005b68:	f8c4 3378 	str.w	r3, [r4, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005b6c:	b14b      	cbz	r3, 8005b82 <USBH_Process+0x158>
      if(phost->pActiveClass != NULL)
 8005b6e:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 8005b72:	b31b      	cbz	r3, 8005bbc <USBH_Process+0x192>
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	4620      	mov	r0, r4
 8005b78:	4798      	blx	r3
 8005b7a:	b1b8      	cbz	r0, 8005bac <USBH_Process+0x182>
          phost->gState  = HOST_ABORT_STATE;
 8005b7c:	230d      	movs	r3, #13
 8005b7e:	7023      	strb	r3, [r4, #0]
 8005b80:	e7b3      	b.n	8005aea <USBH_Process+0xc0>
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8005b82:	f103 02dc 	add.w	r2, r3, #220	; 0xdc
 8005b86:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005b8a:	6852      	ldr	r2, [r2, #4]
 8005b8c:	7911      	ldrb	r1, [r2, #4]
 8005b8e:	f894 2343 	ldrb.w	r2, [r4, #835]	; 0x343
 8005b92:	4291      	cmp	r1, r2
 8005b94:	d002      	beq.n	8005b9c <USBH_Process+0x172>
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005b96:	3301      	adds	r3, #1
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	e7e7      	b.n	8005b6c <USBH_Process+0x142>
          phost->pActiveClass = phost->pClass[idx];
 8005b9c:	f103 02dc 	add.w	r2, r3, #220	; 0xdc
 8005ba0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005ba4:	6852      	ldr	r2, [r2, #4]
 8005ba6:	f8c4 2378 	str.w	r2, [r4, #888]	; 0x378
 8005baa:	e7f4      	b.n	8005b96 <USBH_Process+0x16c>
          phost->gState  = HOST_CLASS_REQUEST;
 8005bac:	2306      	movs	r3, #6
 8005bae:	7023      	strb	r3, [r4, #0]
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8005bb0:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 8005bb4:	2103      	movs	r1, #3
 8005bb6:	4620      	mov	r0, r4
 8005bb8:	4798      	blx	r3
 8005bba:	e796      	b.n	8005aea <USBH_Process+0xc0>
        phost->gState  = HOST_ABORT_STATE;
 8005bbc:	230d      	movs	r3, #13
 8005bbe:	7023      	strb	r3, [r4, #0]
 8005bc0:	e793      	b.n	8005aea <USBH_Process+0xc0>
    if(phost->pActiveClass != NULL)
 8005bc2:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 8005bc6:	b15b      	cbz	r3, 8005be0 <USBH_Process+0x1b6>
      status = phost->pActiveClass->Requests(phost);
 8005bc8:	691b      	ldr	r3, [r3, #16]
 8005bca:	4620      	mov	r0, r4
 8005bcc:	4798      	blx	r3
 8005bce:	f88d 0017 	strb.w	r0, [sp, #23]
      if(status == USBH_OK)
 8005bd2:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d187      	bne.n	8005aea <USBH_Process+0xc0>
        phost->gState  = HOST_CLASS;
 8005bda:	230b      	movs	r3, #11
 8005bdc:	7023      	strb	r3, [r4, #0]
 8005bde:	e784      	b.n	8005aea <USBH_Process+0xc0>
      phost->gState  = HOST_ABORT_STATE;
 8005be0:	230d      	movs	r3, #13
 8005be2:	7023      	strb	r3, [r4, #0]
 8005be4:	e781      	b.n	8005aea <USBH_Process+0xc0>
    if(phost->pActiveClass != NULL)
 8005be6:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	f43f af7d 	beq.w	8005aea <USBH_Process+0xc0>
      phost->pActiveClass->BgndProcess(phost);
 8005bf0:	695b      	ldr	r3, [r3, #20]
 8005bf2:	4620      	mov	r0, r4
 8005bf4:	4798      	blx	r3
 8005bf6:	e778      	b.n	8005aea <USBH_Process+0xc0>
    DeInitStateMachine(phost);
 8005bf8:	4620      	mov	r0, r4
 8005bfa:	f7ff fd62 	bl	80056c2 <DeInitStateMachine>
    if(phost->pActiveClass != NULL)
 8005bfe:	f8d4 3378 	ldr.w	r3, [r4, #888]	; 0x378
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	f43f af71 	beq.w	8005aea <USBH_Process+0xc0>
      phost->pActiveClass->DeInit(phost);
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	4620      	mov	r0, r4
 8005c0c:	4798      	blx	r3
      phost->pActiveClass = NULL;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	f8c4 3378 	str.w	r3, [r4, #888]	; 0x378
 8005c14:	e769      	b.n	8005aea <USBH_Process+0xc0>

08005c16 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 8005c16:	b508      	push	{r3, lr}
  if(phost->gState == HOST_IDLE )
 8005c18:	7803      	ldrb	r3, [r0, #0]
 8005c1a:	b94b      	cbnz	r3, 8005c30 <USBH_LL_Connect+0x1a>
  {
    phost->device.is_connected = 1U;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	f880 331e 	strb.w	r3, [r0, #798]	; 0x31e

    if(phost->pUser != NULL)
 8005c22:	f8d0 33c8 	ldr.w	r3, [r0, #968]	; 0x3c8
 8005c26:	b10b      	cbz	r3, 8005c2c <USBH_LL_Connect+0x16>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 8005c28:	2104      	movs	r1, #4
 8005c2a:	4798      	blx	r3
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
}
 8005c2c:	2000      	movs	r0, #0
 8005c2e:	bd08      	pop	{r3, pc}
    if (phost->device.PortEnabled == 1U)
 8005c30:	f890 331f 	ldrb.w	r3, [r0, #799]	; 0x31f
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d1f9      	bne.n	8005c2c <USBH_LL_Connect+0x16>
      phost->gState = HOST_DEV_ATTACHED;
 8005c38:	2302      	movs	r3, #2
 8005c3a:	7003      	strb	r3, [r0, #0]
 8005c3c:	e7f6      	b.n	8005c2c <USBH_LL_Connect+0x16>

08005c3e <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8005c3e:	b510      	push	{r4, lr}
 8005c40:	4604      	mov	r4, r0
  /*Stop Host */
  USBH_LL_Stop(phost);
 8005c42:	f001 f967 	bl	8006f14 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 8005c46:	7921      	ldrb	r1, [r4, #4]
 8005c48:	4620      	mov	r0, r4
 8005c4a:	f000 fb8a 	bl	8006362 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 8005c4e:	7961      	ldrb	r1, [r4, #5]
 8005c50:	4620      	mov	r0, r4
 8005c52:	f000 fb86 	bl	8006362 <USBH_FreePipe>

  phost->device.is_connected = 0U;
 8005c56:	2300      	movs	r3, #0
 8005c58:	f884 331e 	strb.w	r3, [r4, #798]	; 0x31e

  if(phost->pUser != NULL)
 8005c5c:	f8d4 33c8 	ldr.w	r3, [r4, #968]	; 0x3c8
 8005c60:	b113      	cbz	r3, 8005c68 <USBH_LL_Disconnect+0x2a>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 8005c62:	2105      	movs	r1, #5
 8005c64:	4620      	mov	r0, r4
 8005c66:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8005c68:	4620      	mov	r0, r4
 8005c6a:	f001 f94b 	bl	8006f04 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 8005c6e:	2303      	movs	r3, #3
 8005c70:	7023      	strb	r3, [r4, #0]
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
}
 8005c72:	2000      	movs	r0, #0
 8005c74:	bd10      	pop	{r4, pc}

08005c76 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 8005c76:	b410      	push	{r4}
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 8005c78:	780b      	ldrb	r3, [r1, #0]
 8005c7a:	7003      	strb	r3, [r0, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 8005c7c:	784b      	ldrb	r3, [r1, #1]
 8005c7e:	7043      	strb	r3, [r0, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 8005c80:	788b      	ldrb	r3, [r1, #2]
 8005c82:	78cc      	ldrb	r4, [r1, #3]
 8005c84:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8005c88:	8043      	strh	r3, [r0, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 8005c8a:	790b      	ldrb	r3, [r1, #4]
 8005c8c:	7103      	strb	r3, [r0, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 8005c8e:	794b      	ldrb	r3, [r1, #5]
 8005c90:	7143      	strb	r3, [r0, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 8005c92:	798b      	ldrb	r3, [r1, #6]
 8005c94:	7183      	strb	r3, [r0, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 8005c96:	79cb      	ldrb	r3, [r1, #7]
 8005c98:	71c3      	strb	r3, [r0, #7]

  if (length > 8U)
 8005c9a:	2a08      	cmp	r2, #8
 8005c9c:	d916      	bls.n	8005ccc <USBH_ParseDevDesc+0x56>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 8005c9e:	7a0b      	ldrb	r3, [r1, #8]
 8005ca0:	7a4a      	ldrb	r2, [r1, #9]
 8005ca2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005ca6:	8103      	strh	r3, [r0, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 8005ca8:	7a8b      	ldrb	r3, [r1, #10]
 8005caa:	7aca      	ldrb	r2, [r1, #11]
 8005cac:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005cb0:	8143      	strh	r3, [r0, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 8005cb2:	7b0b      	ldrb	r3, [r1, #12]
 8005cb4:	7b4a      	ldrb	r2, [r1, #13]
 8005cb6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005cba:	8183      	strh	r3, [r0, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 8005cbc:	7b8b      	ldrb	r3, [r1, #14]
 8005cbe:	7383      	strb	r3, [r0, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 8005cc0:	7bcb      	ldrb	r3, [r1, #15]
 8005cc2:	73c3      	strb	r3, [r0, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 8005cc4:	7c0b      	ldrb	r3, [r1, #16]
 8005cc6:	7403      	strb	r3, [r0, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 8005cc8:	7c4b      	ldrb	r3, [r1, #17]
 8005cca:	7443      	strb	r3, [r0, #17]
  }
}
 8005ccc:	bc10      	pop	{r4}
 8005cce:	4770      	bx	lr

08005cd0 <USBH_ParseInterfaceDesc>:
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8005cd0:	780b      	ldrb	r3, [r1, #0]
 8005cd2:	7003      	strb	r3, [r0, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 8005cd4:	784b      	ldrb	r3, [r1, #1]
 8005cd6:	7043      	strb	r3, [r0, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 8005cd8:	788b      	ldrb	r3, [r1, #2]
 8005cda:	7083      	strb	r3, [r0, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 8005cdc:	78cb      	ldrb	r3, [r1, #3]
 8005cde:	70c3      	strb	r3, [r0, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 8005ce0:	790b      	ldrb	r3, [r1, #4]
 8005ce2:	7103      	strb	r3, [r0, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 8005ce4:	794b      	ldrb	r3, [r1, #5]
 8005ce6:	7143      	strb	r3, [r0, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8005ce8:	798b      	ldrb	r3, [r1, #6]
 8005cea:	7183      	strb	r3, [r0, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 8005cec:	79cb      	ldrb	r3, [r1, #7]
 8005cee:	71c3      	strb	r3, [r0, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8005cf0:	7a0b      	ldrb	r3, [r1, #8]
 8005cf2:	7203      	strb	r3, [r0, #8]
 8005cf4:	4770      	bx	lr

08005cf6 <USBH_ParseEPDesc>:
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 8005cf6:	780b      	ldrb	r3, [r1, #0]
 8005cf8:	7003      	strb	r3, [r0, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 8005cfa:	784b      	ldrb	r3, [r1, #1]
 8005cfc:	7043      	strb	r3, [r0, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 8005cfe:	788b      	ldrb	r3, [r1, #2]
 8005d00:	7083      	strb	r3, [r0, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 8005d02:	78cb      	ldrb	r3, [r1, #3]
 8005d04:	70c3      	strb	r3, [r0, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 8005d06:	790b      	ldrb	r3, [r1, #4]
 8005d08:	794a      	ldrb	r2, [r1, #5]
 8005d0a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005d0e:	8083      	strh	r3, [r0, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 8005d10:	798b      	ldrb	r3, [r1, #6]
 8005d12:	7183      	strb	r3, [r0, #6]
 8005d14:	4770      	bx	lr

08005d16 <USBH_ParseStringDesc>:
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8005d16:	7843      	ldrb	r3, [r0, #1]
 8005d18:	2b03      	cmp	r3, #3
 8005d1a:	d000      	beq.n	8005d1e <USBH_ParseStringDesc+0x8>
      *pdest =  psrc[idx];
      pdest++;
    }
    *pdest = 0U; /* mark end of string */
  }
}
 8005d1c:	4770      	bx	lr
{
 8005d1e:	b410      	push	{r4}
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8005d20:	7804      	ldrb	r4, [r0, #0]
 8005d22:	3c02      	subs	r4, #2
 8005d24:	42a2      	cmp	r2, r4
 8005d26:	bf28      	it	cs
 8005d28:	4622      	movcs	r2, r4
 8005d2a:	b294      	uxth	r4, r2
    for (idx = 0U; idx < strlength; idx += 2U)
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	e005      	b.n	8005d3c <USBH_ParseStringDesc+0x26>
      *pdest =  psrc[idx];
 8005d30:	18c2      	adds	r2, r0, r3
 8005d32:	7892      	ldrb	r2, [r2, #2]
 8005d34:	f801 2b01 	strb.w	r2, [r1], #1
    for (idx = 0U; idx < strlength; idx += 2U)
 8005d38:	3302      	adds	r3, #2
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	42a3      	cmp	r3, r4
 8005d3e:	d3f7      	bcc.n	8005d30 <USBH_ParseStringDesc+0x1a>
    *pdest = 0U; /* mark end of string */
 8005d40:	2300      	movs	r3, #0
 8005d42:	700b      	strb	r3, [r1, #0]
}
 8005d44:	bc10      	pop	{r4}
 8005d46:	e7e9      	b.n	8005d1c <USBH_ParseStringDesc+0x6>

08005d48 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 8005d48:	b530      	push	{r4, r5, lr}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	4604      	mov	r4, r0
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;

  switch (phost->Control.state)
 8005d4e:	7e03      	ldrb	r3, [r0, #24]
 8005d50:	3b01      	subs	r3, #1
 8005d52:	2b0a      	cmp	r3, #10
 8005d54:	f200 80da 	bhi.w	8005f0c <USBH_HandleControl+0x1c4>
 8005d58:	e8df f003 	tbb	[pc, r3]
 8005d5c:	43371006 	.word	0x43371006
 8005d60:	8c806456 	.word	0x8c806456
 8005d64:	ad9f      	.short	0xad9f
 8005d66:	c4          	.byte	0xc4
 8005d67:	00          	.byte	0x00
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8005d68:	7942      	ldrb	r2, [r0, #5]
 8005d6a:	f100 0110 	add.w	r1, r0, #16
 8005d6e:	f000 fa20 	bl	80061b2 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 8005d72:	2302      	movs	r3, #2
 8005d74:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005d76:	2001      	movs	r0, #1

  default:
    break;
  }
  return status;
}
 8005d78:	b003      	add	sp, #12
 8005d7a:	bd30      	pop	{r4, r5, pc}
    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8005d7c:	7941      	ldrb	r1, [r0, #5]
 8005d7e:	f001 f86b 	bl	8006e58 <USBH_LL_GetURBState>
    if(URB_Status == USBH_URB_DONE)
 8005d82:	2801      	cmp	r0, #1
 8005d84:	d005      	beq.n	8005d92 <USBH_HandleControl+0x4a>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8005d86:	2804      	cmp	r0, #4
 8005d88:	d01b      	beq.n	8005dc2 <USBH_HandleControl+0x7a>
 8005d8a:	2802      	cmp	r0, #2
 8005d8c:	d019      	beq.n	8005dc2 <USBH_HandleControl+0x7a>
  USBH_StatusTypeDef status = USBH_BUSY;
 8005d8e:	2001      	movs	r0, #1
 8005d90:	e7f2      	b.n	8005d78 <USBH_HandleControl+0x30>
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8005d92:	7c22      	ldrb	r2, [r4, #16]
      if (phost->Control.setup.b.wLength.w != 0U)
 8005d94:	8ae3      	ldrh	r3, [r4, #22]
 8005d96:	b14b      	cbz	r3, 8005dac <USBH_HandleControl+0x64>
        if (direction == USB_D2H)
 8005d98:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005d9c:	d103      	bne.n	8005da6 <USBH_HandleControl+0x5e>
          phost->Control.state = CTRL_DATA_OUT;
 8005d9e:	2305      	movs	r3, #5
 8005da0:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005da2:	2001      	movs	r0, #1
 8005da4:	e7e8      	b.n	8005d78 <USBH_HandleControl+0x30>
          phost->Control.state = CTRL_DATA_IN;
 8005da6:	2303      	movs	r3, #3
 8005da8:	7623      	strb	r3, [r4, #24]
 8005daa:	e7e5      	b.n	8005d78 <USBH_HandleControl+0x30>
        if (direction == USB_D2H)
 8005dac:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005db0:	d103      	bne.n	8005dba <USBH_HandleControl+0x72>
          phost->Control.state = CTRL_STATUS_IN;
 8005db2:	2307      	movs	r3, #7
 8005db4:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005db6:	2001      	movs	r0, #1
 8005db8:	e7de      	b.n	8005d78 <USBH_HandleControl+0x30>
          phost->Control.state = CTRL_STATUS_OUT;
 8005dba:	2309      	movs	r3, #9
 8005dbc:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005dbe:	2001      	movs	r0, #1
 8005dc0:	e7da      	b.n	8005d78 <USBH_HandleControl+0x30>
        phost->Control.state = CTRL_ERROR;
 8005dc2:	230b      	movs	r3, #11
 8005dc4:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005dc6:	2001      	movs	r0, #1
 8005dc8:	e7d6      	b.n	8005d78 <USBH_HandleControl+0x30>
    phost->Control.timer = (uint16_t)phost->Timer;
 8005dca:	f8d0 33bc 	ldr.w	r3, [r0, #956]	; 0x3bc
 8005dce:	81c3      	strh	r3, [r0, #14]
    USBH_CtlReceiveData(phost,
 8005dd0:	7903      	ldrb	r3, [r0, #4]
 8005dd2:	8982      	ldrh	r2, [r0, #12]
 8005dd4:	6881      	ldr	r1, [r0, #8]
 8005dd6:	f000 fa13 	bl	8006200 <USBH_CtlReceiveData>
    phost->Control.state = CTRL_DATA_IN_WAIT;
 8005dda:	2304      	movs	r3, #4
 8005ddc:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005dde:	2001      	movs	r0, #1
    break;
 8005de0:	e7ca      	b.n	8005d78 <USBH_HandleControl+0x30>
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8005de2:	7901      	ldrb	r1, [r0, #4]
 8005de4:	f001 f838 	bl	8006e58 <USBH_LL_GetURBState>
    if  (URB_Status == USBH_URB_DONE)
 8005de8:	2801      	cmp	r0, #1
 8005dea:	d006      	beq.n	8005dfa <USBH_HandleControl+0xb2>
    if  (URB_Status == USBH_URB_STALL)
 8005dec:	2805      	cmp	r0, #5
 8005dee:	f000 808f 	beq.w	8005f10 <USBH_HandleControl+0x1c8>
      if (URB_Status == USBH_URB_ERROR)
 8005df2:	2804      	cmp	r0, #4
 8005df4:	d004      	beq.n	8005e00 <USBH_HandleControl+0xb8>
  USBH_StatusTypeDef status = USBH_BUSY;
 8005df6:	2001      	movs	r0, #1
 8005df8:	e7be      	b.n	8005d78 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_STATUS_OUT;
 8005dfa:	2309      	movs	r3, #9
 8005dfc:	7623      	strb	r3, [r4, #24]
 8005dfe:	e7f5      	b.n	8005dec <USBH_HandleControl+0xa4>
        phost->Control.state = CTRL_ERROR;
 8005e00:	230b      	movs	r3, #11
 8005e02:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005e04:	2001      	movs	r0, #1
 8005e06:	e7b7      	b.n	8005d78 <USBH_HandleControl+0x30>
    USBH_CtlSendData (phost,
 8005e08:	7943      	ldrb	r3, [r0, #5]
 8005e0a:	8982      	ldrh	r2, [r0, #12]
 8005e0c:	2501      	movs	r5, #1
 8005e0e:	9500      	str	r5, [sp, #0]
 8005e10:	6881      	ldr	r1, [r0, #8]
 8005e12:	f000 f9df 	bl	80061d4 <USBH_CtlSendData>
     phost->Control.timer = (uint16_t)phost->Timer;
 8005e16:	f8d4 33bc 	ldr.w	r3, [r4, #956]	; 0x3bc
 8005e1a:	81e3      	strh	r3, [r4, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 8005e1c:	2306      	movs	r3, #6
 8005e1e:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005e20:	4628      	mov	r0, r5
    break;
 8005e22:	e7a9      	b.n	8005d78 <USBH_HandleControl+0x30>
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8005e24:	7941      	ldrb	r1, [r0, #5]
 8005e26:	f001 f817 	bl	8006e58 <USBH_LL_GetURBState>
    if  (URB_Status == USBH_URB_DONE)
 8005e2a:	2801      	cmp	r0, #1
 8005e2c:	d007      	beq.n	8005e3e <USBH_HandleControl+0xf6>
    else if  (URB_Status == USBH_URB_STALL)
 8005e2e:	2805      	cmp	r0, #5
 8005e30:	d008      	beq.n	8005e44 <USBH_HandleControl+0xfc>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8005e32:	2802      	cmp	r0, #2
 8005e34:	d00a      	beq.n	8005e4c <USBH_HandleControl+0x104>
      if (URB_Status == USBH_URB_ERROR)
 8005e36:	2804      	cmp	r0, #4
 8005e38:	d00c      	beq.n	8005e54 <USBH_HandleControl+0x10c>
  USBH_StatusTypeDef status = USBH_BUSY;
 8005e3a:	2001      	movs	r0, #1
 8005e3c:	e79c      	b.n	8005d78 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_STATUS_IN;
 8005e3e:	2307      	movs	r3, #7
 8005e40:	7623      	strb	r3, [r4, #24]
 8005e42:	e799      	b.n	8005d78 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_STALLED;
 8005e44:	230c      	movs	r3, #12
 8005e46:	7623      	strb	r3, [r4, #24]
      status = USBH_NOT_SUPPORTED;
 8005e48:	2003      	movs	r0, #3
 8005e4a:	e795      	b.n	8005d78 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_DATA_OUT;
 8005e4c:	2305      	movs	r3, #5
 8005e4e:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005e50:	2001      	movs	r0, #1
 8005e52:	e791      	b.n	8005d78 <USBH_HandleControl+0x30>
        phost->Control.state = CTRL_ERROR;
 8005e54:	230b      	movs	r3, #11
 8005e56:	7623      	strb	r3, [r4, #24]
        status = USBH_FAIL;
 8005e58:	2002      	movs	r0, #2
 8005e5a:	e78d      	b.n	8005d78 <USBH_HandleControl+0x30>
    USBH_CtlReceiveData (phost,
 8005e5c:	7903      	ldrb	r3, [r0, #4]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	4611      	mov	r1, r2
 8005e62:	f000 f9cd 	bl	8006200 <USBH_CtlReceiveData>
    phost->Control.timer = (uint16_t)phost->Timer;
 8005e66:	f8d4 33bc 	ldr.w	r3, [r4, #956]	; 0x3bc
 8005e6a:	81e3      	strh	r3, [r4, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 8005e6c:	2308      	movs	r3, #8
 8005e6e:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005e70:	2001      	movs	r0, #1
    break;
 8005e72:	e781      	b.n	8005d78 <USBH_HandleControl+0x30>
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8005e74:	7901      	ldrb	r1, [r0, #4]
 8005e76:	f000 ffef 	bl	8006e58 <USBH_LL_GetURBState>
    if  ( URB_Status == USBH_URB_DONE)
 8005e7a:	2801      	cmp	r0, #1
 8005e7c:	d005      	beq.n	8005e8a <USBH_HandleControl+0x142>
    else if (URB_Status == USBH_URB_ERROR)
 8005e7e:	2804      	cmp	r0, #4
 8005e80:	d007      	beq.n	8005e92 <USBH_HandleControl+0x14a>
      if(URB_Status == USBH_URB_STALL)
 8005e82:	2805      	cmp	r0, #5
 8005e84:	d046      	beq.n	8005f14 <USBH_HandleControl+0x1cc>
  USBH_StatusTypeDef status = USBH_BUSY;
 8005e86:	2001      	movs	r0, #1
 8005e88:	e776      	b.n	8005d78 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_COMPLETE;
 8005e8a:	230d      	movs	r3, #13
 8005e8c:	7623      	strb	r3, [r4, #24]
      status = USBH_OK;
 8005e8e:	2000      	movs	r0, #0
 8005e90:	e772      	b.n	8005d78 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_ERROR;
 8005e92:	230b      	movs	r3, #11
 8005e94:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005e96:	2001      	movs	r0, #1
 8005e98:	e76e      	b.n	8005d78 <USBH_HandleControl+0x30>
    USBH_CtlSendData (phost,
 8005e9a:	7943      	ldrb	r3, [r0, #5]
 8005e9c:	2501      	movs	r5, #1
 8005e9e:	9500      	str	r5, [sp, #0]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	4611      	mov	r1, r2
 8005ea4:	f000 f996 	bl	80061d4 <USBH_CtlSendData>
     phost->Control.timer = (uint16_t)phost->Timer;
 8005ea8:	f8d4 33bc 	ldr.w	r3, [r4, #956]	; 0x3bc
 8005eac:	81e3      	strh	r3, [r4, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8005eae:	230a      	movs	r3, #10
 8005eb0:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005eb2:	4628      	mov	r0, r5
    break;
 8005eb4:	e760      	b.n	8005d78 <USBH_HandleControl+0x30>
    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8005eb6:	7941      	ldrb	r1, [r0, #5]
 8005eb8:	f000 ffce 	bl	8006e58 <USBH_LL_GetURBState>
    if  (URB_Status == USBH_URB_DONE)
 8005ebc:	2801      	cmp	r0, #1
 8005ebe:	d005      	beq.n	8005ecc <USBH_HandleControl+0x184>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8005ec0:	2802      	cmp	r0, #2
 8005ec2:	d007      	beq.n	8005ed4 <USBH_HandleControl+0x18c>
      if (URB_Status == USBH_URB_ERROR)
 8005ec4:	2804      	cmp	r0, #4
 8005ec6:	d009      	beq.n	8005edc <USBH_HandleControl+0x194>
  USBH_StatusTypeDef status = USBH_BUSY;
 8005ec8:	2001      	movs	r0, #1
 8005eca:	e755      	b.n	8005d78 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_COMPLETE;
 8005ecc:	230d      	movs	r3, #13
 8005ece:	7623      	strb	r3, [r4, #24]
      status = USBH_OK;
 8005ed0:	2000      	movs	r0, #0
 8005ed2:	e751      	b.n	8005d78 <USBH_HandleControl+0x30>
      phost->Control.state = CTRL_STATUS_OUT;
 8005ed4:	2309      	movs	r3, #9
 8005ed6:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005ed8:	2001      	movs	r0, #1
 8005eda:	e74d      	b.n	8005d78 <USBH_HandleControl+0x30>
        phost->Control.state = CTRL_ERROR;
 8005edc:	230b      	movs	r3, #11
 8005ede:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005ee0:	2001      	movs	r0, #1
 8005ee2:	e749      	b.n	8005d78 <USBH_HandleControl+0x30>
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8005ee4:	7e43      	ldrb	r3, [r0, #25]
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	7643      	strb	r3, [r0, #25]
 8005eec:	2b02      	cmp	r3, #2
 8005eee:	d907      	bls.n	8005f00 <USBH_HandleControl+0x1b8>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8005ef0:	f8d0 33c8 	ldr.w	r3, [r0, #968]	; 0x3c8
 8005ef4:	2106      	movs	r1, #6
 8005ef6:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	7663      	strb	r3, [r4, #25]
      status = USBH_FAIL;
 8005efc:	2002      	movs	r0, #2
 8005efe:	e73b      	b.n	8005d78 <USBH_HandleControl+0x30>
      USBH_LL_Stop(phost);
 8005f00:	f001 f808 	bl	8006f14 <USBH_LL_Stop>
      phost->Control.state = CTRL_SETUP;
 8005f04:	2001      	movs	r0, #1
 8005f06:	7620      	strb	r0, [r4, #24]
      phost->RequestState = CMD_SEND;
 8005f08:	70a0      	strb	r0, [r4, #2]
 8005f0a:	e735      	b.n	8005d78 <USBH_HandleControl+0x30>
  USBH_StatusTypeDef status = USBH_BUSY;
 8005f0c:	2001      	movs	r0, #1
 8005f0e:	e733      	b.n	8005d78 <USBH_HandleControl+0x30>
      status = USBH_NOT_SUPPORTED;
 8005f10:	2003      	movs	r0, #3
 8005f12:	e731      	b.n	8005d78 <USBH_HandleControl+0x30>
        status = USBH_NOT_SUPPORTED;
 8005f14:	2003      	movs	r0, #3
 8005f16:	e72f      	b.n	8005d78 <USBH_HandleControl+0x30>

08005f18 <USBH_GetNextDesc>:
  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8005f18:	7803      	ldrb	r3, [r0, #0]
 8005f1a:	880a      	ldrh	r2, [r1, #0]
 8005f1c:	4413      	add	r3, r2
 8005f1e:	800b      	strh	r3, [r1, #0]
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8005f20:	7803      	ldrb	r3, [r0, #0]
}
 8005f22:	4418      	add	r0, r3
 8005f24:	4770      	bx	lr

08005f26 <USBH_ParseCfgDesc>:
{
 8005f26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f2a:	b082      	sub	sp, #8
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 8005f2c:	780b      	ldrb	r3, [r1, #0]
 8005f2e:	7003      	strb	r3, [r0, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 8005f30:	784b      	ldrb	r3, [r1, #1]
 8005f32:	7043      	strb	r3, [r0, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 8005f34:	788b      	ldrb	r3, [r1, #2]
 8005f36:	78cc      	ldrb	r4, [r1, #3]
 8005f38:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8005f3c:	8043      	strh	r3, [r0, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 8005f3e:	790b      	ldrb	r3, [r1, #4]
 8005f40:	7103      	strb	r3, [r0, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 8005f42:	794b      	ldrb	r3, [r1, #5]
 8005f44:	7143      	strb	r3, [r0, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 8005f46:	798b      	ldrb	r3, [r1, #6]
 8005f48:	7183      	strb	r3, [r0, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 8005f4a:	79cb      	ldrb	r3, [r1, #7]
 8005f4c:	71c3      	strb	r3, [r0, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 8005f4e:	7a0b      	ldrb	r3, [r1, #8]
 8005f50:	7203      	strb	r3, [r0, #8]
  if (length > USB_CONFIGURATION_DESC_SIZE)
 8005f52:	2a09      	cmp	r2, #9
 8005f54:	d945      	bls.n	8005fe2 <USBH_ParseCfgDesc+0xbc>
 8005f56:	4605      	mov	r5, r0
    ptr = USB_LEN_CFG_DESC;
 8005f58:	2309      	movs	r3, #9
 8005f5a:	f8ad 3006 	strh.w	r3, [sp, #6]
  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8005f5e:	460c      	mov	r4, r1
  uint8_t                      if_ix = 0U;
 8005f60:	2600      	movs	r6, #0
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8005f62:	2e01      	cmp	r6, #1
 8005f64:	d83d      	bhi.n	8005fe2 <USBH_ParseCfgDesc+0xbc>
 8005f66:	886a      	ldrh	r2, [r5, #2]
 8005f68:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d938      	bls.n	8005fe2 <USBH_ParseCfgDesc+0xbc>
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8005f70:	f10d 0106 	add.w	r1, sp, #6
 8005f74:	4620      	mov	r0, r4
 8005f76:	f7ff ffcf 	bl	8005f18 <USBH_GetNextDesc>
 8005f7a:	4604      	mov	r4, r0
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8005f7c:	7843      	ldrb	r3, [r0, #1]
 8005f7e:	2b04      	cmp	r3, #4
 8005f80:	d1ef      	bne.n	8005f62 <USBH_ParseCfgDesc+0x3c>
        pif = &cfg_desc->Itf_Desc[if_ix];
 8005f82:	46b0      	mov	r8, r6
 8005f84:	201a      	movs	r0, #26
 8005f86:	fb00 f006 	mul.w	r0, r0, r6
 8005f8a:	3008      	adds	r0, #8
 8005f8c:	4428      	add	r0, r5
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 8005f8e:	4621      	mov	r1, r4
 8005f90:	3002      	adds	r0, #2
 8005f92:	f7ff fe9d 	bl	8005cd0 <USBH_ParseInterfaceDesc>
        ep_ix = 0U;
 8005f96:	2700      	movs	r7, #0
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8005f98:	231a      	movs	r3, #26
 8005f9a:	fb03 5308 	mla	r3, r3, r8, r5
 8005f9e:	7b9b      	ldrb	r3, [r3, #14]
 8005fa0:	429f      	cmp	r7, r3
 8005fa2:	d21b      	bcs.n	8005fdc <USBH_ParseCfgDesc+0xb6>
 8005fa4:	886a      	ldrh	r2, [r5, #2]
 8005fa6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d916      	bls.n	8005fdc <USBH_ParseCfgDesc+0xb6>
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 8005fae:	f10d 0106 	add.w	r1, sp, #6
 8005fb2:	4620      	mov	r0, r4
 8005fb4:	f7ff ffb0 	bl	8005f18 <USBH_GetNextDesc>
 8005fb8:	4604      	mov	r4, r0
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8005fba:	7843      	ldrb	r3, [r0, #1]
 8005fbc:	2b05      	cmp	r3, #5
 8005fbe:	d1eb      	bne.n	8005f98 <USBH_ParseCfgDesc+0x72>
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8005fc0:	3701      	adds	r7, #1
 8005fc2:	201a      	movs	r0, #26
 8005fc4:	fb00 f008 	mul.w	r0, r0, r8
 8005fc8:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
 8005fcc:	3008      	adds	r0, #8
 8005fce:	4428      	add	r0, r5
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 8005fd0:	4621      	mov	r1, r4
 8005fd2:	3004      	adds	r0, #4
 8005fd4:	f7ff fe8f 	bl	8005cf6 <USBH_ParseEPDesc>
            ep_ix++;
 8005fd8:	b2ff      	uxtb	r7, r7
 8005fda:	e7dd      	b.n	8005f98 <USBH_ParseCfgDesc+0x72>
        if_ix++;
 8005fdc:	3601      	adds	r6, #1
 8005fde:	b2f6      	uxtb	r6, r6
 8005fe0:	e7bf      	b.n	8005f62 <USBH_ParseCfgDesc+0x3c>
}
 8005fe2:	b002      	add	sp, #8
 8005fe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005fe8 <USBH_CtlReq>:
  switch (phost->RequestState)
 8005fe8:	7883      	ldrb	r3, [r0, #2]
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d003      	beq.n	8005ff6 <USBH_CtlReq+0xe>
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	d009      	beq.n	8006006 <USBH_CtlReq+0x1e>
  status = USBH_BUSY;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e005      	b.n	8006002 <USBH_CtlReq+0x1a>
    phost->Control.buff = buff;
 8005ff6:	6081      	str	r1, [r0, #8]
    phost->Control.length = length;
 8005ff8:	8182      	strh	r2, [r0, #12]
    phost->Control.state = CTRL_SETUP;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	7603      	strb	r3, [r0, #24]
    phost->RequestState = CMD_WAIT;
 8005ffe:	2202      	movs	r2, #2
 8006000:	7082      	strb	r2, [r0, #2]
}
 8006002:	4618      	mov	r0, r3
 8006004:	4770      	bx	lr
{
 8006006:	b510      	push	{r4, lr}
 8006008:	4604      	mov	r4, r0
    status = USBH_HandleControl(phost);
 800600a:	f7ff fe9d 	bl	8005d48 <USBH_HandleControl>
    if (status == USBH_OK)
 800600e:	4603      	mov	r3, r0
 8006010:	b130      	cbz	r0, 8006020 <USBH_CtlReq+0x38>
    else if (status == USBH_NOT_SUPPORTED)
 8006012:	2803      	cmp	r0, #3
 8006014:	d00a      	beq.n	800602c <USBH_CtlReq+0x44>
      if (status == USBH_FAIL)
 8006016:	2802      	cmp	r0, #2
 8006018:	d106      	bne.n	8006028 <USBH_CtlReq+0x40>
        phost->RequestState = CMD_SEND;
 800601a:	2201      	movs	r2, #1
 800601c:	70a2      	strb	r2, [r4, #2]
 800601e:	e003      	b.n	8006028 <USBH_CtlReq+0x40>
      phost->RequestState = CMD_SEND;
 8006020:	2201      	movs	r2, #1
 8006022:	70a2      	strb	r2, [r4, #2]
      phost->Control.state =CTRL_IDLE;
 8006024:	2200      	movs	r2, #0
 8006026:	7622      	strb	r2, [r4, #24]
}
 8006028:	4618      	mov	r0, r3
 800602a:	bd10      	pop	{r4, pc}
      phost->RequestState = CMD_SEND;
 800602c:	2201      	movs	r2, #1
 800602e:	70a2      	strb	r2, [r4, #2]
      phost->Control.state = CTRL_IDLE;
 8006030:	2200      	movs	r2, #0
 8006032:	7622      	strb	r2, [r4, #24]
 8006034:	e7f8      	b.n	8006028 <USBH_CtlReq+0x40>

08006036 <USBH_GetDescriptor>:
{
 8006036:	b538      	push	{r3, r4, r5, lr}
 8006038:	f8bd 5010 	ldrh.w	r5, [sp, #16]
  if(phost->RequestState == CMD_SEND)
 800603c:	7884      	ldrb	r4, [r0, #2]
 800603e:	2c01      	cmp	r4, #1
 8006040:	d004      	beq.n	800604c <USBH_GetDescriptor+0x16>
  return USBH_CtlReq(phost, buff, length);
 8006042:	462a      	mov	r2, r5
 8006044:	4619      	mov	r1, r3
 8006046:	f7ff ffcf 	bl	8005fe8 <USBH_CtlReq>
}
 800604a:	bd38      	pop	{r3, r4, r5, pc}
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800604c:	f061 047f 	orn	r4, r1, #127	; 0x7f
 8006050:	7404      	strb	r4, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8006052:	2106      	movs	r1, #6
 8006054:	7441      	strb	r1, [r0, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8006056:	8242      	strh	r2, [r0, #18]
    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006058:	f402 447f 	and.w	r4, r2, #65280	; 0xff00
 800605c:	f5b4 7f40 	cmp.w	r4, #768	; 0x300
 8006060:	d003      	beq.n	800606a <USBH_GetDescriptor+0x34>
      phost->Control.setup.b.wIndex.w = 0U;
 8006062:	2200      	movs	r2, #0
 8006064:	8282      	strh	r2, [r0, #20]
    phost->Control.setup.b.wLength.w = length;
 8006066:	82c5      	strh	r5, [r0, #22]
 8006068:	e7eb      	b.n	8006042 <USBH_GetDescriptor+0xc>
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800606a:	f240 4209 	movw	r2, #1033	; 0x409
 800606e:	8282      	strh	r2, [r0, #20]
 8006070:	e7f9      	b.n	8006066 <USBH_GetDescriptor+0x30>

08006072 <USBH_Get_DevDesc>:
{
 8006072:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006074:	b083      	sub	sp, #12
 8006076:	4604      	mov	r4, r0
                                  phost->device.Data,
 8006078:	f500 758e 	add.w	r5, r0, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800607c:	460e      	mov	r6, r1
 800607e:	9100      	str	r1, [sp, #0]
 8006080:	462b      	mov	r3, r5
 8006082:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006086:	2100      	movs	r1, #0
 8006088:	f7ff ffd5 	bl	8006036 <USBH_GetDescriptor>
 800608c:	4607      	mov	r7, r0
 800608e:	b110      	cbz	r0, 8006096 <USBH_Get_DevDesc+0x24>
}
 8006090:	4638      	mov	r0, r7
 8006092:	b003      	add	sp, #12
 8006094:	bdf0      	pop	{r4, r5, r6, r7, pc}
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006096:	4632      	mov	r2, r6
 8006098:	4629      	mov	r1, r5
 800609a:	f204 3022 	addw	r0, r4, #802	; 0x322
 800609e:	f7ff fdea 	bl	8005c76 <USBH_ParseDevDesc>
 80060a2:	e7f5      	b.n	8006090 <USBH_Get_DevDesc+0x1e>

080060a4 <USBH_Get_CfgDesc>:
{
 80060a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060a6:	b083      	sub	sp, #12
 80060a8:	4604      	mov	r4, r0
 80060aa:	460e      	mov	r6, r1
  pData = phost->device.CfgDesc_Raw;
 80060ac:	f100 051c 	add.w	r5, r0, #28
  if((status = USBH_GetDescriptor(phost,
 80060b0:	9100      	str	r1, [sp, #0]
 80060b2:	462b      	mov	r3, r5
 80060b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80060b8:	2100      	movs	r1, #0
 80060ba:	f7ff ffbc 	bl	8006036 <USBH_GetDescriptor>
 80060be:	4607      	mov	r7, r0
 80060c0:	b110      	cbz	r0, 80060c8 <USBH_Get_CfgDesc+0x24>
}
 80060c2:	4638      	mov	r0, r7
 80060c4:	b003      	add	sp, #12
 80060c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 80060c8:	4632      	mov	r2, r6
 80060ca:	4629      	mov	r1, r5
 80060cc:	f504 704d 	add.w	r0, r4, #820	; 0x334
 80060d0:	f7ff ff29 	bl	8005f26 <USBH_ParseCfgDesc>
 80060d4:	e7f5      	b.n	80060c2 <USBH_Get_CfgDesc+0x1e>

080060d6 <USBH_Get_StringDesc>:
{
 80060d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060d8:	b083      	sub	sp, #12
 80060da:	4617      	mov	r7, r2
 80060dc:	461d      	mov	r5, r3
                                  phost->device.Data,
 80060de:	f500 748e 	add.w	r4, r0, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 80060e2:	9300      	str	r3, [sp, #0]
 80060e4:	4623      	mov	r3, r4
 80060e6:	f441 7240 	orr.w	r2, r1, #768	; 0x300
 80060ea:	2100      	movs	r1, #0
 80060ec:	f7ff ffa3 	bl	8006036 <USBH_GetDescriptor>
 80060f0:	4606      	mov	r6, r0
 80060f2:	b110      	cbz	r0, 80060fa <USBH_Get_StringDesc+0x24>
}
 80060f4:	4630      	mov	r0, r6
 80060f6:	b003      	add	sp, #12
 80060f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 80060fa:	462a      	mov	r2, r5
 80060fc:	4639      	mov	r1, r7
 80060fe:	4620      	mov	r0, r4
 8006100:	f7ff fe09 	bl	8005d16 <USBH_ParseStringDesc>
 8006104:	e7f6      	b.n	80060f4 <USBH_Get_StringDesc+0x1e>

08006106 <USBH_SetAddress>:
{
 8006106:	b508      	push	{r3, lr}
  if(phost->RequestState == CMD_SEND)
 8006108:	7883      	ldrb	r3, [r0, #2]
 800610a:	2b01      	cmp	r3, #1
 800610c:	d004      	beq.n	8006118 <USBH_SetAddress+0x12>
  return USBH_CtlReq(phost, 0U, 0U);
 800610e:	2200      	movs	r2, #0
 8006110:	4611      	mov	r1, r2
 8006112:	f7ff ff69 	bl	8005fe8 <USBH_CtlReq>
}
 8006116:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8006118:	2300      	movs	r3, #0
 800611a:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800611c:	2205      	movs	r2, #5
 800611e:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8006120:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006122:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006124:	82c3      	strh	r3, [r0, #22]
 8006126:	e7f2      	b.n	800610e <USBH_SetAddress+0x8>

08006128 <USBH_SetCfg>:
{
 8006128:	b508      	push	{r3, lr}
  if(phost->RequestState == CMD_SEND)
 800612a:	7883      	ldrb	r3, [r0, #2]
 800612c:	2b01      	cmp	r3, #1
 800612e:	d004      	beq.n	800613a <USBH_SetCfg+0x12>
  return USBH_CtlReq(phost, 0U , 0U);
 8006130:	2200      	movs	r2, #0
 8006132:	4611      	mov	r1, r2
 8006134:	f7ff ff58 	bl	8005fe8 <USBH_CtlReq>
}
 8006138:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800613a:	2300      	movs	r3, #0
 800613c:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800613e:	2209      	movs	r2, #9
 8006140:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8006142:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006144:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006146:	82c3      	strh	r3, [r0, #22]
 8006148:	e7f2      	b.n	8006130 <USBH_SetCfg+0x8>

0800614a <USBH_SetInterface>:
{
 800614a:	b508      	push	{r3, lr}
  if(phost->RequestState == CMD_SEND)
 800614c:	7883      	ldrb	r3, [r0, #2]
 800614e:	2b01      	cmp	r3, #1
 8006150:	d004      	beq.n	800615c <USBH_SetInterface+0x12>
  return USBH_CtlReq(phost, 0U , 0U);
 8006152:	2200      	movs	r2, #0
 8006154:	4611      	mov	r1, r2
 8006156:	f7ff ff47 	bl	8005fe8 <USBH_CtlReq>
}
 800615a:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_INTERFACE
 800615c:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_INTERFACE;
 800615e:	230b      	movs	r3, #11
 8006160:	7443      	strb	r3, [r0, #17]
    phost->Control.setup.b.wValue.w = altSetting;
 8006162:	8242      	strh	r2, [r0, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006164:	8281      	strh	r1, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006166:	2300      	movs	r3, #0
 8006168:	82c3      	strh	r3, [r0, #22]
 800616a:	e7f2      	b.n	8006152 <USBH_SetInterface+0x8>

0800616c <USBH_SetFeature>:
{
 800616c:	b508      	push	{r3, lr}
  if(phost->RequestState == CMD_SEND)
 800616e:	7883      	ldrb	r3, [r0, #2]
 8006170:	2b01      	cmp	r3, #1
 8006172:	d004      	beq.n	800617e <USBH_SetFeature+0x12>
  return USBH_CtlReq(phost, 0U, 0U);
 8006174:	2200      	movs	r2, #0
 8006176:	4611      	mov	r1, r2
 8006178:	f7ff ff36 	bl	8005fe8 <USBH_CtlReq>
}
 800617c:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800617e:	2300      	movs	r3, #0
 8006180:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006182:	2203      	movs	r2, #3
 8006184:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006186:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006188:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800618a:	82c3      	strh	r3, [r0, #22]
 800618c:	e7f2      	b.n	8006174 <USBH_SetFeature+0x8>

0800618e <USBH_ClrFeature>:
{
 800618e:	b508      	push	{r3, lr}
  if(phost->RequestState == CMD_SEND)
 8006190:	7883      	ldrb	r3, [r0, #2]
 8006192:	2b01      	cmp	r3, #1
 8006194:	d004      	beq.n	80061a0 <USBH_ClrFeature+0x12>
  return USBH_CtlReq(phost, 0U , 0U);
 8006196:	2200      	movs	r2, #0
 8006198:	4611      	mov	r1, r2
 800619a:	f7ff ff25 	bl	8005fe8 <USBH_CtlReq>
}
 800619e:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80061a0:	2302      	movs	r3, #2
 80061a2:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80061a4:	2301      	movs	r3, #1
 80061a6:	7443      	strb	r3, [r0, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80061a8:	2300      	movs	r3, #0
 80061aa:	8243      	strh	r3, [r0, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80061ac:	8281      	strh	r1, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80061ae:	82c3      	strh	r3, [r0, #22]
 80061b0:	e7f1      	b.n	8006196 <USBH_ClrFeature+0x8>

080061b2 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 80061b2:	b530      	push	{r4, r5, lr}
 80061b4:	b085      	sub	sp, #20
 80061b6:	4615      	mov	r5, r2

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80061b8:	2400      	movs	r4, #0
 80061ba:	9403      	str	r4, [sp, #12]
 80061bc:	2308      	movs	r3, #8
 80061be:	9302      	str	r3, [sp, #8]
 80061c0:	9101      	str	r1, [sp, #4]
 80061c2:	9400      	str	r4, [sp, #0]
 80061c4:	4623      	mov	r3, r4
 80061c6:	4622      	mov	r2, r4
 80061c8:	4629      	mov	r1, r5
 80061ca:	f000 fece 	bl	8006f6a <USBH_LL_SubmitURB>
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
}
 80061ce:	4620      	mov	r0, r4
 80061d0:	b005      	add	sp, #20
 80061d2:	bd30      	pop	{r4, r5, pc}

080061d4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 80061d4:	b530      	push	{r4, r5, lr}
 80061d6:	b085      	sub	sp, #20
 80061d8:	460c      	mov	r4, r1
 80061da:	4619      	mov	r1, r3
 80061dc:	f89d 3020 	ldrb.w	r3, [sp, #32]
  if(phost->device.speed != USBH_SPEED_HIGH)
 80061e0:	f890 531d 	ldrb.w	r5, [r0, #797]	; 0x31d
 80061e4:	b105      	cbz	r5, 80061e8 <USBH_CtlSendData+0x14>
  {
    do_ping = 0U;
 80061e6:	2300      	movs	r3, #0
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80061e8:	9303      	str	r3, [sp, #12]
 80061ea:	9202      	str	r2, [sp, #8]
 80061ec:	9401      	str	r4, [sp, #4]
 80061ee:	2301      	movs	r3, #1
 80061f0:	9300      	str	r3, [sp, #0]
 80061f2:	2300      	movs	r3, #0
 80061f4:	461a      	mov	r2, r3
 80061f6:	f000 feb8 	bl	8006f6a <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
}
 80061fa:	2000      	movs	r0, #0
 80061fc:	b005      	add	sp, #20
 80061fe:	bd30      	pop	{r4, r5, pc}

08006200 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8006200:	b530      	push	{r4, r5, lr}
 8006202:	b085      	sub	sp, #20
 8006204:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006206:	2400      	movs	r4, #0
 8006208:	9403      	str	r4, [sp, #12]
 800620a:	9202      	str	r2, [sp, #8]
 800620c:	9101      	str	r1, [sp, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	9200      	str	r2, [sp, #0]
 8006212:	4623      	mov	r3, r4
 8006214:	4629      	mov	r1, r5
 8006216:	f000 fea8 	bl	8006f6a <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;

}
 800621a:	4620      	mov	r0, r4
 800621c:	b005      	add	sp, #20
 800621e:	bd30      	pop	{r4, r5, pc}

08006220 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 8006220:	b530      	push	{r4, r5, lr}
 8006222:	b085      	sub	sp, #20
 8006224:	460c      	mov	r4, r1
 8006226:	4619      	mov	r1, r3
 8006228:	f89d 3020 	ldrb.w	r3, [sp, #32]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800622c:	f890 531d 	ldrb.w	r5, [r0, #797]	; 0x31d
 8006230:	b105      	cbz	r5, 8006234 <USBH_BulkSendData+0x14>
  {
    do_ping = 0U;
 8006232:	2300      	movs	r3, #0
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006234:	9303      	str	r3, [sp, #12]
 8006236:	9202      	str	r2, [sp, #8]
 8006238:	9401      	str	r4, [sp, #4]
 800623a:	2301      	movs	r3, #1
 800623c:	9300      	str	r3, [sp, #0]
 800623e:	2302      	movs	r3, #2
 8006240:	2200      	movs	r2, #0
 8006242:	f000 fe92 	bl	8006f6a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
}
 8006246:	2000      	movs	r0, #0
 8006248:	b005      	add	sp, #20
 800624a:	bd30      	pop	{r4, r5, pc}

0800624c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800624c:	b530      	push	{r4, r5, lr}
 800624e:	b085      	sub	sp, #20
 8006250:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006252:	2400      	movs	r4, #0
 8006254:	9403      	str	r4, [sp, #12]
 8006256:	9202      	str	r2, [sp, #8]
 8006258:	9101      	str	r1, [sp, #4]
 800625a:	2201      	movs	r2, #1
 800625c:	9200      	str	r2, [sp, #0]
 800625e:	2302      	movs	r3, #2
 8006260:	4629      	mov	r1, r5
 8006262:	f000 fe82 	bl	8006f6a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
}
 8006266:	4620      	mov	r0, r4
 8006268:	b005      	add	sp, #20
 800626a:	bd30      	pop	{r4, r5, pc}

0800626c <USBH_InterruptReceiveData>:
  */
USBH_StatusTypeDef USBH_InterruptReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t length,
                                uint8_t pipe_num)
{
 800626c:	b530      	push	{r4, r5, lr}
 800626e:	b085      	sub	sp, #20
 8006270:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006272:	2400      	movs	r4, #0
 8006274:	9403      	str	r4, [sp, #12]
 8006276:	9202      	str	r2, [sp, #8]
 8006278:	9101      	str	r1, [sp, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	9200      	str	r2, [sp, #0]
 800627e:	2303      	movs	r3, #3
 8006280:	4629      	mov	r1, r5
 8006282:	f000 fe72 	bl	8006f6a <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          (uint16_t)length,     /* data length      */
                          0U);

  return USBH_OK;
}
 8006286:	4620      	mov	r0, r4
 8006288:	b005      	add	sp, #20
 800628a:	bd30      	pop	{r4, r5, pc}

0800628c <USBH_InterruptSendData>:
  */
USBH_StatusTypeDef USBH_InterruptSendData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t length,
                                uint8_t pipe_num)
{
 800628c:	b530      	push	{r4, r5, lr}
 800628e:	b085      	sub	sp, #20
 8006290:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006292:	2400      	movs	r4, #0
 8006294:	9403      	str	r4, [sp, #12]
 8006296:	9202      	str	r2, [sp, #8]
 8006298:	9101      	str	r1, [sp, #4]
 800629a:	2301      	movs	r3, #1
 800629c:	9300      	str	r3, [sp, #0]
 800629e:	2303      	movs	r3, #3
 80062a0:	4622      	mov	r2, r4
 80062a2:	4629      	mov	r1, r5
 80062a4:	f000 fe61 	bl	8006f6a <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          (uint16_t)length,     /* data length      */
                          0U);

  return USBH_OK;
}
 80062a8:	4620      	mov	r0, r4
 80062aa:	b005      	add	sp, #20
 80062ac:	bd30      	pop	{r4, r5, pc}

080062ae <USBH_IsocReceiveData>:
  */
USBH_StatusTypeDef USBH_IsocReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint32_t length,
                                uint8_t pipe_num)
{
 80062ae:	b530      	push	{r4, r5, lr}
 80062b0:	b085      	sub	sp, #20
 80062b2:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80062b4:	2400      	movs	r4, #0
 80062b6:	9403      	str	r4, [sp, #12]
 80062b8:	b292      	uxth	r2, r2
 80062ba:	9202      	str	r2, [sp, #8]
 80062bc:	9101      	str	r1, [sp, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	9200      	str	r2, [sp, #0]
 80062c2:	4613      	mov	r3, r2
 80062c4:	4629      	mov	r1, r5
 80062c6:	f000 fe50 	bl	8006f6a <USBH_LL_SubmitURB>
                          (uint16_t)length,     /* data length      */
                          0U);


  return USBH_OK;
}
 80062ca:	4620      	mov	r0, r4
 80062cc:	b005      	add	sp, #20
 80062ce:	bd30      	pop	{r4, r5, pc}

080062d0 <USBH_IsocSendData>:
  */
USBH_StatusTypeDef USBH_IsocSendData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint32_t length,
                                uint8_t pipe_num)
{
 80062d0:	b530      	push	{r4, r5, lr}
 80062d2:	b085      	sub	sp, #20
 80062d4:	461d      	mov	r5, r3
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80062d6:	2400      	movs	r4, #0
 80062d8:	9403      	str	r4, [sp, #12]
 80062da:	b292      	uxth	r2, r2
 80062dc:	9202      	str	r2, [sp, #8]
 80062de:	9101      	str	r1, [sp, #4]
 80062e0:	2301      	movs	r3, #1
 80062e2:	9300      	str	r3, [sp, #0]
 80062e4:	4622      	mov	r2, r4
 80062e6:	4629      	mov	r1, r5
 80062e8:	f000 fe3f 	bl	8006f6a <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          (uint16_t)length,     /* data length      */
                          0U);

  return USBH_OK;
}
 80062ec:	4620      	mov	r0, r4
 80062ee:	b005      	add	sp, #20
 80062f0:	bd30      	pop	{r4, r5, pc}

080062f2 <USBH_GetFreePipe>:
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
  uint8_t idx = 0U;

  for (idx = 0U ; idx < 11U ; idx++)
 80062f2:	2300      	movs	r3, #0
 80062f4:	2b0a      	cmp	r3, #10
 80062f6:	d80b      	bhi.n	8006310 <USBH_GetFreePipe+0x1e>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80062f8:	f103 02e0 	add.w	r2, r3, #224	; 0xe0
 80062fc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 8006300:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8006304:	d002      	beq.n	800630c <USBH_GetFreePipe+0x1a>
  for (idx = 0U ; idx < 11U ; idx++)
 8006306:	3301      	adds	r3, #1
 8006308:	b2db      	uxtb	r3, r3
 800630a:	e7f3      	b.n	80062f4 <USBH_GetFreePipe+0x2>
	{
	   return (uint16_t)idx;
 800630c:	b298      	uxth	r0, r3
 800630e:	4770      	bx	lr
	}
  }
  return 0xFFFFU;
 8006310:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 8006314:	4770      	bx	lr

08006316 <USBH_OpenPipe>:
{
 8006316:	b510      	push	{r4, lr}
 8006318:	b084      	sub	sp, #16
  USBH_LL_OpenPipe(phost,
 800631a:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 800631e:	9402      	str	r4, [sp, #8]
 8006320:	f89d 401c 	ldrb.w	r4, [sp, #28]
 8006324:	9401      	str	r4, [sp, #4]
 8006326:	f89d 4018 	ldrb.w	r4, [sp, #24]
 800632a:	9400      	str	r4, [sp, #0]
 800632c:	f000 fe02 	bl	8006f34 <USBH_LL_OpenPipe>
}
 8006330:	2000      	movs	r0, #0
 8006332:	b004      	add	sp, #16
 8006334:	bd10      	pop	{r4, pc}

08006336 <USBH_ClosePipe>:
{
 8006336:	b508      	push	{r3, lr}
  USBH_LL_ClosePipe(phost, pipe_num);
 8006338:	f000 fe0f 	bl	8006f5a <USBH_LL_ClosePipe>
}
 800633c:	2000      	movs	r0, #0
 800633e:	bd08      	pop	{r3, pc}

08006340 <USBH_AllocPipe>:
{
 8006340:	b538      	push	{r3, r4, r5, lr}
 8006342:	4605      	mov	r5, r0
 8006344:	460c      	mov	r4, r1
  pipe =  USBH_GetFreePipe(phost);
 8006346:	f7ff ffd4 	bl	80062f2 <USBH_GetFreePipe>
  if (pipe != 0xFFFFU)
 800634a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800634e:	4298      	cmp	r0, r3
 8006350:	d005      	beq.n	800635e <USBH_AllocPipe+0x1e>
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 8006352:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8006356:	f100 03e0 	add.w	r3, r0, #224	; 0xe0
 800635a:	f845 4023 	str.w	r4, [r5, r3, lsl #2]
}
 800635e:	b2c0      	uxtb	r0, r0
 8006360:	bd38      	pop	{r3, r4, r5, pc}

08006362 <USBH_FreePipe>:
   if(idx < 11U)
 8006362:	290a      	cmp	r1, #10
 8006364:	d806      	bhi.n	8006374 <USBH_FreePipe+0x12>
	 phost->Pipes[idx] &= 0x7FFFU;
 8006366:	31e0      	adds	r1, #224	; 0xe0
 8006368:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 800636c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006370:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
 8006374:	2000      	movs	r0, #0
 8006376:	4770      	bx	lr

08006378 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800637c:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800637e:	2400      	movs	r4, #0
 8006380:	9407      	str	r4, [sp, #28]
 8006382:	9408      	str	r4, [sp, #32]
 8006384:	9409      	str	r4, [sp, #36]	; 0x24
 8006386:	940a      	str	r4, [sp, #40]	; 0x28
 8006388:	940b      	str	r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800638a:	9401      	str	r4, [sp, #4]
 800638c:	4b48      	ldr	r3, [pc, #288]	; (80064b0 <MX_GPIO_Init+0x138>)
 800638e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006390:	f042 0210 	orr.w	r2, r2, #16
 8006394:	631a      	str	r2, [r3, #48]	; 0x30
 8006396:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006398:	f002 0210 	and.w	r2, r2, #16
 800639c:	9201      	str	r2, [sp, #4]
 800639e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80063a0:	9402      	str	r4, [sp, #8]
 80063a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063a4:	f042 0204 	orr.w	r2, r2, #4
 80063a8:	631a      	str	r2, [r3, #48]	; 0x30
 80063aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063ac:	f002 0204 	and.w	r2, r2, #4
 80063b0:	9202      	str	r2, [sp, #8]
 80063b2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80063b4:	9403      	str	r4, [sp, #12]
 80063b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063b8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80063bc:	631a      	str	r2, [r3, #48]	; 0x30
 80063be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063c0:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80063c4:	9203      	str	r2, [sp, #12]
 80063c6:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80063c8:	9404      	str	r4, [sp, #16]
 80063ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063cc:	f042 0201 	orr.w	r2, r2, #1
 80063d0:	631a      	str	r2, [r3, #48]	; 0x30
 80063d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063d4:	f002 0201 	and.w	r2, r2, #1
 80063d8:	9204      	str	r2, [sp, #16]
 80063da:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80063dc:	9405      	str	r4, [sp, #20]
 80063de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063e0:	f042 0202 	orr.w	r2, r2, #2
 80063e4:	631a      	str	r2, [r3, #48]	; 0x30
 80063e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063e8:	f002 0202 	and.w	r2, r2, #2
 80063ec:	9205      	str	r2, [sp, #20]
 80063ee:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80063f0:	9406      	str	r4, [sp, #24]
 80063f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063f4:	f042 0208 	orr.w	r2, r2, #8
 80063f8:	631a      	str	r2, [r3, #48]	; 0x30
 80063fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063fc:	f003 0308 	and.w	r3, r3, #8
 8006400:	9306      	str	r3, [sp, #24]
 8006402:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8006404:	4e2b      	ldr	r6, [pc, #172]	; (80064b4 <MX_GPIO_Init+0x13c>)
 8006406:	4622      	mov	r2, r4
 8006408:	2108      	movs	r1, #8
 800640a:	4630      	mov	r0, r6
 800640c:	f7fa fe8d 	bl	800112a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8006410:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 80064c4 <MX_GPIO_Init+0x14c>
 8006414:	2201      	movs	r2, #1
 8006416:	4611      	mov	r1, r2
 8006418:	4640      	mov	r0, r8
 800641a:	f7fa fe86 	bl	800112a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 800641e:	4f26      	ldr	r7, [pc, #152]	; (80064b8 <MX_GPIO_Init+0x140>)
 8006420:	4622      	mov	r2, r4
 8006422:	f24f 0110 	movw	r1, #61456	; 0xf010
 8006426:	4638      	mov	r0, r7
 8006428:	f7fa fe7f 	bl	800112a <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800642c:	2308      	movs	r3, #8
 800642e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006430:	2501      	movs	r5, #1
 8006432:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006434:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006436:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8006438:	a907      	add	r1, sp, #28
 800643a:	4630      	mov	r0, r6
 800643c:	f7fa fcf6 	bl	8000e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8006440:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006442:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006444:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006446:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8006448:	a907      	add	r1, sp, #28
 800644a:	4640      	mov	r0, r8
 800644c:	f7fa fcee 	bl	8000e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8006450:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8006452:	f8df 8074 	ldr.w	r8, [pc, #116]	; 80064c8 <MX_GPIO_Init+0x150>
 8006456:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800645a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800645c:	a907      	add	r1, sp, #28
 800645e:	4817      	ldr	r0, [pc, #92]	; (80064bc <MX_GPIO_Init+0x144>)
 8006460:	f7fa fce4 	bl	8000e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8006464:	2304      	movs	r3, #4
 8006466:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006468:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800646a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800646c:	a907      	add	r1, sp, #28
 800646e:	4814      	ldr	r0, [pc, #80]	; (80064c0 <MX_GPIO_Init+0x148>)
 8006470:	f7fa fcdc 	bl	8000e2c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8006474:	f24f 0310 	movw	r3, #61456	; 0xf010
 8006478:	9307      	str	r3, [sp, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800647a:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800647c:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800647e:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006480:	a907      	add	r1, sp, #28
 8006482:	4638      	mov	r0, r7
 8006484:	f7fa fcd2 	bl	8000e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8006488:	2320      	movs	r3, #32
 800648a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800648c:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800648e:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8006490:	a907      	add	r1, sp, #28
 8006492:	4638      	mov	r0, r7
 8006494:	f7fa fcca 	bl	8000e2c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8006498:	2302      	movs	r3, #2
 800649a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800649c:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064a0:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80064a2:	a907      	add	r1, sp, #28
 80064a4:	4630      	mov	r0, r6
 80064a6:	f7fa fcc1 	bl	8000e2c <HAL_GPIO_Init>

}
 80064aa:	b00c      	add	sp, #48	; 0x30
 80064ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064b0:	40023800 	.word	0x40023800
 80064b4:	40021000 	.word	0x40021000
 80064b8:	40020c00 	.word	0x40020c00
 80064bc:	40020000 	.word	0x40020000
 80064c0:	40020400 	.word	0x40020400
 80064c4:	40020800 	.word	0x40020800
 80064c8:	10120000 	.word	0x10120000

080064cc <MX_DMA_Init>:
{
 80064cc:	b510      	push	{r4, lr}
 80064ce:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 80064d0:	2400      	movs	r4, #0
 80064d2:	9401      	str	r4, [sp, #4]
 80064d4:	4b0d      	ldr	r3, [pc, #52]	; (800650c <MX_DMA_Init+0x40>)
 80064d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064d8:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80064dc:	631a      	str	r2, [r3, #48]	; 0x30
 80064de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80064e4:	9301      	str	r3, [sp, #4]
 80064e6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80064e8:	4622      	mov	r2, r4
 80064ea:	4621      	mov	r1, r4
 80064ec:	200e      	movs	r0, #14
 80064ee:	f7f9 ff85 	bl	80003fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80064f2:	200e      	movs	r0, #14
 80064f4:	f7f9 ffb4 	bl	8000460 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80064f8:	4622      	mov	r2, r4
 80064fa:	4621      	mov	r1, r4
 80064fc:	2010      	movs	r0, #16
 80064fe:	f7f9 ff7d 	bl	80003fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8006502:	2010      	movs	r0, #16
 8006504:	f7f9 ffac 	bl	8000460 <HAL_NVIC_EnableIRQ>
}
 8006508:	b002      	add	sp, #8
 800650a:	bd10      	pop	{r4, pc}
 800650c:	40023800 	.word	0x40023800

08006510 <MX_I2S3_Init>:
{
 8006510:	b508      	push	{r3, lr}
  hi2s3.Instance = SPI3;
 8006512:	4809      	ldr	r0, [pc, #36]	; (8006538 <MX_I2S3_Init+0x28>)
 8006514:	4b09      	ldr	r3, [pc, #36]	; (800653c <MX_I2S3_Init+0x2c>)
 8006516:	6003      	str	r3, [r0, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8006518:	f44f 7200 	mov.w	r2, #512	; 0x200
 800651c:	6042      	str	r2, [r0, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800651e:	2300      	movs	r3, #0
 8006520:	6083      	str	r3, [r0, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8006522:	60c3      	str	r3, [r0, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8006524:	6102      	str	r2, [r0, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8006526:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800652a:	6142      	str	r2, [r0, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800652c:	6183      	str	r3, [r0, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800652e:	61c3      	str	r3, [r0, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8006530:	6203      	str	r3, [r0, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8006532:	f7fb fc43 	bl	8001dbc <HAL_I2S_Init>
 8006536:	bd08      	pop	{r3, pc}
 8006538:	200004b0 	.word	0x200004b0
 800653c:	40003c00 	.word	0x40003c00

08006540 <MX_I2S2_Init>:
{
 8006540:	b508      	push	{r3, lr}
  hi2s2.Instance = SPI2;
 8006542:	4809      	ldr	r0, [pc, #36]	; (8006568 <MX_I2S2_Init+0x28>)
 8006544:	4b09      	ldr	r3, [pc, #36]	; (800656c <MX_I2S2_Init+0x2c>)
 8006546:	6003      	str	r3, [r0, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8006548:	f44f 7340 	mov.w	r3, #768	; 0x300
 800654c:	6043      	str	r3, [r0, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800654e:	2300      	movs	r3, #0
 8006550:	6083      	str	r3, [r0, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8006552:	60c3      	str	r3, [r0, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8006554:	6103      	str	r3, [r0, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8006556:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800655a:	6142      	str	r2, [r0, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 800655c:	6183      	str	r3, [r0, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800655e:	61c3      	str	r3, [r0, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8006560:	6203      	str	r3, [r0, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8006562:	f7fb fc2b 	bl	8001dbc <HAL_I2S_Init>
 8006566:	bd08      	pop	{r3, pc}
 8006568:	20000468 	.word	0x20000468
 800656c:	40003800 	.word	0x40003800

08006570 <HAL_I2S_RxHalfCpltCallback>:
{
 8006570:	4770      	bx	lr

08006572 <HAL_I2S_RxCpltCallback>:
{
 8006572:	4770      	bx	lr

08006574 <SystemClock_Config>:
{
 8006574:	b570      	push	{r4, r5, r6, lr}
 8006576:	b098      	sub	sp, #96	; 0x60
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006578:	2230      	movs	r2, #48	; 0x30
 800657a:	2100      	movs	r1, #0
 800657c:	eb0d 0002 	add.w	r0, sp, r2
 8006580:	f000 ff00 	bl	8007384 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006584:	2400      	movs	r4, #0
 8006586:	9407      	str	r4, [sp, #28]
 8006588:	9408      	str	r4, [sp, #32]
 800658a:	9409      	str	r4, [sp, #36]	; 0x24
 800658c:	940a      	str	r4, [sp, #40]	; 0x28
 800658e:	940b      	str	r4, [sp, #44]	; 0x2c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006590:	9403      	str	r4, [sp, #12]
 8006592:	9404      	str	r4, [sp, #16]
 8006594:	9405      	str	r4, [sp, #20]
 8006596:	9406      	str	r4, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006598:	9401      	str	r4, [sp, #4]
 800659a:	4b20      	ldr	r3, [pc, #128]	; (800661c <SystemClock_Config+0xa8>)
 800659c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800659e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80065a2:	641a      	str	r2, [r3, #64]	; 0x40
 80065a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065aa:	9301      	str	r3, [sp, #4]
 80065ac:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80065ae:	9402      	str	r4, [sp, #8]
 80065b0:	4b1b      	ldr	r3, [pc, #108]	; (8006620 <SystemClock_Config+0xac>)
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80065b8:	601a      	str	r2, [r3, #0]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80065c0:	9302      	str	r3, [sp, #8]
 80065c2:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80065c4:	2601      	movs	r6, #1
 80065c6:	960c      	str	r6, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80065c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80065cc:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80065ce:	2502      	movs	r5, #2
 80065d0:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80065d2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80065d6:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80065d8:	2308      	movs	r3, #8
 80065da:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 80065dc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80065e0:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80065e2:	9516      	str	r5, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80065e4:	2307      	movs	r3, #7
 80065e6:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80065e8:	a80c      	add	r0, sp, #48	; 0x30
 80065ea:	f7fc ff2b 	bl	8003444 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80065ee:	230f      	movs	r3, #15
 80065f0:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80065f2:	9508      	str	r5, [sp, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80065f4:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80065f6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80065fa:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80065fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006600:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8006602:	2105      	movs	r1, #5
 8006604:	a807      	add	r0, sp, #28
 8006606:	f7fd f9ad 	bl	8003964 <HAL_RCC_ClockConfig>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800660a:	9603      	str	r6, [sp, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800660c:	23c0      	movs	r3, #192	; 0xc0
 800660e:	9304      	str	r3, [sp, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8006610:	9505      	str	r5, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006612:	a803      	add	r0, sp, #12
 8006614:	f7fd fb0e 	bl	8003c34 <HAL_RCCEx_PeriphCLKConfig>
}
 8006618:	b018      	add	sp, #96	; 0x60
 800661a:	bd70      	pop	{r4, r5, r6, pc}
 800661c:	40023800 	.word	0x40023800
 8006620:	40007000 	.word	0x40007000

08006624 <main>:
{
 8006624:	b508      	push	{r3, lr}
  HAL_Init();
 8006626:	f7f9 fe0b 	bl	8000240 <HAL_Init>
  SystemClock_Config();
 800662a:	f7ff ffa3 	bl	8006574 <SystemClock_Config>
  MX_GPIO_Init();
 800662e:	f7ff fea3 	bl	8006378 <MX_GPIO_Init>
  MX_DMA_Init();
 8006632:	f7ff ff4b 	bl	80064cc <MX_DMA_Init>
  MX_I2S3_Init();
 8006636:	f7ff ff6b 	bl	8006510 <MX_I2S3_Init>
  MX_I2S2_Init();
 800663a:	f7ff ff81 	bl	8006540 <MX_I2S2_Init>
  PDMFilter.LP_HZ = I2S_AUDIOFREQ_48K/2;
 800663e:	4b0d      	ldr	r3, [pc, #52]	; (8006674 <main+0x50>)
 8006640:	4a0d      	ldr	r2, [pc, #52]	; (8006678 <main+0x54>)
 8006642:	605a      	str	r2, [r3, #4]
  PDMFilter.HP_HZ = 10;
 8006644:	4a0d      	ldr	r2, [pc, #52]	; (800667c <main+0x58>)
 8006646:	609a      	str	r2, [r3, #8]
  PDMFilter.Fs = I2S_AUDIOFREQ_48K;
 8006648:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800664c:	801a      	strh	r2, [r3, #0]
  PDMFilter.In_MicChannels = 1;
 800664e:	2201      	movs	r2, #1
 8006650:	819a      	strh	r2, [r3, #12]
  PDMFilter.Out_MicChannels = 1;
 8006652:	81da      	strh	r2, [r3, #14]
  memset(&PDM_Buffer[0], 0, sizeof(PDM_Buffer));
 8006654:	4c0a      	ldr	r4, [pc, #40]	; (8006680 <main+0x5c>)
 8006656:	f44f 7200 	mov.w	r2, #512	; 0x200
 800665a:	2100      	movs	r1, #0
 800665c:	4620      	mov	r0, r4
 800665e:	f000 fe91 	bl	8007384 <memset>
  HAL_I2S_Receive_DMA(&hi2s2, &PDM_Buffer[0], 10 );
 8006662:	220a      	movs	r2, #10
 8006664:	4621      	mov	r1, r4
 8006666:	4807      	ldr	r0, [pc, #28]	; (8006684 <main+0x60>)
 8006668:	f7fb febc 	bl	80023e4 <HAL_I2S_Receive_DMA>
    MX_USB_HOST_Process();
 800666c:	f000 fb2a 	bl	8006cc4 <MX_USB_HOST_Process>
 8006670:	e7fc      	b.n	800666c <main+0x48>
 8006672:	bf00      	nop
 8006674:	20000434 	.word	0x20000434
 8006678:	46bb8000 	.word	0x46bb8000
 800667c:	41200000 	.word	0x41200000
 8006680:	200001dc 	.word	0x200001dc
 8006684:	20000468 	.word	0x20000468

08006688 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006688:	4770      	bx	lr
 800668a:	bf00      	nop

0800668c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800668c:	b500      	push	{lr}
 800668e:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006690:	2100      	movs	r1, #0
 8006692:	9100      	str	r1, [sp, #0]
 8006694:	4b0c      	ldr	r3, [pc, #48]	; (80066c8 <HAL_MspInit+0x3c>)
 8006696:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006698:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800669c:	645a      	str	r2, [r3, #68]	; 0x44
 800669e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80066a0:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80066a4:	9200      	str	r2, [sp, #0]
 80066a6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80066a8:	9101      	str	r1, [sp, #4]
 80066aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066ac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80066b0:	641a      	str	r2, [r3, #64]	; 0x40
 80066b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066b8:	9301      	str	r3, [sp, #4]
 80066ba:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80066bc:	2007      	movs	r0, #7
 80066be:	f7f9 fe8b 	bl	80003d8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80066c2:	b003      	add	sp, #12
 80066c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80066c8:	40023800 	.word	0x40023800

080066cc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80066cc:	b530      	push	{r4, r5, lr}
 80066ce:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80066d0:	2300      	movs	r3, #0
 80066d2:	9303      	str	r3, [sp, #12]
 80066d4:	9304      	str	r3, [sp, #16]
 80066d6:	9305      	str	r3, [sp, #20]
 80066d8:	9306      	str	r3, [sp, #24]
 80066da:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C1)
 80066dc:	6802      	ldr	r2, [r0, #0]
 80066de:	4b14      	ldr	r3, [pc, #80]	; (8006730 <HAL_I2C_MspInit+0x64>)
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d001      	beq.n	80066e8 <HAL_I2C_MspInit+0x1c>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80066e4:	b009      	add	sp, #36	; 0x24
 80066e6:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80066e8:	2500      	movs	r5, #0
 80066ea:	9501      	str	r5, [sp, #4]
 80066ec:	4c11      	ldr	r4, [pc, #68]	; (8006734 <HAL_I2C_MspInit+0x68>)
 80066ee:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80066f0:	f043 0302 	orr.w	r3, r3, #2
 80066f4:	6323      	str	r3, [r4, #48]	; 0x30
 80066f6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80066f8:	f003 0302 	and.w	r3, r3, #2
 80066fc:	9301      	str	r3, [sp, #4]
 80066fe:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8006700:	f44f 7310 	mov.w	r3, #576	; 0x240
 8006704:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006706:	2312      	movs	r3, #18
 8006708:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800670a:	2301      	movs	r3, #1
 800670c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800670e:	2304      	movs	r3, #4
 8006710:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006712:	a903      	add	r1, sp, #12
 8006714:	4808      	ldr	r0, [pc, #32]	; (8006738 <HAL_I2C_MspInit+0x6c>)
 8006716:	f7fa fb89 	bl	8000e2c <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800671a:	9502      	str	r5, [sp, #8]
 800671c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800671e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006722:	6423      	str	r3, [r4, #64]	; 0x40
 8006724:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006726:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800672a:	9302      	str	r3, [sp, #8]
 800672c:	9b02      	ldr	r3, [sp, #8]
}
 800672e:	e7d9      	b.n	80066e4 <HAL_I2C_MspInit+0x18>
 8006730:	40005400 	.word	0x40005400
 8006734:	40023800 	.word	0x40023800
 8006738:	40020400 	.word	0x40020400

0800673c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800673c:	b508      	push	{r3, lr}
  if(hi2c->Instance==I2C1)
 800673e:	6802      	ldr	r2, [r0, #0]
 8006740:	4b07      	ldr	r3, [pc, #28]	; (8006760 <HAL_I2C_MspDeInit+0x24>)
 8006742:	429a      	cmp	r2, r3
 8006744:	d000      	beq.n	8006748 <HAL_I2C_MspDeInit+0xc>
 8006746:	bd08      	pop	{r3, pc}
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8006748:	4a06      	ldr	r2, [pc, #24]	; (8006764 <HAL_I2C_MspDeInit+0x28>)
 800674a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800674c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006750:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, Audio_SCL_Pin|Audio_SDA_Pin);
 8006752:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006756:	4804      	ldr	r0, [pc, #16]	; (8006768 <HAL_I2C_MspDeInit+0x2c>)
 8006758:	f7fa fc4e 	bl	8000ff8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 800675c:	e7f3      	b.n	8006746 <HAL_I2C_MspDeInit+0xa>
 800675e:	bf00      	nop
 8006760:	40005400 	.word	0x40005400
 8006764:	40023800 	.word	0x40023800
 8006768:	40020400 	.word	0x40020400

0800676c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800676c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800676e:	b08d      	sub	sp, #52	; 0x34
 8006770:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006772:	2300      	movs	r3, #0
 8006774:	9307      	str	r3, [sp, #28]
 8006776:	9308      	str	r3, [sp, #32]
 8006778:	9309      	str	r3, [sp, #36]	; 0x24
 800677a:	930a      	str	r3, [sp, #40]	; 0x28
 800677c:	930b      	str	r3, [sp, #44]	; 0x2c
  if(hi2s->Instance==SPI2)
 800677e:	6803      	ldr	r3, [r0, #0]
 8006780:	4a57      	ldr	r2, [pc, #348]	; (80068e0 <HAL_I2S_MspInit+0x174>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d004      	beq.n	8006790 <HAL_I2S_MspInit+0x24>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
  else if(hi2s->Instance==SPI3)
 8006786:	4a57      	ldr	r2, [pc, #348]	; (80068e4 <HAL_I2S_MspInit+0x178>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d054      	beq.n	8006836 <HAL_I2S_MspInit+0xca>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800678c:	b00d      	add	sp, #52	; 0x34
 800678e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006790:	2500      	movs	r5, #0
 8006792:	9501      	str	r5, [sp, #4]
 8006794:	4b54      	ldr	r3, [pc, #336]	; (80068e8 <HAL_I2S_MspInit+0x17c>)
 8006796:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006798:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800679c:	641a      	str	r2, [r3, #64]	; 0x40
 800679e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80067a0:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80067a4:	9201      	str	r2, [sp, #4]
 80067a6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80067a8:	9502      	str	r5, [sp, #8]
 80067aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067ac:	f042 0204 	orr.w	r2, r2, #4
 80067b0:	631a      	str	r2, [r3, #48]	; 0x30
 80067b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067b4:	f002 0204 	and.w	r2, r2, #4
 80067b8:	9202      	str	r2, [sp, #8]
 80067ba:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80067bc:	9503      	str	r5, [sp, #12]
 80067be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067c0:	f042 0202 	orr.w	r2, r2, #2
 80067c4:	631a      	str	r2, [r3, #48]	; 0x30
 80067c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067c8:	f003 0302 	and.w	r3, r3, #2
 80067cc:	9303      	str	r3, [sp, #12]
 80067ce:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80067d0:	2308      	movs	r3, #8
 80067d2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067d4:	2702      	movs	r7, #2
 80067d6:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80067d8:	2605      	movs	r6, #5
 80067da:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80067dc:	a907      	add	r1, sp, #28
 80067de:	4843      	ldr	r0, [pc, #268]	; (80068ec <HAL_I2S_MspInit+0x180>)
 80067e0:	f7fa fb24 	bl	8000e2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 80067e4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80067e8:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067ea:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067ec:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80067ee:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80067f0:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80067f2:	a907      	add	r1, sp, #28
 80067f4:	483e      	ldr	r0, [pc, #248]	; (80068f0 <HAL_I2S_MspInit+0x184>)
 80067f6:	f7fa fb19 	bl	8000e2c <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80067fa:	483e      	ldr	r0, [pc, #248]	; (80068f4 <HAL_I2S_MspInit+0x188>)
 80067fc:	4b3e      	ldr	r3, [pc, #248]	; (80068f8 <HAL_I2S_MspInit+0x18c>)
 80067fe:	6003      	str	r3, [r0, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8006800:	6045      	str	r5, [r0, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006802:	6085      	str	r5, [r0, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006804:	60c5      	str	r5, [r0, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006806:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800680a:	6103      	str	r3, [r0, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800680c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006810:	6143      	str	r3, [r0, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006812:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006816:	6183      	str	r3, [r0, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8006818:	f44f 7380 	mov.w	r3, #256	; 0x100
 800681c:	61c3      	str	r3, [r0, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800681e:	6205      	str	r5, [r0, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006820:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8006822:	f7f9 ffbe 	bl	80007a2 <HAL_DMA_Init>
 8006826:	b918      	cbnz	r0, 8006830 <HAL_I2S_MspInit+0xc4>
    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 8006828:	4b32      	ldr	r3, [pc, #200]	; (80068f4 <HAL_I2S_MspInit+0x188>)
 800682a:	63e3      	str	r3, [r4, #60]	; 0x3c
 800682c:	639c      	str	r4, [r3, #56]	; 0x38
 800682e:	e7ad      	b.n	800678c <HAL_I2S_MspInit+0x20>
      Error_Handler();
 8006830:	f7ff ff2a 	bl	8006688 <Error_Handler>
 8006834:	e7f8      	b.n	8006828 <HAL_I2S_MspInit+0xbc>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8006836:	2500      	movs	r5, #0
 8006838:	9504      	str	r5, [sp, #16]
 800683a:	4b2b      	ldr	r3, [pc, #172]	; (80068e8 <HAL_I2S_MspInit+0x17c>)
 800683c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800683e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006842:	641a      	str	r2, [r3, #64]	; 0x40
 8006844:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006846:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 800684a:	9204      	str	r2, [sp, #16]
 800684c:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800684e:	9505      	str	r5, [sp, #20]
 8006850:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006852:	f042 0201 	orr.w	r2, r2, #1
 8006856:	631a      	str	r2, [r3, #48]	; 0x30
 8006858:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800685a:	f002 0201 	and.w	r2, r2, #1
 800685e:	9205      	str	r2, [sp, #20]
 8006860:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006862:	9506      	str	r5, [sp, #24]
 8006864:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006866:	f042 0204 	orr.w	r2, r2, #4
 800686a:	631a      	str	r2, [r3, #48]	; 0x30
 800686c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800686e:	f003 0304 	and.w	r3, r3, #4
 8006872:	9306      	str	r3, [sp, #24]
 8006874:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8006876:	2310      	movs	r3, #16
 8006878:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800687a:	2702      	movs	r7, #2
 800687c:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800687e:	2606      	movs	r6, #6
 8006880:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8006882:	a907      	add	r1, sp, #28
 8006884:	481d      	ldr	r0, [pc, #116]	; (80068fc <HAL_I2S_MspInit+0x190>)
 8006886:	f7fa fad1 	bl	8000e2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800688a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800688e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006890:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006892:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006894:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8006896:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006898:	a907      	add	r1, sp, #28
 800689a:	4814      	ldr	r0, [pc, #80]	; (80068ec <HAL_I2S_MspInit+0x180>)
 800689c:	f7fa fac6 	bl	8000e2c <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80068a0:	4817      	ldr	r0, [pc, #92]	; (8006900 <HAL_I2S_MspInit+0x194>)
 80068a2:	4b18      	ldr	r3, [pc, #96]	; (8006904 <HAL_I2S_MspInit+0x198>)
 80068a4:	6003      	str	r3, [r0, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80068a6:	6045      	str	r5, [r0, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80068a8:	2340      	movs	r3, #64	; 0x40
 80068aa:	6083      	str	r3, [r0, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80068ac:	60c5      	str	r5, [r0, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80068ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80068b2:	6103      	str	r3, [r0, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80068b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80068b8:	6143      	str	r3, [r0, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80068ba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80068be:	6183      	str	r3, [r0, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 80068c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80068c4:	61c3      	str	r3, [r0, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80068c6:	6205      	str	r5, [r0, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80068c8:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80068ca:	f7f9 ff6a 	bl	80007a2 <HAL_DMA_Init>
 80068ce:	b918      	cbnz	r0, 80068d8 <HAL_I2S_MspInit+0x16c>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 80068d0:	4b0b      	ldr	r3, [pc, #44]	; (8006900 <HAL_I2S_MspInit+0x194>)
 80068d2:	63a3      	str	r3, [r4, #56]	; 0x38
 80068d4:	639c      	str	r4, [r3, #56]	; 0x38
}
 80068d6:	e759      	b.n	800678c <HAL_I2S_MspInit+0x20>
      Error_Handler();
 80068d8:	f7ff fed6 	bl	8006688 <Error_Handler>
 80068dc:	e7f8      	b.n	80068d0 <HAL_I2S_MspInit+0x164>
 80068de:	bf00      	nop
 80068e0:	40003800 	.word	0x40003800
 80068e4:	40003c00 	.word	0x40003c00
 80068e8:	40023800 	.word	0x40023800
 80068ec:	40020800 	.word	0x40020800
 80068f0:	40020400 	.word	0x40020400
 80068f4:	2000011c 	.word	0x2000011c
 80068f8:	40026058 	.word	0x40026058
 80068fc:	40020000 	.word	0x40020000
 8006900:	2000017c 	.word	0x2000017c
 8006904:	40026088 	.word	0x40026088

08006908 <HAL_I2S_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspDeInit(I2S_HandleTypeDef* hi2s)
{
 8006908:	b510      	push	{r4, lr}
 800690a:	4604      	mov	r4, r0
  if(hi2s->Instance==SPI2)
 800690c:	6803      	ldr	r3, [r0, #0]
 800690e:	4a16      	ldr	r2, [pc, #88]	; (8006968 <HAL_I2S_MspDeInit+0x60>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d003      	beq.n	800691c <HAL_I2S_MspDeInit+0x14>
    HAL_DMA_DeInit(hi2s->hdmarx);
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }
  else if(hi2s->Instance==SPI3)
 8006914:	4a15      	ldr	r2, [pc, #84]	; (800696c <HAL_I2S_MspDeInit+0x64>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d013      	beq.n	8006942 <HAL_I2S_MspDeInit+0x3a>
 800691a:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI2_CLK_DISABLE();
 800691c:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
 8006920:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8006922:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006926:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(PDM_OUT_GPIO_Port, PDM_OUT_Pin);
 8006928:	2108      	movs	r1, #8
 800692a:	4811      	ldr	r0, [pc, #68]	; (8006970 <HAL_I2S_MspDeInit+0x68>)
 800692c:	f7fa fb64 	bl	8000ff8 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, CLK_IN_Pin|GPIO_PIN_12);
 8006930:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 8006934:	480f      	ldr	r0, [pc, #60]	; (8006974 <HAL_I2S_MspDeInit+0x6c>)
 8006936:	f7fa fb5f 	bl	8000ff8 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hi2s->hdmarx);
 800693a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800693c:	f7f9 ff9a 	bl	8000874 <HAL_DMA_DeInit>
 8006940:	bd10      	pop	{r4, pc}
  {
  /* USER CODE BEGIN SPI3_MspDeInit 0 */

  /* USER CODE END SPI3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI3_CLK_DISABLE();
 8006942:	f502 32fe 	add.w	r2, r2, #130048	; 0x1fc00
 8006946:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8006948:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800694c:	6413      	str	r3, [r2, #64]	; 0x40
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD 
    */
    HAL_GPIO_DeInit(I2S3_WS_GPIO_Port, I2S3_WS_Pin);
 800694e:	2110      	movs	r1, #16
 8006950:	4809      	ldr	r0, [pc, #36]	; (8006978 <HAL_I2S_MspDeInit+0x70>)
 8006952:	f7fa fb51 	bl	8000ff8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOC, I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin);
 8006956:	f44f 51a4 	mov.w	r1, #5248	; 0x1480
 800695a:	4805      	ldr	r0, [pc, #20]	; (8006970 <HAL_I2S_MspDeInit+0x68>)
 800695c:	f7fa fb4c 	bl	8000ff8 <HAL_GPIO_DeInit>

    /* I2S3 DMA DeInit */
    HAL_DMA_DeInit(hi2s->hdmatx);
 8006960:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8006962:	f7f9 ff87 	bl	8000874 <HAL_DMA_DeInit>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 8006966:	e7d8      	b.n	800691a <HAL_I2S_MspDeInit+0x12>
 8006968:	40003800 	.word	0x40003800
 800696c:	40003c00 	.word	0x40003c00
 8006970:	40020800 	.word	0x40020800
 8006974:	40020400 	.word	0x40020400
 8006978:	40020000 	.word	0x40020000

0800697c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800697c:	b500      	push	{lr}
 800697e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006980:	2300      	movs	r3, #0
 8006982:	9303      	str	r3, [sp, #12]
 8006984:	9304      	str	r3, [sp, #16]
 8006986:	9305      	str	r3, [sp, #20]
 8006988:	9306      	str	r3, [sp, #24]
 800698a:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI1)
 800698c:	6802      	ldr	r2, [r0, #0]
 800698e:	4b14      	ldr	r3, [pc, #80]	; (80069e0 <HAL_SPI_MspInit+0x64>)
 8006990:	429a      	cmp	r2, r3
 8006992:	d002      	beq.n	800699a <HAL_SPI_MspInit+0x1e>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8006994:	b009      	add	sp, #36	; 0x24
 8006996:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 800699a:	2100      	movs	r1, #0
 800699c:	9101      	str	r1, [sp, #4]
 800699e:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 80069a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80069a4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80069a8:	645a      	str	r2, [r3, #68]	; 0x44
 80069aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80069ac:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80069b0:	9201      	str	r2, [sp, #4]
 80069b2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80069b4:	9102      	str	r1, [sp, #8]
 80069b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069b8:	f042 0201 	orr.w	r2, r2, #1
 80069bc:	631a      	str	r2, [r3, #48]	; 0x30
 80069be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069c0:	f003 0301 	and.w	r3, r3, #1
 80069c4:	9302      	str	r3, [sp, #8]
 80069c6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80069c8:	23e0      	movs	r3, #224	; 0xe0
 80069ca:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069cc:	2302      	movs	r3, #2
 80069ce:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80069d0:	2305      	movs	r3, #5
 80069d2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069d4:	a903      	add	r1, sp, #12
 80069d6:	4803      	ldr	r0, [pc, #12]	; (80069e4 <HAL_SPI_MspInit+0x68>)
 80069d8:	f7fa fa28 	bl	8000e2c <HAL_GPIO_Init>
}
 80069dc:	e7da      	b.n	8006994 <HAL_SPI_MspInit+0x18>
 80069de:	bf00      	nop
 80069e0:	40013000 	.word	0x40013000
 80069e4:	40020000 	.word	0x40020000

080069e8 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80069e8:	b508      	push	{r3, lr}
  if(hspi->Instance==SPI1)
 80069ea:	6802      	ldr	r2, [r0, #0]
 80069ec:	4b06      	ldr	r3, [pc, #24]	; (8006a08 <HAL_SPI_MspDeInit+0x20>)
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d000      	beq.n	80069f4 <HAL_SPI_MspDeInit+0xc>
 80069f2:	bd08      	pop	{r3, pc}
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 80069f4:	4a05      	ldr	r2, [pc, #20]	; (8006a0c <HAL_SPI_MspDeInit+0x24>)
 80069f6:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80069f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80069fc:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin);
 80069fe:	21e0      	movs	r1, #224	; 0xe0
 8006a00:	4803      	ldr	r0, [pc, #12]	; (8006a10 <HAL_SPI_MspDeInit+0x28>)
 8006a02:	f7fa faf9 	bl	8000ff8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8006a06:	e7f4      	b.n	80069f2 <HAL_SPI_MspDeInit+0xa>
 8006a08:	40013000 	.word	0x40013000
 8006a0c:	40023800 	.word	0x40023800
 8006a10:	40020000 	.word	0x40020000

08006a14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006a14:	4770      	bx	lr

08006a16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006a16:	e7fe      	b.n	8006a16 <HardFault_Handler>

08006a18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006a18:	e7fe      	b.n	8006a18 <MemManage_Handler>

08006a1a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006a1a:	e7fe      	b.n	8006a1a <BusFault_Handler>

08006a1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006a1c:	e7fe      	b.n	8006a1c <UsageFault_Handler>

08006a1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006a1e:	4770      	bx	lr

08006a20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006a20:	4770      	bx	lr

08006a22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006a22:	4770      	bx	lr

08006a24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006a24:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006a26:	f7f9 fc25 	bl	8000274 <HAL_IncTick>
 8006a2a:	bd08      	pop	{r3, pc}

08006a2c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8006a2c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8006a2e:	4802      	ldr	r0, [pc, #8]	; (8006a38 <DMA1_Stream3_IRQHandler+0xc>)
 8006a30:	f7fa f8a1 	bl	8000b76 <HAL_DMA_IRQHandler>
 8006a34:	bd08      	pop	{r3, pc}
 8006a36:	bf00      	nop
 8006a38:	2000011c 	.word	0x2000011c

08006a3c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8006a3c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8006a3e:	4802      	ldr	r0, [pc, #8]	; (8006a48 <DMA1_Stream5_IRQHandler+0xc>)
 8006a40:	f7fa f899 	bl	8000b76 <HAL_DMA_IRQHandler>
 8006a44:	bd08      	pop	{r3, pc}
 8006a46:	bf00      	nop
 8006a48:	2000017c 	.word	0x2000017c

08006a4c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8006a4c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8006a4e:	4802      	ldr	r0, [pc, #8]	; (8006a58 <OTG_FS_IRQHandler+0xc>)
 8006a50:	f7fb f892 	bl	8001b78 <HAL_HCD_IRQHandler>
 8006a54:	bd08      	pop	{r3, pc}
 8006a56:	bf00      	nop
 8006a58:	200008c4 	.word	0x200008c4

08006a5c <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8006a5c:	4770      	bx	lr

08006a5e <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8006a5e:	2001      	movs	r0, #1
 8006a60:	4770      	bx	lr

08006a62 <_kill>:

int _kill(int pid, int sig)
{
 8006a62:	b508      	push	{r3, lr}
	errno = EINVAL;
 8006a64:	f000 fc54 	bl	8007310 <__errno>
 8006a68:	2316      	movs	r3, #22
 8006a6a:	6003      	str	r3, [r0, #0]
	return -1;
}
 8006a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a70:	bd08      	pop	{r3, pc}

08006a72 <_exit>:

void _exit (int status)
{
 8006a72:	b508      	push	{r3, lr}
	_kill(status, -1);
 8006a74:	f04f 31ff 	mov.w	r1, #4294967295
 8006a78:	f7ff fff3 	bl	8006a62 <_kill>
 8006a7c:	e7fe      	b.n	8006a7c <_exit+0xa>

08006a7e <_read>:
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006a7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a80:	460d      	mov	r5, r1
 8006a82:	4617      	mov	r7, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006a84:	2400      	movs	r4, #0
 8006a86:	e005      	b.n	8006a94 <_read+0x16>
	{
		*ptr++ = __io_getchar();
 8006a88:	1c6e      	adds	r6, r5, #1
 8006a8a:	f3af 8000 	nop.w
 8006a8e:	7028      	strb	r0, [r5, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006a90:	3401      	adds	r4, #1
		*ptr++ = __io_getchar();
 8006a92:	4635      	mov	r5, r6
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006a94:	42bc      	cmp	r4, r7
 8006a96:	dbf7      	blt.n	8006a88 <_read+0xa>
	}

return len;
}
 8006a98:	4638      	mov	r0, r7
 8006a9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006a9c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006a9c:	b570      	push	{r4, r5, r6, lr}
 8006a9e:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006aa0:	2400      	movs	r4, #0
 8006aa2:	e005      	b.n	8006ab0 <_write+0x14>
	{
		__io_putchar(*ptr++);
 8006aa4:	1c4d      	adds	r5, r1, #1
 8006aa6:	7808      	ldrb	r0, [r1, #0]
 8006aa8:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006aac:	3401      	adds	r4, #1
		__io_putchar(*ptr++);
 8006aae:	4629      	mov	r1, r5
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006ab0:	42b4      	cmp	r4, r6
 8006ab2:	dbf7      	blt.n	8006aa4 <_write+0x8>
	}
	return len;
}
 8006ab4:	4630      	mov	r0, r6
 8006ab6:	bd70      	pop	{r4, r5, r6, pc}

08006ab8 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8006ab8:	b508      	push	{r3, lr}
 8006aba:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006abc:	4a0b      	ldr	r2, [pc, #44]	; (8006aec <_sbrk+0x34>)
 8006abe:	6812      	ldr	r2, [r2, #0]
 8006ac0:	b142      	cbz	r2, 8006ad4 <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 8006ac2:	4a0a      	ldr	r2, [pc, #40]	; (8006aec <_sbrk+0x34>)
 8006ac4:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8006ac6:	4403      	add	r3, r0
 8006ac8:	466a      	mov	r2, sp
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d806      	bhi.n	8006adc <_sbrk+0x24>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8006ace:	4a07      	ldr	r2, [pc, #28]	; (8006aec <_sbrk+0x34>)
 8006ad0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8006ad2:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8006ad4:	4906      	ldr	r1, [pc, #24]	; (8006af0 <_sbrk+0x38>)
 8006ad6:	4a05      	ldr	r2, [pc, #20]	; (8006aec <_sbrk+0x34>)
 8006ad8:	6011      	str	r1, [r2, #0]
 8006ada:	e7f2      	b.n	8006ac2 <_sbrk+0xa>
		errno = ENOMEM;
 8006adc:	f000 fc18 	bl	8007310 <__errno>
 8006ae0:	230c      	movs	r3, #12
 8006ae2:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8006ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ae8:	bd08      	pop	{r3, pc}
 8006aea:	bf00      	nop
 8006aec:	200000b0 	.word	0x200000b0
 8006af0:	20000b8c 	.word	0x20000b8c

08006af4 <_close>:

int _close(int file)
{
	return -1;
}
 8006af4:	f04f 30ff 	mov.w	r0, #4294967295
 8006af8:	4770      	bx	lr

08006afa <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8006afa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006afe:	604b      	str	r3, [r1, #4]
	return 0;
}
 8006b00:	2000      	movs	r0, #0
 8006b02:	4770      	bx	lr

08006b04 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8006b04:	2001      	movs	r0, #1
 8006b06:	4770      	bx	lr

08006b08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8006b08:	2000      	movs	r0, #0
 8006b0a:	4770      	bx	lr

08006b0c <_open>:

int _open(char *path, int flags, ...)
{
 8006b0c:	b40e      	push	{r1, r2, r3}
	/* Pretend like we always fail */
	return -1;
}
 8006b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8006b12:	b003      	add	sp, #12
 8006b14:	4770      	bx	lr

08006b16 <_wait>:

int _wait(int *status)
{
 8006b16:	b508      	push	{r3, lr}
	errno = ECHILD;
 8006b18:	f000 fbfa 	bl	8007310 <__errno>
 8006b1c:	230a      	movs	r3, #10
 8006b1e:	6003      	str	r3, [r0, #0]
	return -1;
}
 8006b20:	f04f 30ff 	mov.w	r0, #4294967295
 8006b24:	bd08      	pop	{r3, pc}

08006b26 <_unlink>:

int _unlink(char *name)
{
 8006b26:	b508      	push	{r3, lr}
	errno = ENOENT;
 8006b28:	f000 fbf2 	bl	8007310 <__errno>
 8006b2c:	2302      	movs	r3, #2
 8006b2e:	6003      	str	r3, [r0, #0]
	return -1;
}
 8006b30:	f04f 30ff 	mov.w	r0, #4294967295
 8006b34:	bd08      	pop	{r3, pc}

08006b36 <_times>:

int _times(struct tms *buf)
{
	return -1;
}
 8006b36:	f04f 30ff 	mov.w	r0, #4294967295
 8006b3a:	4770      	bx	lr

08006b3c <_stat>:

int _stat(char *file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8006b3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006b40:	604b      	str	r3, [r1, #4]
	return 0;
}
 8006b42:	2000      	movs	r0, #0
 8006b44:	4770      	bx	lr

08006b46 <_link>:

int _link(char *old, char *new)
{
 8006b46:	b508      	push	{r3, lr}
	errno = EMLINK;
 8006b48:	f000 fbe2 	bl	8007310 <__errno>
 8006b4c:	231f      	movs	r3, #31
 8006b4e:	6003      	str	r3, [r0, #0]
	return -1;
}
 8006b50:	f04f 30ff 	mov.w	r0, #4294967295
 8006b54:	bd08      	pop	{r3, pc}

08006b56 <_fork>:

int _fork(void)
{
 8006b56:	b508      	push	{r3, lr}
	errno = EAGAIN;
 8006b58:	f000 fbda 	bl	8007310 <__errno>
 8006b5c:	230b      	movs	r3, #11
 8006b5e:	6003      	str	r3, [r0, #0]
	return -1;
}
 8006b60:	f04f 30ff 	mov.w	r0, #4294967295
 8006b64:	bd08      	pop	{r3, pc}

08006b66 <_execve>:

int _execve(char *name, char **argv, char **env)
{
 8006b66:	b508      	push	{r3, lr}
	errno = ENOMEM;
 8006b68:	f000 fbd2 	bl	8007310 <__errno>
 8006b6c:	230c      	movs	r3, #12
 8006b6e:	6003      	str	r3, [r0, #0]
	return -1;
}
 8006b70:	f04f 30ff 	mov.w	r0, #4294967295
 8006b74:	bd08      	pop	{r3, pc}
 8006b76:	bf00      	nop

08006b78 <SystemInit>:
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006b78:	4b0c      	ldr	r3, [pc, #48]	; (8006bac <SystemInit+0x34>)
 8006b7a:	681a      	ldr	r2, [r3, #0]
 8006b7c:	f042 0201 	orr.w	r2, r2, #1
 8006b80:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8006b82:	2100      	movs	r1, #0
 8006b84:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006b86:	681a      	ldr	r2, [r3, #0]
 8006b88:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8006b8c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006b90:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8006b92:	4a07      	ldr	r2, [pc, #28]	; (8006bb0 <SystemInit+0x38>)
 8006b94:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006b96:	681a      	ldr	r2, [r3, #0]
 8006b98:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006b9c:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006b9e:	60d9      	str	r1, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006ba0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006ba4:	4b03      	ldr	r3, [pc, #12]	; (8006bb4 <SystemInit+0x3c>)
 8006ba6:	609a      	str	r2, [r3, #8]
 8006ba8:	4770      	bx	lr
 8006baa:	bf00      	nop
 8006bac:	40023800 	.word	0x40023800
 8006bb0:	24003010 	.word	0x24003010
 8006bb4:	e000ed00 	.word	0xe000ed00

08006bb8 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8006bb8:	4b22      	ldr	r3, [pc, #136]	; (8006c44 <SystemCoreClockUpdate+0x8c>)
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 8006bc0:	2b04      	cmp	r3, #4
 8006bc2:	d014      	beq.n	8006bee <SystemCoreClockUpdate+0x36>
 8006bc4:	2b08      	cmp	r3, #8
 8006bc6:	d016      	beq.n	8006bf6 <SystemCoreClockUpdate+0x3e>
 8006bc8:	b11b      	cbz	r3, 8006bd2 <SystemCoreClockUpdate+0x1a>

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      SystemCoreClock = pllvco/pllp;
      break;
    default:
      SystemCoreClock = HSI_VALUE;
 8006bca:	4a1f      	ldr	r2, [pc, #124]	; (8006c48 <SystemCoreClockUpdate+0x90>)
 8006bcc:	4b1f      	ldr	r3, [pc, #124]	; (8006c4c <SystemCoreClockUpdate+0x94>)
 8006bce:	601a      	str	r2, [r3, #0]
      break;
 8006bd0:	e002      	b.n	8006bd8 <SystemCoreClockUpdate+0x20>
      SystemCoreClock = HSI_VALUE;
 8006bd2:	4a1d      	ldr	r2, [pc, #116]	; (8006c48 <SystemCoreClockUpdate+0x90>)
 8006bd4:	4b1d      	ldr	r3, [pc, #116]	; (8006c4c <SystemCoreClockUpdate+0x94>)
 8006bd6:	601a      	str	r2, [r3, #0]
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8006bd8:	4b1a      	ldr	r3, [pc, #104]	; (8006c44 <SystemCoreClockUpdate+0x8c>)
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8006be0:	4a1b      	ldr	r2, [pc, #108]	; (8006c50 <SystemCoreClockUpdate+0x98>)
 8006be2:	5cd1      	ldrb	r1, [r2, r3]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8006be4:	4a19      	ldr	r2, [pc, #100]	; (8006c4c <SystemCoreClockUpdate+0x94>)
 8006be6:	6813      	ldr	r3, [r2, #0]
 8006be8:	40cb      	lsrs	r3, r1
 8006bea:	6013      	str	r3, [r2, #0]
 8006bec:	4770      	bx	lr
      SystemCoreClock = HSE_VALUE;
 8006bee:	4a19      	ldr	r2, [pc, #100]	; (8006c54 <SystemCoreClockUpdate+0x9c>)
 8006bf0:	4b16      	ldr	r3, [pc, #88]	; (8006c4c <SystemCoreClockUpdate+0x94>)
 8006bf2:	601a      	str	r2, [r3, #0]
      break;
 8006bf4:	e7f0      	b.n	8006bd8 <SystemCoreClockUpdate+0x20>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8006bf6:	4b13      	ldr	r3, [pc, #76]	; (8006c44 <SystemCoreClockUpdate+0x8c>)
 8006bf8:	685a      	ldr	r2, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
      if (pllsource != 0)
 8006c00:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 8006c04:	d013      	beq.n	8006c2e <SystemCoreClockUpdate+0x76>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8006c06:	4a13      	ldr	r2, [pc, #76]	; (8006c54 <SystemCoreClockUpdate+0x9c>)
 8006c08:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c0c:	4b0d      	ldr	r3, [pc, #52]	; (8006c44 <SystemCoreClockUpdate+0x8c>)
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8006c14:	fb03 f302 	mul.w	r3, r3, r2
      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8006c18:	4a0a      	ldr	r2, [pc, #40]	; (8006c44 <SystemCoreClockUpdate+0x8c>)
 8006c1a:	6852      	ldr	r2, [r2, #4]
 8006c1c:	f3c2 4201 	ubfx	r2, r2, #16, #2
 8006c20:	3201      	adds	r2, #1
 8006c22:	0052      	lsls	r2, r2, #1
      SystemCoreClock = pllvco/pllp;
 8006c24:	fbb3 f3f2 	udiv	r3, r3, r2
 8006c28:	4a08      	ldr	r2, [pc, #32]	; (8006c4c <SystemCoreClockUpdate+0x94>)
 8006c2a:	6013      	str	r3, [r2, #0]
      break;
 8006c2c:	e7d4      	b.n	8006bd8 <SystemCoreClockUpdate+0x20>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8006c2e:	4a06      	ldr	r2, [pc, #24]	; (8006c48 <SystemCoreClockUpdate+0x90>)
 8006c30:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c34:	4b03      	ldr	r3, [pc, #12]	; (8006c44 <SystemCoreClockUpdate+0x8c>)
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8006c3c:	fb03 f302 	mul.w	r3, r3, r2
 8006c40:	e7ea      	b.n	8006c18 <SystemCoreClockUpdate+0x60>
 8006c42:	bf00      	nop
 8006c44:	40023800 	.word	0x40023800
 8006c48:	00f42400 	.word	0x00f42400
 8006c4c:	20000028 	.word	0x20000028
 8006c50:	08007530 	.word	0x08007530
 8006c54:	007a1200 	.word	0x007a1200

08006c58 <USBH_UserProcess>:
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8006c58:	2904      	cmp	r1, #4
 8006c5a:	d00c      	beq.n	8006c76 <USBH_UserProcess+0x1e>
 8006c5c:	2905      	cmp	r1, #5
 8006c5e:	d002      	beq.n	8006c66 <USBH_UserProcess+0xe>
 8006c60:	2902      	cmp	r1, #2
 8006c62:	d004      	beq.n	8006c6e <USBH_UserProcess+0x16>
 8006c64:	4770      	bx	lr
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8006c66:	2203      	movs	r2, #3
 8006c68:	4b05      	ldr	r3, [pc, #20]	; (8006c80 <USBH_UserProcess+0x28>)
 8006c6a:	701a      	strb	r2, [r3, #0]
  break;
 8006c6c:	4770      	bx	lr

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8006c6e:	2202      	movs	r2, #2
 8006c70:	4b03      	ldr	r3, [pc, #12]	; (8006c80 <USBH_UserProcess+0x28>)
 8006c72:	701a      	strb	r2, [r3, #0]
  break;
 8006c74:	4770      	bx	lr

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8006c76:	2201      	movs	r2, #1
 8006c78:	4b01      	ldr	r3, [pc, #4]	; (8006c80 <USBH_UserProcess+0x28>)
 8006c7a:	701a      	strb	r2, [r3, #0]

  default:
  break;
  }
  /* USER CODE END CALL_BACK_1 */
}
 8006c7c:	e7f2      	b.n	8006c64 <USBH_UserProcess+0xc>
 8006c7e:	bf00      	nop
 8006c80:	200000b8 	.word	0x200000b8

08006c84 <MX_USB_HOST_Init>:
{
 8006c84:	b508      	push	{r3, lr}
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8006c86:	2201      	movs	r2, #1
 8006c88:	490b      	ldr	r1, [pc, #44]	; (8006cb8 <MX_USB_HOST_Init+0x34>)
 8006c8a:	480c      	ldr	r0, [pc, #48]	; (8006cbc <MX_USB_HOST_Init+0x38>)
 8006c8c:	f7fe fe02 	bl	8005894 <USBH_Init>
 8006c90:	b948      	cbnz	r0, 8006ca6 <MX_USB_HOST_Init+0x22>
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8006c92:	490b      	ldr	r1, [pc, #44]	; (8006cc0 <MX_USB_HOST_Init+0x3c>)
 8006c94:	4809      	ldr	r0, [pc, #36]	; (8006cbc <MX_USB_HOST_Init+0x38>)
 8006c96:	f7fe fe20 	bl	80058da <USBH_RegisterClass>
 8006c9a:	b938      	cbnz	r0, 8006cac <MX_USB_HOST_Init+0x28>
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8006c9c:	4807      	ldr	r0, [pc, #28]	; (8006cbc <MX_USB_HOST_Init+0x38>)
 8006c9e:	f7fe fe82 	bl	80059a6 <USBH_Start>
 8006ca2:	b930      	cbnz	r0, 8006cb2 <MX_USB_HOST_Init+0x2e>
 8006ca4:	bd08      	pop	{r3, pc}
    Error_Handler();
 8006ca6:	f7ff fcef 	bl	8006688 <Error_Handler>
 8006caa:	e7f2      	b.n	8006c92 <MX_USB_HOST_Init+0xe>
    Error_Handler();
 8006cac:	f7ff fcec 	bl	8006688 <Error_Handler>
 8006cb0:	e7f4      	b.n	8006c9c <MX_USB_HOST_Init+0x18>
    Error_Handler();
 8006cb2:	f7ff fce9 	bl	8006688 <Error_Handler>
}
 8006cb6:	e7f5      	b.n	8006ca4 <MX_USB_HOST_Init+0x20>
 8006cb8:	08006c59 	.word	0x08006c59
 8006cbc:	200004f8 	.word	0x200004f8
 8006cc0:	20000008 	.word	0x20000008

08006cc4 <MX_USB_HOST_Process>:
{
 8006cc4:	b508      	push	{r3, lr}
  USBH_Process(&hUsbHostFS);
 8006cc6:	4802      	ldr	r0, [pc, #8]	; (8006cd0 <MX_USB_HOST_Process+0xc>)
 8006cc8:	f7fe feaf 	bl	8005a2a <USBH_Process>
 8006ccc:	bd08      	pop	{r3, pc}
 8006cce:	bf00      	nop
 8006cd0:	200004f8 	.word	0x200004f8

08006cd4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8006cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cd6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006cd8:	2300      	movs	r3, #0
 8006cda:	9303      	str	r3, [sp, #12]
 8006cdc:	9304      	str	r3, [sp, #16]
 8006cde:	9305      	str	r3, [sp, #20]
 8006ce0:	9306      	str	r3, [sp, #24]
 8006ce2:	9307      	str	r3, [sp, #28]
  if(hcdHandle->Instance==USB_OTG_FS)
 8006ce4:	6803      	ldr	r3, [r0, #0]
 8006ce6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006cea:	d001      	beq.n	8006cf0 <HAL_HCD_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8006cec:	b009      	add	sp, #36	; 0x24
 8006cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006cf0:	2500      	movs	r5, #0
 8006cf2:	9501      	str	r5, [sp, #4]
 8006cf4:	4c1b      	ldr	r4, [pc, #108]	; (8006d64 <HAL_HCD_MspInit+0x90>)
 8006cf6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006cf8:	f043 0301 	orr.w	r3, r3, #1
 8006cfc:	6323      	str	r3, [r4, #48]	; 0x30
 8006cfe:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006d00:	f003 0301 	and.w	r3, r3, #1
 8006d04:	9301      	str	r3, [sp, #4]
 8006d06:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8006d08:	ae08      	add	r6, sp, #32
 8006d0a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006d0e:	f846 3d14 	str.w	r3, [r6, #-20]!
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8006d12:	4f15      	ldr	r7, [pc, #84]	; (8006d68 <HAL_HCD_MspInit+0x94>)
 8006d14:	4631      	mov	r1, r6
 8006d16:	4638      	mov	r0, r7
 8006d18:	f7fa f888 	bl	8000e2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8006d1c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8006d20:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d22:	2302      	movs	r3, #2
 8006d24:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d26:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d28:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8006d2a:	230a      	movs	r3, #10
 8006d2c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d2e:	4631      	mov	r1, r6
 8006d30:	4638      	mov	r0, r7
 8006d32:	f7fa f87b 	bl	8000e2c <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8006d36:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006d38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d3c:	6363      	str	r3, [r4, #52]	; 0x34
 8006d3e:	9502      	str	r5, [sp, #8]
 8006d40:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006d42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006d46:	6463      	str	r3, [r4, #68]	; 0x44
 8006d48:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006d4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d4e:	9302      	str	r3, [sp, #8]
 8006d50:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8006d52:	462a      	mov	r2, r5
 8006d54:	4629      	mov	r1, r5
 8006d56:	2043      	movs	r0, #67	; 0x43
 8006d58:	f7f9 fb50 	bl	80003fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8006d5c:	2043      	movs	r0, #67	; 0x43
 8006d5e:	f7f9 fb7f 	bl	8000460 <HAL_NVIC_EnableIRQ>
}
 8006d62:	e7c3      	b.n	8006cec <HAL_HCD_MspInit+0x18>
 8006d64:	40023800 	.word	0x40023800
 8006d68:	40020000 	.word	0x40020000

08006d6c <HAL_HCD_MspDeInit>:

void HAL_HCD_MspDeInit(HCD_HandleTypeDef* hcdHandle)
{
 8006d6c:	b508      	push	{r3, lr}
  if(hcdHandle->Instance==USB_OTG_FS)
 8006d6e:	6803      	ldr	r3, [r0, #0]
 8006d70:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006d74:	d000      	beq.n	8006d78 <HAL_HCD_MspDeInit+0xc>
 8006d76:	bd08      	pop	{r3, pc}
  {
  /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */

  /* USER CODE END USB_OTG_FS_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 8006d78:	4a06      	ldr	r2, [pc, #24]	; (8006d94 <HAL_HCD_MspDeInit+0x28>)
 8006d7a:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8006d7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d80:	6353      	str	r3, [r2, #52]	; 0x34
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    HAL_GPIO_DeInit(GPIOA, VBUS_FS_Pin|OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin);
 8006d82:	f44f 51f0 	mov.w	r1, #7680	; 0x1e00
 8006d86:	4804      	ldr	r0, [pc, #16]	; (8006d98 <HAL_HCD_MspDeInit+0x2c>)
 8006d88:	f7fa f936 	bl	8000ff8 <HAL_GPIO_DeInit>

    /* Peripheral interrupt Deinit*/
    HAL_NVIC_DisableIRQ(OTG_FS_IRQn);
 8006d8c:	2043      	movs	r0, #67	; 0x43
 8006d8e:	f7f9 fb75 	bl	800047c <HAL_NVIC_DisableIRQ>

  /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */

  /* USER CODE END USB_OTG_FS_MspDeInit 1 */
  }
}
 8006d92:	e7f0      	b.n	8006d76 <HAL_HCD_MspDeInit+0xa>
 8006d94:	40023800 	.word	0x40023800
 8006d98:	40020000 	.word	0x40020000

08006d9c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8006d9c:	b508      	push	{r3, lr}
  USBH_LL_IncTimer(hhcd->pData);
 8006d9e:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8006da2:	f7fe fe2e 	bl	8005a02 <USBH_LL_IncTimer>
 8006da6:	bd08      	pop	{r3, pc}

08006da8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8006da8:	b508      	push	{r3, lr}
  USBH_LL_Connect(hhcd->pData);
 8006daa:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8006dae:	f7fe ff32 	bl	8005c16 <USBH_LL_Connect>
 8006db2:	bd08      	pop	{r3, pc}

08006db4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8006db4:	b508      	push	{r3, lr}
  USBH_LL_Disconnect(hhcd->pData);
 8006db6:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8006dba:	f7fe ff40 	bl	8005c3e <USBH_LL_Disconnect>
 8006dbe:	bd08      	pop	{r3, pc}

08006dc0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8006dc0:	4770      	bx	lr

08006dc2 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8006dc2:	b508      	push	{r3, lr}
  USBH_LL_PortEnabled(hhcd->pData);
 8006dc4:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8006dc8:	f7fe fe24 	bl	8005a14 <USBH_LL_PortEnabled>
 8006dcc:	bd08      	pop	{r3, pc}

08006dce <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8006dce:	b508      	push	{r3, lr}
  USBH_LL_PortDisabled(hhcd->pData);
 8006dd0:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8006dd4:	f7fe fe22 	bl	8005a1c <USBH_LL_PortDisabled>
 8006dd8:	bd08      	pop	{r3, pc}

08006dda <USBH_LL_Init>:
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8006dda:	f890 33c0 	ldrb.w	r3, [r0, #960]	; 0x3c0
 8006dde:	2b01      	cmp	r3, #1
 8006de0:	d001      	beq.n	8006de6 <USBH_LL_Init+0xc>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
  }
  return USBH_OK;
}
 8006de2:	2000      	movs	r0, #0
 8006de4:	4770      	bx	lr
{
 8006de6:	b510      	push	{r4, lr}
 8006de8:	4604      	mov	r4, r0
  hhcd_USB_OTG_FS.pData = phost;
 8006dea:	4810      	ldr	r0, [pc, #64]	; (8006e2c <USBH_LL_Init+0x52>)
 8006dec:	f8c0 42c0 	str.w	r4, [r0, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 8006df0:	f8c4 03c4 	str.w	r0, [r4, #964]	; 0x3c4
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8006df4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006df8:	6003      	str	r3, [r0, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8006dfa:	2308      	movs	r3, #8
 8006dfc:	6083      	str	r3, [r0, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	60c3      	str	r3, [r0, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8006e02:	2300      	movs	r3, #0
 8006e04:	6103      	str	r3, [r0, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8006e06:	2202      	movs	r2, #2
 8006e08:	6182      	str	r2, [r0, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8006e0a:	61c3      	str	r3, [r0, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8006e0c:	f7fa fa63 	bl	80012d6 <HAL_HCD_Init>
 8006e10:	b940      	cbnz	r0, 8006e24 <USBH_LL_Init+0x4a>
  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8006e12:	4806      	ldr	r0, [pc, #24]	; (8006e2c <USBH_LL_Init+0x52>)
 8006e14:	f7fa ff9d 	bl	8001d52 <HAL_HCD_GetCurrentFrame>
 8006e18:	4601      	mov	r1, r0
 8006e1a:	4620      	mov	r0, r4
 8006e1c:	f7fe fdee 	bl	80059fc <USBH_LL_SetTimer>
}
 8006e20:	2000      	movs	r0, #0
 8006e22:	bd10      	pop	{r4, pc}
    Error_Handler( );
 8006e24:	f7ff fc30 	bl	8006688 <Error_Handler>
 8006e28:	e7f3      	b.n	8006e12 <USBH_LL_Init+0x38>
 8006e2a:	bf00      	nop
 8006e2c:	200008c4 	.word	0x200008c4

08006e30 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8006e30:	b508      	push	{r3, lr}
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8006e32:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8006e36:	f7fa ff91 	bl	8001d5c <HAL_HCD_GetCurrentSpeed>
 8006e3a:	b118      	cbz	r0, 8006e44 <USBH_LL_GetSpeed+0x14>
 8006e3c:	2802      	cmp	r0, #2
 8006e3e:	d003      	beq.n	8006e48 <USBH_LL_GetSpeed+0x18>
  case 0 :
    speed = USBH_SPEED_HIGH;
    break;

  case 1 :
    speed = USBH_SPEED_FULL;
 8006e40:	2001      	movs	r0, #1
  default:
   speed = USBH_SPEED_FULL;
    break;
  }
  return  speed;
}
 8006e42:	bd08      	pop	{r3, pc}
    speed = USBH_SPEED_HIGH;
 8006e44:	2000      	movs	r0, #0
 8006e46:	bd08      	pop	{r3, pc}
    speed = USBH_SPEED_LOW;
 8006e48:	2002      	movs	r0, #2
    break;
 8006e4a:	bd08      	pop	{r3, pc}

08006e4c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8006e4c:	b508      	push	{r3, lr}
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8006e4e:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8006e52:	f7fa ff71 	bl	8001d38 <HAL_HCD_HC_GetXferCount>
}
 8006e56:	bd08      	pop	{r3, pc}

08006e58 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8006e58:	b508      	push	{r3, lr}
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8006e5a:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8006e5e:	f7fa ff64 	bl	8001d2a <HAL_HCD_HC_GetURBState>
}
 8006e62:	bd08      	pop	{r3, pc}

08006e64 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8006e64:	b508      	push	{r3, lr}
  if (phost->id == HOST_FS) {
 8006e66:	f890 33c0 	ldrb.w	r3, [r0, #960]	; 0x3c0
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d004      	beq.n	8006e78 <USBH_LL_DriverVBUS+0x14>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8006e6e:	20c8      	movs	r0, #200	; 0xc8
 8006e70:	f7f9 fa2e 	bl	80002d0 <HAL_Delay>
  return USBH_OK;
}
 8006e74:	2000      	movs	r0, #0
 8006e76:	bd08      	pop	{r3, pc}
    MX_DriverVbusFS(state);
 8006e78:	4608      	mov	r0, r1
 8006e7a:	f000 f88b 	bl	8006f94 <MX_DriverVbusFS>
 8006e7e:	e7f6      	b.n	8006e6e <USBH_LL_DriverVBUS+0xa>

08006e80 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8006e80:	b410      	push	{r4}
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8006e82:	f8d0 33c4 	ldr.w	r3, [r0, #964]	; 0x3c4

  if(pHandle->hc[pipe].ep_is_in)
 8006e86:	eb01 0481 	add.w	r4, r1, r1, lsl #2
 8006e8a:	00e0      	lsls	r0, r4, #3
 8006e8c:	4604      	mov	r4, r0
 8006e8e:	4418      	add	r0, r3
 8006e90:	f890 003b 	ldrb.w	r0, [r0, #59]	; 0x3b
 8006e94:	b940      	cbnz	r0, 8006ea8 <USBH_LL_SetToggle+0x28>
  {
    pHandle->hc[pipe].toggle_in = toggle;
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8006e96:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8006e9a:	00c8      	lsls	r0, r1, #3
 8006e9c:	4403      	add	r3, r0
 8006e9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  return USBH_OK;
}
 8006ea2:	2000      	movs	r0, #0
 8006ea4:	bc10      	pop	{r4}
 8006ea6:	4770      	bx	lr
    pHandle->hc[pipe].toggle_in = toggle;
 8006ea8:	4423      	add	r3, r4
 8006eaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8006eae:	e7f8      	b.n	8006ea2 <USBH_LL_SetToggle+0x22>

08006eb0 <USBH_LL_GetToggle>:
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
  uint8_t toggle = 0;
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8006eb0:	f8d0 33c4 	ldr.w	r3, [r0, #964]	; 0x3c4

  if(pHandle->hc[pipe].ep_is_in)
 8006eb4:	eb01 0081 	add.w	r0, r1, r1, lsl #2
 8006eb8:	00c2      	lsls	r2, r0, #3
 8006eba:	4610      	mov	r0, r2
 8006ebc:	441a      	add	r2, r3
 8006ebe:	f892 203b 	ldrb.w	r2, [r2, #59]	; 0x3b
 8006ec2:	b932      	cbnz	r2, 8006ed2 <USBH_LL_GetToggle+0x22>
  {
    toggle = pHandle->hc[pipe].toggle_in;
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 8006ec4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8006ec8:	00ca      	lsls	r2, r1, #3
 8006eca:	4413      	add	r3, r2
 8006ecc:	f893 0051 	ldrb.w	r0, [r3, #81]	; 0x51
  }
  return toggle;
}
 8006ed0:	4770      	bx	lr
    toggle = pHandle->hc[pipe].toggle_in;
 8006ed2:	4403      	add	r3, r0
 8006ed4:	f893 0050 	ldrb.w	r0, [r3, #80]	; 0x50
 8006ed8:	4770      	bx	lr

08006eda <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8006eda:	b508      	push	{r3, lr}
  HAL_Delay(Delay);
 8006edc:	f7f9 f9f8 	bl	80002d0 <HAL_Delay>
 8006ee0:	bd08      	pop	{r3, pc}

08006ee2 <USBH_Get_USB_Status>:
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBH_StatusTypeDef usb_status = USBH_OK;

  switch (hal_status)
 8006ee2:	b118      	cbz	r0, 8006eec <USBH_Get_USB_Status+0xa>
 8006ee4:	2802      	cmp	r0, #2
 8006ee6:	d003      	beq.n	8006ef0 <USBH_Get_USB_Status+0xe>
  {
    case HAL_OK :
      usb_status = USBH_OK;
    break;
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8006ee8:	2002      	movs	r0, #2
    default :
      usb_status = USBH_FAIL;
    break;
  }
  return usb_status;
}
 8006eea:	4770      	bx	lr
      usb_status = USBH_OK;
 8006eec:	2000      	movs	r0, #0
 8006eee:	4770      	bx	lr
      usb_status = USBH_BUSY;
 8006ef0:	2001      	movs	r0, #1
    break;
 8006ef2:	4770      	bx	lr

08006ef4 <USBH_LL_DeInit>:
{
 8006ef4:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_DeInit(phost->pData);
 8006ef6:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8006efa:	f7fa fa37 	bl	800136c <HAL_HCD_DeInit>
  usb_status = USBH_Get_USB_Status(hal_status);
 8006efe:	f7ff fff0 	bl	8006ee2 <USBH_Get_USB_Status>
}
 8006f02:	bd08      	pop	{r3, pc}

08006f04 <USBH_LL_Start>:
{
 8006f04:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_Start(phost->pData);
 8006f06:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8006f0a:	f7fa fede 	bl	8001cca <HAL_HCD_Start>
  usb_status = USBH_Get_USB_Status(hal_status);
 8006f0e:	f7ff ffe8 	bl	8006ee2 <USBH_Get_USB_Status>
}
 8006f12:	bd08      	pop	{r3, pc}

08006f14 <USBH_LL_Stop>:
{
 8006f14:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_Stop(phost->pData);
 8006f16:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8006f1a:	f7fa feec 	bl	8001cf6 <HAL_HCD_Stop>
  usb_status = USBH_Get_USB_Status(hal_status);
 8006f1e:	f7ff ffe0 	bl	8006ee2 <USBH_Get_USB_Status>
}
 8006f22:	bd08      	pop	{r3, pc}

08006f24 <USBH_LL_ResetPort>:
{
 8006f24:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_ResetPort(phost->pData);
 8006f26:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8006f2a:	f7fa fef6 	bl	8001d1a <HAL_HCD_ResetPort>
  usb_status = USBH_Get_USB_Status(hal_status);
 8006f2e:	f7ff ffd8 	bl	8006ee2 <USBH_Get_USB_Status>
}
 8006f32:	bd08      	pop	{r3, pc}

08006f34 <USBH_LL_OpenPipe>:
{
 8006f34:	b510      	push	{r4, lr}
 8006f36:	b084      	sub	sp, #16
  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8006f38:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8006f3c:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 8006f40:	9402      	str	r4, [sp, #8]
 8006f42:	f89d 401c 	ldrb.w	r4, [sp, #28]
 8006f46:	9401      	str	r4, [sp, #4]
 8006f48:	f89d 4018 	ldrb.w	r4, [sp, #24]
 8006f4c:	9400      	str	r4, [sp, #0]
 8006f4e:	f7fa f95f 	bl	8001210 <HAL_HCD_HC_Init>
  usb_status = USBH_Get_USB_Status(hal_status);
 8006f52:	f7ff ffc6 	bl	8006ee2 <USBH_Get_USB_Status>
}
 8006f56:	b004      	add	sp, #16
 8006f58:	bd10      	pop	{r4, pc}

08006f5a <USBH_LL_ClosePipe>:
{
 8006f5a:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8006f5c:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8006f60:	f7fa f9a6 	bl	80012b0 <HAL_HCD_HC_Halt>
  usb_status = USBH_Get_USB_Status(hal_status);
 8006f64:	f7ff ffbd 	bl	8006ee2 <USBH_Get_USB_Status>
}
 8006f68:	bd08      	pop	{r3, pc}

08006f6a <USBH_LL_SubmitURB>:
{
 8006f6a:	b510      	push	{r4, lr}
 8006f6c:	b084      	sub	sp, #16
  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8006f6e:	f8d0 03c4 	ldr.w	r0, [r0, #964]	; 0x3c4
 8006f72:	f89d 4024 	ldrb.w	r4, [sp, #36]	; 0x24
 8006f76:	9403      	str	r4, [sp, #12]
 8006f78:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 8006f7c:	9402      	str	r4, [sp, #8]
 8006f7e:	9c07      	ldr	r4, [sp, #28]
 8006f80:	9401      	str	r4, [sp, #4]
 8006f82:	f89d 4018 	ldrb.w	r4, [sp, #24]
 8006f86:	9400      	str	r4, [sp, #0]
 8006f88:	f7fa fa01 	bl	800138e <HAL_HCD_HC_SubmitRequest>
  usb_status =  USBH_Get_USB_Status(hal_status);
 8006f8c:	f7ff ffa9 	bl	8006ee2 <USBH_Get_USB_Status>
}
 8006f90:	b004      	add	sp, #16
 8006f92:	bd10      	pop	{r4, pc}

08006f94 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 8006f94:	b508      	push	{r3, lr}
  uint8_t data = state; 
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8006f96:	b128      	cbz	r0, 8006fa4 <MX_DriverVbusFS+0x10>
    data = GPIO_PIN_SET;
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8006f98:	2200      	movs	r2, #0
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8006f9a:	2101      	movs	r1, #1
 8006f9c:	4802      	ldr	r0, [pc, #8]	; (8006fa8 <MX_DriverVbusFS+0x14>)
 8006f9e:	f7fa f8c4 	bl	800112a <HAL_GPIO_WritePin>
 8006fa2:	bd08      	pop	{r3, pc}
    data = GPIO_PIN_SET;
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	e7f8      	b.n	8006f9a <MX_DriverVbusFS+0x6>
 8006fa8:	40020800 	.word	0x40020800

08006fac <__aeabi_uldivmod>:
 8006fac:	b953      	cbnz	r3, 8006fc4 <__aeabi_uldivmod+0x18>
 8006fae:	b94a      	cbnz	r2, 8006fc4 <__aeabi_uldivmod+0x18>
 8006fb0:	2900      	cmp	r1, #0
 8006fb2:	bf08      	it	eq
 8006fb4:	2800      	cmpeq	r0, #0
 8006fb6:	bf1c      	itt	ne
 8006fb8:	f04f 31ff 	movne.w	r1, #4294967295
 8006fbc:	f04f 30ff 	movne.w	r0, #4294967295
 8006fc0:	f000 b97a 	b.w	80072b8 <__aeabi_idiv0>
 8006fc4:	f1ad 0c08 	sub.w	ip, sp, #8
 8006fc8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8006fcc:	f000 f806 	bl	8006fdc <__udivmoddi4>
 8006fd0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006fd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006fd8:	b004      	add	sp, #16
 8006fda:	4770      	bx	lr

08006fdc <__udivmoddi4>:
 8006fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fe0:	468c      	mov	ip, r1
 8006fe2:	460d      	mov	r5, r1
 8006fe4:	4604      	mov	r4, r0
 8006fe6:	9e08      	ldr	r6, [sp, #32]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d151      	bne.n	8007090 <__udivmoddi4+0xb4>
 8006fec:	428a      	cmp	r2, r1
 8006fee:	4617      	mov	r7, r2
 8006ff0:	d96d      	bls.n	80070ce <__udivmoddi4+0xf2>
 8006ff2:	fab2 fe82 	clz	lr, r2
 8006ff6:	f1be 0f00 	cmp.w	lr, #0
 8006ffa:	d00b      	beq.n	8007014 <__udivmoddi4+0x38>
 8006ffc:	f1ce 0c20 	rsb	ip, lr, #32
 8007000:	fa01 f50e 	lsl.w	r5, r1, lr
 8007004:	fa20 fc0c 	lsr.w	ip, r0, ip
 8007008:	fa02 f70e 	lsl.w	r7, r2, lr
 800700c:	ea4c 0c05 	orr.w	ip, ip, r5
 8007010:	fa00 f40e 	lsl.w	r4, r0, lr
 8007014:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8007018:	0c25      	lsrs	r5, r4, #16
 800701a:	fbbc f8fa 	udiv	r8, ip, sl
 800701e:	fa1f f987 	uxth.w	r9, r7
 8007022:	fb0a cc18 	mls	ip, sl, r8, ip
 8007026:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800702a:	fb08 f309 	mul.w	r3, r8, r9
 800702e:	42ab      	cmp	r3, r5
 8007030:	d90a      	bls.n	8007048 <__udivmoddi4+0x6c>
 8007032:	19ed      	adds	r5, r5, r7
 8007034:	f108 32ff 	add.w	r2, r8, #4294967295
 8007038:	f080 8123 	bcs.w	8007282 <__udivmoddi4+0x2a6>
 800703c:	42ab      	cmp	r3, r5
 800703e:	f240 8120 	bls.w	8007282 <__udivmoddi4+0x2a6>
 8007042:	f1a8 0802 	sub.w	r8, r8, #2
 8007046:	443d      	add	r5, r7
 8007048:	1aed      	subs	r5, r5, r3
 800704a:	b2a4      	uxth	r4, r4
 800704c:	fbb5 f0fa 	udiv	r0, r5, sl
 8007050:	fb0a 5510 	mls	r5, sl, r0, r5
 8007054:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8007058:	fb00 f909 	mul.w	r9, r0, r9
 800705c:	45a1      	cmp	r9, r4
 800705e:	d909      	bls.n	8007074 <__udivmoddi4+0x98>
 8007060:	19e4      	adds	r4, r4, r7
 8007062:	f100 33ff 	add.w	r3, r0, #4294967295
 8007066:	f080 810a 	bcs.w	800727e <__udivmoddi4+0x2a2>
 800706a:	45a1      	cmp	r9, r4
 800706c:	f240 8107 	bls.w	800727e <__udivmoddi4+0x2a2>
 8007070:	3802      	subs	r0, #2
 8007072:	443c      	add	r4, r7
 8007074:	eba4 0409 	sub.w	r4, r4, r9
 8007078:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800707c:	2100      	movs	r1, #0
 800707e:	2e00      	cmp	r6, #0
 8007080:	d061      	beq.n	8007146 <__udivmoddi4+0x16a>
 8007082:	fa24 f40e 	lsr.w	r4, r4, lr
 8007086:	2300      	movs	r3, #0
 8007088:	6034      	str	r4, [r6, #0]
 800708a:	6073      	str	r3, [r6, #4]
 800708c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007090:	428b      	cmp	r3, r1
 8007092:	d907      	bls.n	80070a4 <__udivmoddi4+0xc8>
 8007094:	2e00      	cmp	r6, #0
 8007096:	d054      	beq.n	8007142 <__udivmoddi4+0x166>
 8007098:	2100      	movs	r1, #0
 800709a:	e886 0021 	stmia.w	r6, {r0, r5}
 800709e:	4608      	mov	r0, r1
 80070a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070a4:	fab3 f183 	clz	r1, r3
 80070a8:	2900      	cmp	r1, #0
 80070aa:	f040 808e 	bne.w	80071ca <__udivmoddi4+0x1ee>
 80070ae:	42ab      	cmp	r3, r5
 80070b0:	d302      	bcc.n	80070b8 <__udivmoddi4+0xdc>
 80070b2:	4282      	cmp	r2, r0
 80070b4:	f200 80fa 	bhi.w	80072ac <__udivmoddi4+0x2d0>
 80070b8:	1a84      	subs	r4, r0, r2
 80070ba:	eb65 0503 	sbc.w	r5, r5, r3
 80070be:	2001      	movs	r0, #1
 80070c0:	46ac      	mov	ip, r5
 80070c2:	2e00      	cmp	r6, #0
 80070c4:	d03f      	beq.n	8007146 <__udivmoddi4+0x16a>
 80070c6:	e886 1010 	stmia.w	r6, {r4, ip}
 80070ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070ce:	b912      	cbnz	r2, 80070d6 <__udivmoddi4+0xfa>
 80070d0:	2701      	movs	r7, #1
 80070d2:	fbb7 f7f2 	udiv	r7, r7, r2
 80070d6:	fab7 fe87 	clz	lr, r7
 80070da:	f1be 0f00 	cmp.w	lr, #0
 80070de:	d134      	bne.n	800714a <__udivmoddi4+0x16e>
 80070e0:	1beb      	subs	r3, r5, r7
 80070e2:	0c3a      	lsrs	r2, r7, #16
 80070e4:	fa1f fc87 	uxth.w	ip, r7
 80070e8:	2101      	movs	r1, #1
 80070ea:	fbb3 f8f2 	udiv	r8, r3, r2
 80070ee:	0c25      	lsrs	r5, r4, #16
 80070f0:	fb02 3318 	mls	r3, r2, r8, r3
 80070f4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80070f8:	fb0c f308 	mul.w	r3, ip, r8
 80070fc:	42ab      	cmp	r3, r5
 80070fe:	d907      	bls.n	8007110 <__udivmoddi4+0x134>
 8007100:	19ed      	adds	r5, r5, r7
 8007102:	f108 30ff 	add.w	r0, r8, #4294967295
 8007106:	d202      	bcs.n	800710e <__udivmoddi4+0x132>
 8007108:	42ab      	cmp	r3, r5
 800710a:	f200 80d1 	bhi.w	80072b0 <__udivmoddi4+0x2d4>
 800710e:	4680      	mov	r8, r0
 8007110:	1aed      	subs	r5, r5, r3
 8007112:	b2a3      	uxth	r3, r4
 8007114:	fbb5 f0f2 	udiv	r0, r5, r2
 8007118:	fb02 5510 	mls	r5, r2, r0, r5
 800711c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8007120:	fb0c fc00 	mul.w	ip, ip, r0
 8007124:	45a4      	cmp	ip, r4
 8007126:	d907      	bls.n	8007138 <__udivmoddi4+0x15c>
 8007128:	19e4      	adds	r4, r4, r7
 800712a:	f100 33ff 	add.w	r3, r0, #4294967295
 800712e:	d202      	bcs.n	8007136 <__udivmoddi4+0x15a>
 8007130:	45a4      	cmp	ip, r4
 8007132:	f200 80b8 	bhi.w	80072a6 <__udivmoddi4+0x2ca>
 8007136:	4618      	mov	r0, r3
 8007138:	eba4 040c 	sub.w	r4, r4, ip
 800713c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8007140:	e79d      	b.n	800707e <__udivmoddi4+0xa2>
 8007142:	4631      	mov	r1, r6
 8007144:	4630      	mov	r0, r6
 8007146:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800714a:	f1ce 0420 	rsb	r4, lr, #32
 800714e:	fa05 f30e 	lsl.w	r3, r5, lr
 8007152:	fa07 f70e 	lsl.w	r7, r7, lr
 8007156:	fa20 f804 	lsr.w	r8, r0, r4
 800715a:	0c3a      	lsrs	r2, r7, #16
 800715c:	fa25 f404 	lsr.w	r4, r5, r4
 8007160:	ea48 0803 	orr.w	r8, r8, r3
 8007164:	fbb4 f1f2 	udiv	r1, r4, r2
 8007168:	ea4f 4518 	mov.w	r5, r8, lsr #16
 800716c:	fb02 4411 	mls	r4, r2, r1, r4
 8007170:	fa1f fc87 	uxth.w	ip, r7
 8007174:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8007178:	fb01 f30c 	mul.w	r3, r1, ip
 800717c:	42ab      	cmp	r3, r5
 800717e:	fa00 f40e 	lsl.w	r4, r0, lr
 8007182:	d909      	bls.n	8007198 <__udivmoddi4+0x1bc>
 8007184:	19ed      	adds	r5, r5, r7
 8007186:	f101 30ff 	add.w	r0, r1, #4294967295
 800718a:	f080 808a 	bcs.w	80072a2 <__udivmoddi4+0x2c6>
 800718e:	42ab      	cmp	r3, r5
 8007190:	f240 8087 	bls.w	80072a2 <__udivmoddi4+0x2c6>
 8007194:	3902      	subs	r1, #2
 8007196:	443d      	add	r5, r7
 8007198:	1aeb      	subs	r3, r5, r3
 800719a:	fa1f f588 	uxth.w	r5, r8
 800719e:	fbb3 f0f2 	udiv	r0, r3, r2
 80071a2:	fb02 3310 	mls	r3, r2, r0, r3
 80071a6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80071aa:	fb00 f30c 	mul.w	r3, r0, ip
 80071ae:	42ab      	cmp	r3, r5
 80071b0:	d907      	bls.n	80071c2 <__udivmoddi4+0x1e6>
 80071b2:	19ed      	adds	r5, r5, r7
 80071b4:	f100 38ff 	add.w	r8, r0, #4294967295
 80071b8:	d26f      	bcs.n	800729a <__udivmoddi4+0x2be>
 80071ba:	42ab      	cmp	r3, r5
 80071bc:	d96d      	bls.n	800729a <__udivmoddi4+0x2be>
 80071be:	3802      	subs	r0, #2
 80071c0:	443d      	add	r5, r7
 80071c2:	1aeb      	subs	r3, r5, r3
 80071c4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80071c8:	e78f      	b.n	80070ea <__udivmoddi4+0x10e>
 80071ca:	f1c1 0720 	rsb	r7, r1, #32
 80071ce:	fa22 f807 	lsr.w	r8, r2, r7
 80071d2:	408b      	lsls	r3, r1
 80071d4:	fa05 f401 	lsl.w	r4, r5, r1
 80071d8:	ea48 0303 	orr.w	r3, r8, r3
 80071dc:	fa20 fe07 	lsr.w	lr, r0, r7
 80071e0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80071e4:	40fd      	lsrs	r5, r7
 80071e6:	ea4e 0e04 	orr.w	lr, lr, r4
 80071ea:	fbb5 f9fc 	udiv	r9, r5, ip
 80071ee:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80071f2:	fb0c 5519 	mls	r5, ip, r9, r5
 80071f6:	fa1f f883 	uxth.w	r8, r3
 80071fa:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80071fe:	fb09 f408 	mul.w	r4, r9, r8
 8007202:	42ac      	cmp	r4, r5
 8007204:	fa02 f201 	lsl.w	r2, r2, r1
 8007208:	fa00 fa01 	lsl.w	sl, r0, r1
 800720c:	d908      	bls.n	8007220 <__udivmoddi4+0x244>
 800720e:	18ed      	adds	r5, r5, r3
 8007210:	f109 30ff 	add.w	r0, r9, #4294967295
 8007214:	d243      	bcs.n	800729e <__udivmoddi4+0x2c2>
 8007216:	42ac      	cmp	r4, r5
 8007218:	d941      	bls.n	800729e <__udivmoddi4+0x2c2>
 800721a:	f1a9 0902 	sub.w	r9, r9, #2
 800721e:	441d      	add	r5, r3
 8007220:	1b2d      	subs	r5, r5, r4
 8007222:	fa1f fe8e 	uxth.w	lr, lr
 8007226:	fbb5 f0fc 	udiv	r0, r5, ip
 800722a:	fb0c 5510 	mls	r5, ip, r0, r5
 800722e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8007232:	fb00 f808 	mul.w	r8, r0, r8
 8007236:	45a0      	cmp	r8, r4
 8007238:	d907      	bls.n	800724a <__udivmoddi4+0x26e>
 800723a:	18e4      	adds	r4, r4, r3
 800723c:	f100 35ff 	add.w	r5, r0, #4294967295
 8007240:	d229      	bcs.n	8007296 <__udivmoddi4+0x2ba>
 8007242:	45a0      	cmp	r8, r4
 8007244:	d927      	bls.n	8007296 <__udivmoddi4+0x2ba>
 8007246:	3802      	subs	r0, #2
 8007248:	441c      	add	r4, r3
 800724a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800724e:	eba4 0408 	sub.w	r4, r4, r8
 8007252:	fba0 8902 	umull	r8, r9, r0, r2
 8007256:	454c      	cmp	r4, r9
 8007258:	46c6      	mov	lr, r8
 800725a:	464d      	mov	r5, r9
 800725c:	d315      	bcc.n	800728a <__udivmoddi4+0x2ae>
 800725e:	d012      	beq.n	8007286 <__udivmoddi4+0x2aa>
 8007260:	b156      	cbz	r6, 8007278 <__udivmoddi4+0x29c>
 8007262:	ebba 030e 	subs.w	r3, sl, lr
 8007266:	eb64 0405 	sbc.w	r4, r4, r5
 800726a:	fa04 f707 	lsl.w	r7, r4, r7
 800726e:	40cb      	lsrs	r3, r1
 8007270:	431f      	orrs	r7, r3
 8007272:	40cc      	lsrs	r4, r1
 8007274:	6037      	str	r7, [r6, #0]
 8007276:	6074      	str	r4, [r6, #4]
 8007278:	2100      	movs	r1, #0
 800727a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800727e:	4618      	mov	r0, r3
 8007280:	e6f8      	b.n	8007074 <__udivmoddi4+0x98>
 8007282:	4690      	mov	r8, r2
 8007284:	e6e0      	b.n	8007048 <__udivmoddi4+0x6c>
 8007286:	45c2      	cmp	sl, r8
 8007288:	d2ea      	bcs.n	8007260 <__udivmoddi4+0x284>
 800728a:	ebb8 0e02 	subs.w	lr, r8, r2
 800728e:	eb69 0503 	sbc.w	r5, r9, r3
 8007292:	3801      	subs	r0, #1
 8007294:	e7e4      	b.n	8007260 <__udivmoddi4+0x284>
 8007296:	4628      	mov	r0, r5
 8007298:	e7d7      	b.n	800724a <__udivmoddi4+0x26e>
 800729a:	4640      	mov	r0, r8
 800729c:	e791      	b.n	80071c2 <__udivmoddi4+0x1e6>
 800729e:	4681      	mov	r9, r0
 80072a0:	e7be      	b.n	8007220 <__udivmoddi4+0x244>
 80072a2:	4601      	mov	r1, r0
 80072a4:	e778      	b.n	8007198 <__udivmoddi4+0x1bc>
 80072a6:	3802      	subs	r0, #2
 80072a8:	443c      	add	r4, r7
 80072aa:	e745      	b.n	8007138 <__udivmoddi4+0x15c>
 80072ac:	4608      	mov	r0, r1
 80072ae:	e708      	b.n	80070c2 <__udivmoddi4+0xe6>
 80072b0:	f1a8 0802 	sub.w	r8, r8, #2
 80072b4:	443d      	add	r5, r7
 80072b6:	e72b      	b.n	8007110 <__udivmoddi4+0x134>

080072b8 <__aeabi_idiv0>:
 80072b8:	4770      	bx	lr
 80072ba:	bf00      	nop

080072bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80072bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80072f4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80072c0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80072c2:	e003      	b.n	80072cc <LoopCopyDataInit>

080072c4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80072c4:	4b0c      	ldr	r3, [pc, #48]	; (80072f8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80072c6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80072c8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80072ca:	3104      	adds	r1, #4

080072cc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80072cc:	480b      	ldr	r0, [pc, #44]	; (80072fc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80072ce:	4b0c      	ldr	r3, [pc, #48]	; (8007300 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80072d0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80072d2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80072d4:	d3f6      	bcc.n	80072c4 <CopyDataInit>
  ldr  r2, =_sbss
 80072d6:	4a0b      	ldr	r2, [pc, #44]	; (8007304 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80072d8:	e002      	b.n	80072e0 <LoopFillZerobss>

080072da <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80072da:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80072dc:	f842 3b04 	str.w	r3, [r2], #4

080072e0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80072e0:	4b09      	ldr	r3, [pc, #36]	; (8007308 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80072e2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80072e4:	d3f9      	bcc.n	80072da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80072e6:	f7ff fc47 	bl	8006b78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80072ea:	f000 f817 	bl	800731c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80072ee:	f7ff f999 	bl	8006624 <main>
  bx  lr    
 80072f2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80072f4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80072f8:	0800755c 	.word	0x0800755c
  ldr  r0, =_sdata
 80072fc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007300:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 8007304:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 8007308:	20000b8c 	.word	0x20000b8c

0800730c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800730c:	e7fe      	b.n	800730c <ADC_IRQHandler>
	...

08007310 <__errno>:
 8007310:	4b01      	ldr	r3, [pc, #4]	; (8007318 <__errno+0x8>)
 8007312:	6818      	ldr	r0, [r3, #0]
 8007314:	4770      	bx	lr
 8007316:	bf00      	nop
 8007318:	2000002c 	.word	0x2000002c

0800731c <__libc_init_array>:
 800731c:	b570      	push	{r4, r5, r6, lr}
 800731e:	4e0d      	ldr	r6, [pc, #52]	; (8007354 <__libc_init_array+0x38>)
 8007320:	4c0d      	ldr	r4, [pc, #52]	; (8007358 <__libc_init_array+0x3c>)
 8007322:	1ba4      	subs	r4, r4, r6
 8007324:	10a4      	asrs	r4, r4, #2
 8007326:	2500      	movs	r5, #0
 8007328:	42a5      	cmp	r5, r4
 800732a:	d109      	bne.n	8007340 <__libc_init_array+0x24>
 800732c:	4e0b      	ldr	r6, [pc, #44]	; (800735c <__libc_init_array+0x40>)
 800732e:	4c0c      	ldr	r4, [pc, #48]	; (8007360 <__libc_init_array+0x44>)
 8007330:	f000 f8ee 	bl	8007510 <_init>
 8007334:	1ba4      	subs	r4, r4, r6
 8007336:	10a4      	asrs	r4, r4, #2
 8007338:	2500      	movs	r5, #0
 800733a:	42a5      	cmp	r5, r4
 800733c:	d105      	bne.n	800734a <__libc_init_array+0x2e>
 800733e:	bd70      	pop	{r4, r5, r6, pc}
 8007340:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007344:	4798      	blx	r3
 8007346:	3501      	adds	r5, #1
 8007348:	e7ee      	b.n	8007328 <__libc_init_array+0xc>
 800734a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800734e:	4798      	blx	r3
 8007350:	3501      	adds	r5, #1
 8007352:	e7f2      	b.n	800733a <__libc_init_array+0x1e>
 8007354:	08007554 	.word	0x08007554
 8007358:	08007554 	.word	0x08007554
 800735c:	08007554 	.word	0x08007554
 8007360:	08007558 	.word	0x08007558

08007364 <malloc>:
 8007364:	4b02      	ldr	r3, [pc, #8]	; (8007370 <malloc+0xc>)
 8007366:	4601      	mov	r1, r0
 8007368:	6818      	ldr	r0, [r3, #0]
 800736a:	f000 b861 	b.w	8007430 <_malloc_r>
 800736e:	bf00      	nop
 8007370:	2000002c 	.word	0x2000002c

08007374 <free>:
 8007374:	4b02      	ldr	r3, [pc, #8]	; (8007380 <free+0xc>)
 8007376:	4601      	mov	r1, r0
 8007378:	6818      	ldr	r0, [r3, #0]
 800737a:	f000 b80b 	b.w	8007394 <_free_r>
 800737e:	bf00      	nop
 8007380:	2000002c 	.word	0x2000002c

08007384 <memset>:
 8007384:	4402      	add	r2, r0
 8007386:	4603      	mov	r3, r0
 8007388:	4293      	cmp	r3, r2
 800738a:	d100      	bne.n	800738e <memset+0xa>
 800738c:	4770      	bx	lr
 800738e:	f803 1b01 	strb.w	r1, [r3], #1
 8007392:	e7f9      	b.n	8007388 <memset+0x4>

08007394 <_free_r>:
 8007394:	b538      	push	{r3, r4, r5, lr}
 8007396:	4605      	mov	r5, r0
 8007398:	2900      	cmp	r1, #0
 800739a:	d045      	beq.n	8007428 <_free_r+0x94>
 800739c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073a0:	1f0c      	subs	r4, r1, #4
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	bfb8      	it	lt
 80073a6:	18e4      	addlt	r4, r4, r3
 80073a8:	f000 f8b0 	bl	800750c <__malloc_lock>
 80073ac:	4a1f      	ldr	r2, [pc, #124]	; (800742c <_free_r+0x98>)
 80073ae:	6813      	ldr	r3, [r2, #0]
 80073b0:	4610      	mov	r0, r2
 80073b2:	b933      	cbnz	r3, 80073c2 <_free_r+0x2e>
 80073b4:	6063      	str	r3, [r4, #4]
 80073b6:	6014      	str	r4, [r2, #0]
 80073b8:	4628      	mov	r0, r5
 80073ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073be:	f000 b8a6 	b.w	800750e <__malloc_unlock>
 80073c2:	42a3      	cmp	r3, r4
 80073c4:	d90c      	bls.n	80073e0 <_free_r+0x4c>
 80073c6:	6821      	ldr	r1, [r4, #0]
 80073c8:	1862      	adds	r2, r4, r1
 80073ca:	4293      	cmp	r3, r2
 80073cc:	bf04      	itt	eq
 80073ce:	681a      	ldreq	r2, [r3, #0]
 80073d0:	685b      	ldreq	r3, [r3, #4]
 80073d2:	6063      	str	r3, [r4, #4]
 80073d4:	bf04      	itt	eq
 80073d6:	1852      	addeq	r2, r2, r1
 80073d8:	6022      	streq	r2, [r4, #0]
 80073da:	6004      	str	r4, [r0, #0]
 80073dc:	e7ec      	b.n	80073b8 <_free_r+0x24>
 80073de:	4613      	mov	r3, r2
 80073e0:	685a      	ldr	r2, [r3, #4]
 80073e2:	b10a      	cbz	r2, 80073e8 <_free_r+0x54>
 80073e4:	42a2      	cmp	r2, r4
 80073e6:	d9fa      	bls.n	80073de <_free_r+0x4a>
 80073e8:	6819      	ldr	r1, [r3, #0]
 80073ea:	1858      	adds	r0, r3, r1
 80073ec:	42a0      	cmp	r0, r4
 80073ee:	d10b      	bne.n	8007408 <_free_r+0x74>
 80073f0:	6820      	ldr	r0, [r4, #0]
 80073f2:	4401      	add	r1, r0
 80073f4:	1858      	adds	r0, r3, r1
 80073f6:	4282      	cmp	r2, r0
 80073f8:	6019      	str	r1, [r3, #0]
 80073fa:	d1dd      	bne.n	80073b8 <_free_r+0x24>
 80073fc:	6810      	ldr	r0, [r2, #0]
 80073fe:	6852      	ldr	r2, [r2, #4]
 8007400:	605a      	str	r2, [r3, #4]
 8007402:	4401      	add	r1, r0
 8007404:	6019      	str	r1, [r3, #0]
 8007406:	e7d7      	b.n	80073b8 <_free_r+0x24>
 8007408:	d902      	bls.n	8007410 <_free_r+0x7c>
 800740a:	230c      	movs	r3, #12
 800740c:	602b      	str	r3, [r5, #0]
 800740e:	e7d3      	b.n	80073b8 <_free_r+0x24>
 8007410:	6820      	ldr	r0, [r4, #0]
 8007412:	1821      	adds	r1, r4, r0
 8007414:	428a      	cmp	r2, r1
 8007416:	bf04      	itt	eq
 8007418:	6811      	ldreq	r1, [r2, #0]
 800741a:	6852      	ldreq	r2, [r2, #4]
 800741c:	6062      	str	r2, [r4, #4]
 800741e:	bf04      	itt	eq
 8007420:	1809      	addeq	r1, r1, r0
 8007422:	6021      	streq	r1, [r4, #0]
 8007424:	605c      	str	r4, [r3, #4]
 8007426:	e7c7      	b.n	80073b8 <_free_r+0x24>
 8007428:	bd38      	pop	{r3, r4, r5, pc}
 800742a:	bf00      	nop
 800742c:	200000bc 	.word	0x200000bc

08007430 <_malloc_r>:
 8007430:	b570      	push	{r4, r5, r6, lr}
 8007432:	1ccd      	adds	r5, r1, #3
 8007434:	f025 0503 	bic.w	r5, r5, #3
 8007438:	3508      	adds	r5, #8
 800743a:	2d0c      	cmp	r5, #12
 800743c:	bf38      	it	cc
 800743e:	250c      	movcc	r5, #12
 8007440:	2d00      	cmp	r5, #0
 8007442:	4606      	mov	r6, r0
 8007444:	db01      	blt.n	800744a <_malloc_r+0x1a>
 8007446:	42a9      	cmp	r1, r5
 8007448:	d903      	bls.n	8007452 <_malloc_r+0x22>
 800744a:	230c      	movs	r3, #12
 800744c:	6033      	str	r3, [r6, #0]
 800744e:	2000      	movs	r0, #0
 8007450:	bd70      	pop	{r4, r5, r6, pc}
 8007452:	f000 f85b 	bl	800750c <__malloc_lock>
 8007456:	4a23      	ldr	r2, [pc, #140]	; (80074e4 <_malloc_r+0xb4>)
 8007458:	6814      	ldr	r4, [r2, #0]
 800745a:	4621      	mov	r1, r4
 800745c:	b991      	cbnz	r1, 8007484 <_malloc_r+0x54>
 800745e:	4c22      	ldr	r4, [pc, #136]	; (80074e8 <_malloc_r+0xb8>)
 8007460:	6823      	ldr	r3, [r4, #0]
 8007462:	b91b      	cbnz	r3, 800746c <_malloc_r+0x3c>
 8007464:	4630      	mov	r0, r6
 8007466:	f000 f841 	bl	80074ec <_sbrk_r>
 800746a:	6020      	str	r0, [r4, #0]
 800746c:	4629      	mov	r1, r5
 800746e:	4630      	mov	r0, r6
 8007470:	f000 f83c 	bl	80074ec <_sbrk_r>
 8007474:	1c43      	adds	r3, r0, #1
 8007476:	d126      	bne.n	80074c6 <_malloc_r+0x96>
 8007478:	230c      	movs	r3, #12
 800747a:	6033      	str	r3, [r6, #0]
 800747c:	4630      	mov	r0, r6
 800747e:	f000 f846 	bl	800750e <__malloc_unlock>
 8007482:	e7e4      	b.n	800744e <_malloc_r+0x1e>
 8007484:	680b      	ldr	r3, [r1, #0]
 8007486:	1b5b      	subs	r3, r3, r5
 8007488:	d41a      	bmi.n	80074c0 <_malloc_r+0x90>
 800748a:	2b0b      	cmp	r3, #11
 800748c:	d90f      	bls.n	80074ae <_malloc_r+0x7e>
 800748e:	600b      	str	r3, [r1, #0]
 8007490:	50cd      	str	r5, [r1, r3]
 8007492:	18cc      	adds	r4, r1, r3
 8007494:	4630      	mov	r0, r6
 8007496:	f000 f83a 	bl	800750e <__malloc_unlock>
 800749a:	f104 000b 	add.w	r0, r4, #11
 800749e:	1d23      	adds	r3, r4, #4
 80074a0:	f020 0007 	bic.w	r0, r0, #7
 80074a4:	1ac3      	subs	r3, r0, r3
 80074a6:	d01b      	beq.n	80074e0 <_malloc_r+0xb0>
 80074a8:	425a      	negs	r2, r3
 80074aa:	50e2      	str	r2, [r4, r3]
 80074ac:	bd70      	pop	{r4, r5, r6, pc}
 80074ae:	428c      	cmp	r4, r1
 80074b0:	bf0d      	iteet	eq
 80074b2:	6863      	ldreq	r3, [r4, #4]
 80074b4:	684b      	ldrne	r3, [r1, #4]
 80074b6:	6063      	strne	r3, [r4, #4]
 80074b8:	6013      	streq	r3, [r2, #0]
 80074ba:	bf18      	it	ne
 80074bc:	460c      	movne	r4, r1
 80074be:	e7e9      	b.n	8007494 <_malloc_r+0x64>
 80074c0:	460c      	mov	r4, r1
 80074c2:	6849      	ldr	r1, [r1, #4]
 80074c4:	e7ca      	b.n	800745c <_malloc_r+0x2c>
 80074c6:	1cc4      	adds	r4, r0, #3
 80074c8:	f024 0403 	bic.w	r4, r4, #3
 80074cc:	42a0      	cmp	r0, r4
 80074ce:	d005      	beq.n	80074dc <_malloc_r+0xac>
 80074d0:	1a21      	subs	r1, r4, r0
 80074d2:	4630      	mov	r0, r6
 80074d4:	f000 f80a 	bl	80074ec <_sbrk_r>
 80074d8:	3001      	adds	r0, #1
 80074da:	d0cd      	beq.n	8007478 <_malloc_r+0x48>
 80074dc:	6025      	str	r5, [r4, #0]
 80074de:	e7d9      	b.n	8007494 <_malloc_r+0x64>
 80074e0:	bd70      	pop	{r4, r5, r6, pc}
 80074e2:	bf00      	nop
 80074e4:	200000bc 	.word	0x200000bc
 80074e8:	200000c0 	.word	0x200000c0

080074ec <_sbrk_r>:
 80074ec:	b538      	push	{r3, r4, r5, lr}
 80074ee:	4c06      	ldr	r4, [pc, #24]	; (8007508 <_sbrk_r+0x1c>)
 80074f0:	2300      	movs	r3, #0
 80074f2:	4605      	mov	r5, r0
 80074f4:	4608      	mov	r0, r1
 80074f6:	6023      	str	r3, [r4, #0]
 80074f8:	f7ff fade 	bl	8006ab8 <_sbrk>
 80074fc:	1c43      	adds	r3, r0, #1
 80074fe:	d102      	bne.n	8007506 <_sbrk_r+0x1a>
 8007500:	6823      	ldr	r3, [r4, #0]
 8007502:	b103      	cbz	r3, 8007506 <_sbrk_r+0x1a>
 8007504:	602b      	str	r3, [r5, #0]
 8007506:	bd38      	pop	{r3, r4, r5, pc}
 8007508:	20000b88 	.word	0x20000b88

0800750c <__malloc_lock>:
 800750c:	4770      	bx	lr

0800750e <__malloc_unlock>:
 800750e:	4770      	bx	lr

08007510 <_init>:
 8007510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007512:	bf00      	nop
 8007514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007516:	bc08      	pop	{r3}
 8007518:	469e      	mov	lr, r3
 800751a:	4770      	bx	lr

0800751c <_fini>:
 800751c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800751e:	bf00      	nop
 8007520:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007522:	bc08      	pop	{r3}
 8007524:	469e      	mov	lr, r3
 8007526:	4770      	bx	lr
