TimeQuest Timing Analyzer report for DE2_Audio_Example
Wed Nov 30 12:40:33 2016
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 12. Slow 1200mV 85C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 13. Slow 1200mV 85C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 14. Slow 1200mV 85C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 15. Slow 1200mV 85C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 32. Slow 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 33. Slow 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 34. Slow 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 35. Slow 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 36. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Slow 1200mV 0C Model Metastability Report
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 51. Fast 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 52. Fast 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'
 53. Fast 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'
 54. Fast 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 55. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Fast 1200mV 0C Model Metastability Report
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths
 79. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name      ; DE2_Audio_Example                                ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE115F29C7                                    ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                             ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; Clock Name               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                      ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+
; avconf:avc|LUT_INDEX[1]  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { avconf:avc|LUT_INDEX[1] }  ;
; avconf:avc|mI2C_CTRL_CLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { avconf:avc|mI2C_CTRL_CLK } ;
; CLOCK_50                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                 ;
+--------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                ;
+------------+-----------------+--------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note                    ;
+------------+-----------------+--------------------------+-------------------------+
; 142.31 MHz ; 142.31 MHz      ; CLOCK_50                 ;                         ;
; 182.75 MHz ; 182.75 MHz      ; avconf:avc|mI2C_CTRL_CLK ;                         ;
; 478.47 MHz ; 186.99 MHz      ; avconf:avc|LUT_INDEX[1]  ; limit due to hold check ;
+------------+-----------------+--------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary               ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -6.027 ; -746.633      ;
; avconf:avc|mI2C_CTRL_CLK ; -4.472 ; -155.979      ;
; avconf:avc|LUT_INDEX[1]  ; -1.516 ; -17.394       ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|LUT_INDEX[1]  ; -2.716 ; -18.618       ;
; avconf:avc|mI2C_CTRL_CLK ; -0.344 ; -2.700        ;
; CLOCK_50                 ; -0.129 ; -0.129        ;
+--------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -3.000 ; -381.473      ;
; avconf:avc|mI2C_CTRL_CLK ; -1.285 ; -71.960       ;
; avconf:avc|LUT_INDEX[1]  ; 0.453  ; 0.000         ;
+--------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.027 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 7.058      ;
; -6.012 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 7.057      ;
; -4.528 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 5.161      ;
; -4.496 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 5.129      ;
; -4.469 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 5.102      ;
; -4.460 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 5.093      ;
; -4.457 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.396      ;
; -4.410 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 5.037      ;
; -4.385 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[8]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.297      ;
; -4.385 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[6]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.297      ;
; -4.385 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[7]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.297      ;
; -4.385 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[4]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.297      ;
; -4.385 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[5]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.297      ;
; -4.385 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[2]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.297      ;
; -4.385 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[1]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.297      ;
; -4.385 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[0]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.297      ;
; -4.385 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[3]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.297      ;
; -4.358 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 4.991      ;
; -4.348 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 5.288      ;
; -4.334 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 4.967      ;
; -4.333 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 4.960      ;
; -4.250 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.189      ;
; -4.250 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.189      ;
; -4.250 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.189      ;
; -4.250 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.189      ;
; -4.250 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.189      ;
; -4.250 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.189      ;
; -4.250 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.189      ;
; -4.250 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.189      ;
; -4.241 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 4.868      ;
; -4.232 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 4.859      ;
; -4.209 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 4.842      ;
; -4.195 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.134      ;
; -4.195 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.134      ;
; -4.195 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.134      ;
; -4.195 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.134      ;
; -4.195 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.134      ;
; -4.195 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.134      ;
; -4.195 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.134      ;
; -4.195 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.134      ;
; -4.195 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.134      ;
; -4.195 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.134      ;
; -4.195 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.134      ;
; -4.195 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.134      ;
; -4.190 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 4.823      ;
; -4.167 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 5.099      ;
; -4.151 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 4.784      ;
; -4.104 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[8]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.016      ;
; -4.104 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[6]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.016      ;
; -4.104 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[7]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.016      ;
; -4.104 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[4]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.016      ;
; -4.104 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[5]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.016      ;
; -4.104 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[2]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.016      ;
; -4.104 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[1]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.016      ;
; -4.104 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[0]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.016      ;
; -4.104 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[3]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.016      ;
; -4.096 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.035      ;
; -4.083 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 4.710      ;
; -4.063 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 4.696      ;
; -4.061 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.980      ;
; -4.061 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 4.688      ;
; -4.058 ; snd                                                                                                                                                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.289      ; 5.385      ;
; -4.058 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.991      ;
; -4.055 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.973      ;
; -4.055 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.973      ;
; -4.055 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.973      ;
; -4.055 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.973      ;
; -4.055 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.973      ;
; -4.055 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.973      ;
; -4.055 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.973      ;
; -4.055 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.973      ;
; -4.040 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.979      ;
; -4.037 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 4.664      ;
; -4.030 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 4.663      ;
; -4.030 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 4.657      ;
; -4.025 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.943      ;
; -4.020 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 4.653      ;
; -4.019 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 4.652      ;
; -4.006 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 4.639      ;
; -4.006 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.365     ; 4.639      ;
; -4.000 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.918      ;
; -4.000 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.918      ;
; -4.000 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.918      ;
; -4.000 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.918      ;
; -4.000 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.918      ;
; -4.000 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.918      ;
; -4.000 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.918      ;
; -4.000 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.918      ;
; -4.000 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.918      ;
; -4.000 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.918      ;
; -4.000 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.918      ;
; -4.000 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.918      ;
; -3.981 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.913      ;
; -3.981 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.913      ;
; -3.981 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.913      ;
; -3.981 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.913      ;
; -3.981 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.913      ;
; -3.981 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.913      ;
; -3.981 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.913      ;
; -3.981 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 4.913      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                         ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -4.472 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -3.337     ; 2.133      ;
; -4.472 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -3.337     ; 2.133      ;
; -4.472 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -3.337     ; 2.133      ;
; -4.472 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -3.337     ; 2.133      ;
; -4.404 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -3.342     ; 2.060      ;
; -4.392 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -3.342     ; 2.048      ;
; -4.370 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 5.295      ;
; -4.272 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -3.342     ; 1.928      ;
; -4.260 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -3.342     ; 1.916      ;
; -4.211 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 5.131      ;
; -4.107 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 5.031      ;
; -4.066 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.069      ; 8.133      ;
; -4.018 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 4.967      ;
; -4.018 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 4.967      ;
; -4.018 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 4.967      ;
; -4.018 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 4.967      ;
; -3.908 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 4.829      ;
; -3.803 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.068      ; 7.869      ;
; -3.587 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 4.508      ;
; -3.461 ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 4.380      ;
; -3.243 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 4.164      ;
; -3.085 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.087     ; 3.996      ;
; -3.085 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.087     ; 3.996      ;
; -3.067 ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.986      ;
; -3.019 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.055      ; 7.072      ;
; -3.019 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.055      ; 7.072      ;
; -2.966 ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.889      ;
; -2.932 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.055      ; 6.985      ;
; -2.932 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.055      ; 6.985      ;
; -2.901 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.820      ;
; -2.872 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.793      ;
; -2.872 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.793      ;
; -2.864 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.788      ;
; -2.864 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 3.788      ;
; -2.842 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.765      ;
; -2.842 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.765      ;
; -2.842 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.765      ;
; -2.835 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.063      ; 6.896      ;
; -2.812 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.069      ; 6.879      ;
; -2.810 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.729      ;
; -2.806 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.727      ;
; -2.806 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.727      ;
; -2.806 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.727      ;
; -2.806 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.727      ;
; -2.806 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.727      ;
; -2.806 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.727      ;
; -2.806 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.727      ;
; -2.806 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.727      ;
; -2.806 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.065      ; 6.869      ;
; -2.806 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.065      ; 6.869      ;
; -2.805 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.732      ;
; -2.805 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.732      ;
; -2.804 ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.075     ; 3.727      ;
; -2.802 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.729      ;
; -2.802 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.729      ;
; -2.802 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.729      ;
; -2.798 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.068      ; 6.864      ;
; -2.798 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.068      ; 6.864      ;
; -2.794 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.720      ;
; -2.794 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.720      ;
; -2.776 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.067      ; 6.841      ;
; -2.776 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.067      ; 6.841      ;
; -2.776 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.067      ; 6.841      ;
; -2.764 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 3.713      ;
; -2.764 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 3.713      ;
; -2.764 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 3.713      ;
; -2.764 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 3.713      ;
; -2.748 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.668      ;
; -2.748 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.668      ;
; -2.748 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.063      ; 6.809      ;
; -2.739 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.071      ; 6.808      ;
; -2.739 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.071      ; 6.808      ;
; -2.736 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.071      ; 6.805      ;
; -2.736 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.071      ; 6.805      ;
; -2.736 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.071      ; 6.805      ;
; -2.728 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.070      ; 6.796      ;
; -2.728 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.070      ; 6.796      ;
; -2.725 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.069      ; 6.792      ;
; -2.719 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.065      ; 6.782      ;
; -2.719 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.065      ; 6.782      ;
; -2.711 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.068      ; 6.777      ;
; -2.711 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.068      ; 6.777      ;
; -2.693 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 3.642      ;
; -2.693 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 3.642      ;
; -2.693 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 3.642      ;
; -2.693 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.049     ; 3.642      ;
; -2.689 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.067      ; 6.754      ;
; -2.689 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.067      ; 6.754      ;
; -2.689 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 3.067      ; 6.754      ;
; -2.678 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.597      ;
; -2.677 ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.078     ; 3.597      ;
; -2.659 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.578      ;
; -2.655 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.576      ;
; -2.655 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.576      ;
; -2.655 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.576      ;
; -2.655 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.576      ;
; -2.655 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.576      ;
; -2.655 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.576      ;
; -2.655 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.576      ;
; -2.655 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.576      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                   ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -1.516 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.719      ; 3.229      ;
; -1.459 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.693      ; 3.148      ;
; -1.308 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.570      ; 3.011      ;
; -1.236 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.840      ; 6.209      ;
; -1.204 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.963      ; 6.163      ;
; -1.157 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.717      ; 2.875      ;
; -1.126 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.722      ; 3.160      ;
; -1.109 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.568      ; 2.801      ;
; -1.105 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.989      ; 6.088      ;
; -1.089 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.987      ; 6.077      ;
; -1.075 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.963      ; 6.034      ;
; -1.071 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.694      ; 2.759      ;
; -1.053 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.798      ; 5.975      ;
; -1.052 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.987      ; 6.040      ;
; -1.050 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.554      ; 2.729      ;
; -1.050 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.528      ; 2.702      ;
; -1.043 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.963      ; 6.002      ;
; -1.042 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.554      ; 2.729      ;
; -1.028 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.824      ; 5.977      ;
; -1.027 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.716      ; 3.053      ;
; -1.020 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.839      ; 5.983      ;
; -1.015 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.840      ; 5.988      ;
; -1.001 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.824      ; 5.950      ;
; -0.993 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.824      ; 5.950      ;
; -0.990 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.824      ; 5.947      ;
; -0.989 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.824      ; 5.938      ;
; -0.950 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.963      ; 5.909      ;
; -0.946 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.567      ; 2.819      ;
; -0.946 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.964      ; 5.904      ;
; -0.945 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.808      ; 5.886      ;
; -0.938 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.798      ; 5.860      ;
; -0.932 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.992      ; 6.236      ;
; -0.926 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.838      ; 5.888      ;
; -0.924 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.824      ; 5.872      ;
; -0.923 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.987      ; 5.911      ;
; -0.919 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.989      ; 5.902      ;
; -0.908 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.838      ; 5.870      ;
; -0.908 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.569      ; 2.601      ;
; -0.906 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.964      ; 5.864      ;
; -0.895 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.964      ; 5.853      ;
; -0.888 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.824      ; 5.836      ;
; -0.886 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.824      ; 5.843      ;
; -0.882 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.808      ; 5.823      ;
; -0.873 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.838      ; 5.835      ;
; -0.871 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.798      ; 5.793      ;
; -0.869 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.837      ; 6.012      ;
; -0.867 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.554      ; 2.545      ;
; -0.866 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.840      ; 5.839      ;
; -0.865 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.798      ; 5.787      ;
; -0.856 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.838      ; 5.818      ;
; -0.850 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.538      ; 2.521      ;
; -0.847 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.964      ; 5.805      ;
; -0.839 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.837      ; 5.982      ;
; -0.835 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.839      ; 5.798      ;
; -0.834 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.989      ; 5.817      ;
; -0.832 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.824      ; 5.789      ;
; -0.827 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.808      ; 5.768      ;
; -0.825 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.824      ; 5.773      ;
; -0.814 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.840      ; 5.787      ;
; -0.805 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.808      ; 5.746      ;
; -0.802 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.989      ; 5.785      ;
; -0.797 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.824      ; 5.745      ;
; -0.770 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.824      ; 5.719      ;
; -0.753 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.987      ; 5.741      ;
; -0.741 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.839      ; 5.704      ;
; -0.724 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.837      ; 5.867      ;
; -0.704 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.839      ; 5.667      ;
; -0.672 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.986      ; 5.968      ;
; -0.650 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.992      ; 5.954      ;
; -0.641 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.554      ; 2.500      ;
; -0.613 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.824      ; 5.742      ;
; -0.562 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.824      ; 5.691      ;
; -0.552 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.824      ; 5.681      ;
; -0.545 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 6.162      ; 6.572      ;
; -0.542 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.992      ; 5.846      ;
; -0.541 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.824      ; 5.670      ;
; -0.481 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.837      ; 5.624      ;
; -0.468 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.986      ; 5.764      ;
; -0.464 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.986      ; 5.760      ;
; -0.444 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.992      ; 5.748      ;
; -0.418 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 6.160      ; 6.434      ;
; -0.380 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 6.286      ; 6.392      ;
; -0.331 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 6.309      ; 6.373      ;
; -0.310 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 6.285      ; 6.323      ;
; -0.304 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.986      ; 5.600      ;
; -0.221 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 6.146      ; 6.224      ;
; -0.196 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 6.120      ; 6.172      ;
; -0.165 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 6.146      ; 6.176      ;
; -0.124 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 6.311      ; 6.161      ;
; -0.112 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 6.161      ; 6.129      ;
; -0.106 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 6.130      ; 6.101      ;
; -0.102 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 6.159      ; 6.299      ;
; -0.095 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 6.146      ; 6.097      ;
; 0.035  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 6.308      ; 6.315      ;
; 0.077  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 6.162      ; 6.450      ;
; 0.103  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 6.286      ; 6.409      ;
; 0.109  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 6.314      ; 6.249      ;
; 0.126  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 6.160      ; 6.390      ;
; 0.180  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 6.146      ; 6.003      ;
; 0.281  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 6.146      ; 6.222      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -2.716 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 6.386      ; 3.922      ;
; -2.174 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 6.386      ; 3.964      ;
; -1.278 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 6.418      ; 5.392      ;
; -1.255 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 6.574      ; 5.571      ;
; -1.175 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 6.571      ; 5.648      ;
; -1.142 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 6.573      ; 5.683      ;
; -1.120 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 6.403      ; 5.535      ;
; -1.112 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 6.417      ; 5.557      ;
; -1.110 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 6.577      ; 5.719      ;
; -1.104 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 6.547      ; 5.695      ;
; -1.042 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 6.416      ; 5.626      ;
; -1.041 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 6.403      ; 5.614      ;
; -1.034 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 6.548      ; 5.766      ;
; -1.030 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 6.403      ; 5.625      ;
; -0.865 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 6.375      ; 5.762      ;
; -0.810 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 6.402      ; 5.844      ;
; -0.784 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 6.419      ; 5.887      ;
; -0.742 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 6.418      ; 5.428      ;
; -0.683 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 6.574      ; 5.643      ;
; -0.634 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 6.571      ; 5.689      ;
; -0.627 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 6.403      ; 5.528      ;
; -0.617 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 6.417      ; 5.552      ;
; -0.553 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 6.547      ; 5.746      ;
; -0.550 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 6.577      ; 5.779      ;
; -0.540 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 6.573      ; 5.785      ;
; -0.494 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 6.403      ; 5.661      ;
; -0.487 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 6.548      ; 5.813      ;
; -0.465 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 6.403      ; 5.690      ;
; -0.444 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 6.416      ; 5.724      ;
; -0.310 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 6.375      ; 5.817      ;
; -0.291 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 6.402      ; 5.863      ;
; -0.234 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 6.419      ; 5.937      ;
; -0.196 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.297      ; 5.121      ;
; -0.143 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.297      ; 5.174      ;
; -0.113 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.324      ; 5.231      ;
; -0.107 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.153      ; 5.066      ;
; -0.092 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.321      ; 5.249      ;
; -0.076 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.327      ; 5.271      ;
; -0.075 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.153      ; 5.098      ;
; -0.064 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.168      ; 5.124      ;
; -0.050 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.321      ; 5.291      ;
; -0.044 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.297      ; 5.273      ;
; -0.032 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.324      ; 5.312      ;
; -0.031 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.327      ; 5.316      ;
; -0.022 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.298      ; 5.296      ;
; -0.019 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.153      ; 5.154      ;
; -0.009 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.323      ; 5.334      ;
; -0.002 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.327      ; 5.345      ;
; 0.001  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.153      ; 5.174      ;
; 0.005  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.298      ; 5.323      ;
; 0.007  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.153      ; 5.180      ;
; 0.014  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.323      ; 5.357      ;
; 0.017  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.321      ; 5.358      ;
; 0.022  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.321      ; 5.363      ;
; 0.025  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.298      ; 5.343      ;
; 0.025  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.324      ; 5.369      ;
; 0.035  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.324      ; 5.379      ;
; 0.055  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.167      ; 5.242      ;
; 0.056  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.327      ; 5.403      ;
; 0.058  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.168      ; 5.246      ;
; 0.062  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.167      ; 5.249      ;
; 0.072  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.323      ; 5.415      ;
; 0.078  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.136      ; 5.234      ;
; 0.079  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.152      ; 5.251      ;
; 0.081  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.152      ; 5.253      ;
; 0.093  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.323      ; 5.436      ;
; 0.102  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.158      ; 2.280      ;
; 0.113  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.153      ; 5.286      ;
; 0.126  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.169      ; 5.315      ;
; 0.127  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.136      ; 5.283      ;
; 0.132  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.125      ; 5.277      ;
; 0.133  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.136      ; 5.289      ;
; 0.136  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.166      ; 5.322      ;
; 0.145  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.166      ; 5.331      ;
; 0.151  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.153      ; 5.324      ;
; 0.151  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.167      ; 5.338      ;
; 0.158  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.153      ; 5.331      ;
; 0.165  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.168      ; 5.353      ;
; 0.174  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.152      ; 5.346      ;
; 0.175  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.153      ; 5.348      ;
; 0.179  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.183      ; 2.382      ;
; 0.181  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.166      ; 5.367      ;
; 0.198  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.152      ; 5.370      ;
; 0.205  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.297      ; 5.522      ;
; 0.212  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.013      ; 2.245      ;
; 0.212  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.166      ; 5.398      ;
; 0.214  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.153      ; 5.387      ;
; 0.215  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.298      ; 5.533      ;
; 0.224  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.168      ; 5.412      ;
; 0.224  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.169      ; 5.413      ;
; 0.237  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.136      ; 5.393      ;
; 0.240  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.013      ; 2.273      ;
; 0.242  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.996      ; 2.258      ;
; 0.246  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.125      ; 5.391      ;
; 0.248  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.153      ; 5.421      ;
; 0.249  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.167      ; 5.436      ;
; 0.250  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.153      ; 5.423      ;
; 0.275  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.013      ; 2.308      ;
; 0.279  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.157      ; 2.456      ;
; 0.282  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.012      ; 2.314      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                          ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.344 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.322      ; 1.416      ;
; -0.339 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.322      ; 1.421      ;
; -0.319 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.593      ; 4.712      ;
; -0.262 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.587      ; 4.763      ;
; -0.262 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.587      ; 4.763      ;
; -0.262 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.587      ; 4.763      ;
; -0.262 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.587      ; 4.763      ;
; -0.218 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.322      ; 1.542      ;
; -0.213 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.322      ; 1.547      ;
; -0.181 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.592      ; 4.849      ;
; -0.038 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.579      ; 4.979      ;
; 0.061  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.594      ; 5.093      ;
; 0.061  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.594      ; 5.093      ;
; 0.067  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.596      ; 5.101      ;
; 0.067  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.596      ; 5.101      ;
; 0.067  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.596      ; 5.101      ;
; 0.079  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.595      ; 5.112      ;
; 0.079  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.595      ; 5.112      ;
; 0.095  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.592      ; 5.125      ;
; 0.095  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.592      ; 5.125      ;
; 0.095  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.592      ; 5.125      ;
; 0.121  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.592      ; 5.151      ;
; 0.121  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.592      ; 5.151      ;
; 0.152  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.589      ; 5.179      ;
; 0.152  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.589      ; 5.179      ;
; 0.163  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.587      ; 5.188      ;
; 0.195  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.322      ; 1.455      ;
; 0.219  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.593      ; 4.750      ;
; 0.316  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.322      ; 1.576      ;
; 0.317  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.579      ; 5.334      ;
; 0.321  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.322      ; 1.581      ;
; 0.321  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.592      ; 4.851      ;
; 0.353  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.587      ; 4.878      ;
; 0.353  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.587      ; 4.878      ;
; 0.353  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.587      ; 4.878      ;
; 0.353  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.587      ; 4.878      ;
; 0.383  ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.384  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.442  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.322      ; 1.702      ;
; 0.511  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.579      ; 5.028      ;
; 0.645  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.594      ; 5.177      ;
; 0.645  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.594      ; 5.177      ;
; 0.652  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.596      ; 5.186      ;
; 0.652  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.596      ; 5.186      ;
; 0.652  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.596      ; 5.186      ;
; 0.656  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.595      ; 5.189      ;
; 0.656  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.595      ; 5.189      ;
; 0.658  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.943      ;
; 0.668  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.049      ; 0.923      ;
; 0.674  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.049      ; 0.929      ;
; 0.690  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.592      ; 5.220      ;
; 0.690  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.592      ; 5.220      ;
; 0.690  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.592      ; 5.220      ;
; 0.712  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.592      ; 5.242      ;
; 0.712  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.592      ; 5.242      ;
; 0.720  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.589      ; 5.247      ;
; 0.720  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.589      ; 5.247      ;
; 0.747  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.587      ; 5.272      ;
; 0.778  ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.062      ;
; 0.780  ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.065      ;
; 0.801  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.086      ;
; 0.809  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.094      ;
; 0.816  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.101      ;
; 0.830  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.115      ;
; 0.838  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.123      ;
; 0.839  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.126      ;
; 0.845  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.130      ;
; 0.846  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.131      ;
; 0.846  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.131      ;
; 0.877  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.161      ;
; 0.880  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.165      ;
; 0.884  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.169      ;
; 0.886  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.170      ;
; 0.887  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.171      ;
; 0.888  ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.167      ;
; 0.888  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.172      ;
; 0.895  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.180      ;
; 0.911  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.049      ; 1.166      ;
; 0.925  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.579      ; 5.442      ;
; 0.961  ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.246      ;
; 0.986  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.049      ; 1.241      ;
; 1.001  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.049      ; 1.256      ;
; 1.006  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.049      ; 1.261      ;
; 1.009  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.295      ;
; 1.009  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.295      ;
; 1.009  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.295      ;
; 1.009  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.295      ;
; 1.009  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.295      ;
; 1.009  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.295      ;
; 1.036  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.337      ; 4.579      ;
; 1.036  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.337      ; 4.579      ;
; 1.036  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.337      ; 4.579      ;
; 1.036  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.337      ; 4.579      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                          ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.129 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                    ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                         ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 3.027      ; 3.346      ;
; 0.341  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.439      ; 1.022      ;
; 0.346  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.434      ; 1.022      ;
; 0.349  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.447      ; 1.038      ;
; 0.351  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.447      ; 1.040      ;
; 0.353  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.434      ; 1.029      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.446      ; 1.042      ;
; 0.356  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.433      ; 1.031      ;
; 0.356  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.452      ; 1.050      ;
; 0.357  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.439      ; 1.038      ;
; 0.358  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[32]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.458      ; 1.058      ;
; 0.360  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.447      ; 1.049      ;
; 0.360  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.447      ; 1.049      ;
; 0.361  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.439      ; 1.042      ;
; 0.361  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[30]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.458      ; 1.061      ;
; 0.367  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.452      ; 1.061      ;
; 0.367  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.458      ; 1.067      ;
; 0.374  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.439      ; 1.055      ;
; 0.376  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[30]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.444      ; 1.062      ;
; 0.379  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.452      ; 1.073      ;
; 0.382  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.433      ; 1.057      ;
; 0.383  ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[1]                                                                                                                                                                    ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[1]                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.383  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[32]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.444      ; 1.069      ;
; 0.383  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.439      ; 1.064      ;
; 0.383  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.439      ; 1.064      ;
; 0.383  ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                    ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                         ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 3.027      ; 3.358      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.466      ; 1.092      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.384  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.385  ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                     ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                     ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; snd                                                                                                                                                                                                                                         ; snd                                                                                                                                                                                                                                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.385  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.386  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.452      ; 1.080      ;
; 0.387  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.433      ; 1.062      ;
; 0.388  ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[0]                                                                                                                                                                    ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[0]                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.388  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.466      ; 1.096      ;
; 0.389  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.389  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.389  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.390  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.674      ;
; 0.392  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.452      ; 1.086      ;
; 0.397  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.466      ; 1.105      ;
; 0.398  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.446      ; 1.086      ;
; 0.401  ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[0]                                                                                                                                                                    ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[1]                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.080      ; 0.687      ;
; 0.404  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.452      ; 1.098      ;
; 0.407  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.433      ; 1.082      ;
; 0.409  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.694      ;
; 0.411  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.411  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.412  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.696      ;
; 0.413  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                      ; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.697      ;
; 0.413  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.698      ;
; 0.413  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.697      ;
; 0.414  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.699      ;
; 0.417  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.466      ; 1.125      ;
; 0.417  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.466      ; 1.125      ;
; 0.435  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.444      ; 1.121      ;
; 0.458  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.364      ; 1.064      ;
; 0.536  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.079      ; 0.821      ;
; 0.557  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.434      ; 1.233      ;
; 0.557  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.841      ;
; 0.557  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.841      ;
; 0.557  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[28]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[29]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.841      ;
; 0.557  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[30]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.841      ;
; 0.557  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[32]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.078      ; 0.841      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                                                                                         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0]                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1]                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2]                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3]                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_0_dff                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_1_dff                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_0_dff                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_1_dff                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'                                                                         ;
+--------+--------------+----------------+-----------------+--------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+-----------------+--------------------------+------------+--------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[11]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[14]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[15]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[22]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[9]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_GO                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mSetup_ST.0000                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mSetup_ST.0001                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mSetup_ST.0010                  ;
; 0.245  ; 0.433        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK          ;
; 0.245  ; 0.433        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                   ;
; 0.245  ; 0.433        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                   ;
; 0.245  ; 0.433        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                    ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1          ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2          ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3          ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END           ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO           ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[0]         ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]        ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]        ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]        ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]        ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]        ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]        ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]         ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]        ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]         ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]         ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]         ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]         ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]         ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[7]         ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]         ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]         ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                    ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                    ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[0]                    ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                   ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[1]                    ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[2]                    ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                    ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                    ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[7]                    ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[8]                    ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[9]                    ;
; 0.249  ; 0.437        ; 0.188          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_GO                         ;
+--------+--------------+----------------+-----------------+--------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'                                                         ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|dataa           ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.471 ; 0.471        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datac     ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datac     ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.477 ; 0.477        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.477 ; 0.477        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datac      ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datac     ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datac      ;
; 0.478 ; 0.478        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
; 0.479 ; 0.479        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.479 ; 0.479        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datad      ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datad     ;
; 0.480 ; 0.480        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datad     ;
; 0.481 ; 0.481        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datad      ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datad      ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datad      ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datad      ;
; 0.485 ; 0.485        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.485 ; 0.485        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datad      ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datad      ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datad     ;
; 0.489 ; 0.489        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datad           ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.490 ; 0.490        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|q         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|q         ;
; 0.509 ; 0.509        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.510 ; 0.510        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.511 ; 0.511        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datad           ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datad      ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datad     ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datad      ;
; 0.514 ; 0.514        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datad      ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datad      ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datad      ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datad      ;
; 0.515 ; 0.515        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.516 ; 0.516        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datad     ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datad     ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datad      ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datac      ;
; 0.521 ; 0.521        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datac     ;
; 0.521 ; 0.521        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datac      ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.522 ; 0.522        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
; 0.525 ; 0.525        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datac     ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datac     ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|dataa           ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; 2.662 ; 3.197 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; 2.387 ; 2.879 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; 2.398 ; 2.897 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; 2.744 ; 3.273 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; 4.643 ; 5.198 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; 4.643 ; 5.198 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; 9.114 ; 9.796 ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; 9.040 ; 9.796 ; Rise       ; CLOCK_50                 ;
;  SW[1]      ; CLOCK_50                 ; 9.114 ; 9.703 ; Rise       ; CLOCK_50                 ;
;  SW[2]      ; CLOCK_50                 ; 8.464 ; 9.092 ; Rise       ; CLOCK_50                 ;
;  SW[3]      ; CLOCK_50                 ; 8.535 ; 9.182 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; 2.273 ; 2.846 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; 4.175 ; 4.529 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; 4.175 ; 4.529 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+-------+-------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; -2.166 ; -2.675 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; -1.920 ; -2.396 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; -1.931 ; -2.414 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; -2.262 ; -2.773 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; -2.196 ; -2.674 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; -2.196 ; -2.674 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; -3.927 ; -4.481 ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; -4.250 ; -4.840 ; Rise       ; CLOCK_50                 ;
;  SW[1]      ; CLOCK_50                 ; -3.927 ; -4.481 ; Rise       ; CLOCK_50                 ;
;  SW[2]      ; CLOCK_50                 ; -4.457 ; -4.887 ; Rise       ; CLOCK_50                 ;
;  SW[3]      ; CLOCK_50                 ; -4.525 ; -4.974 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; -1.377 ; -1.937 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; -2.124 ; -2.491 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; -2.124 ; -2.491 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+--------+--------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; AUD_DACDAT ; CLOCK_50                 ; 9.675  ; 9.560  ; Rise       ; CLOCK_50                 ;
; AUD_XCK    ; CLOCK_50                 ; 6.587  ; 6.528  ; Rise       ; CLOCK_50                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 16.817 ; 16.777 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 13.383 ; 13.335 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 8.812  ;        ; Fall       ; avconf:avc|mI2C_CTRL_CLK ;
+------------+--------------------------+--------+--------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; AUD_DACDAT ; CLOCK_50                 ; 9.332  ; 9.218  ; Rise       ; CLOCK_50                 ;
; AUD_XCK    ; CLOCK_50                 ; 6.368  ; 6.308  ; Rise       ; CLOCK_50                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 13.427 ; 8.431  ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 12.859 ; 12.818 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 8.467  ;        ; Fall       ; avconf:avc|mI2C_CTRL_CLK ;
+------------+--------------------------+--------+--------+------------+--------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                 ;
+------------+-----------------+--------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note                    ;
+------------+-----------------+--------------------------+-------------------------+
; 157.18 MHz ; 157.18 MHz      ; CLOCK_50                 ;                         ;
; 199.32 MHz ; 199.32 MHz      ; avconf:avc|mI2C_CTRL_CLK ;                         ;
; 533.62 MHz ; 214.5 MHz       ; avconf:avc|LUT_INDEX[1]  ; limit due to hold check ;
+------------+-----------------+--------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -5.362 ; -663.123      ;
; avconf:avc|mI2C_CTRL_CLK ; -4.017 ; -139.662      ;
; avconf:avc|LUT_INDEX[1]  ; -1.300 ; -15.310       ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                 ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|LUT_INDEX[1]  ; -2.494 ; -15.430       ;
; avconf:avc|mI2C_CTRL_CLK ; -0.347 ; -2.515        ;
; CLOCK_50                 ; -0.096 ; -0.096        ;
+--------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -3.000 ; -380.769      ;
; avconf:avc|mI2C_CTRL_CLK ; -1.285 ; -71.960       ;
; avconf:avc|LUT_INDEX[1]  ; 0.427  ; 0.000         ;
+--------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.362 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.008     ; 6.384      ;
; -5.345 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 6.382      ;
; -4.046 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.321     ; 4.724      ;
; -4.019 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.968      ;
; -4.015 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.321     ; 4.693      ;
; -3.985 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.934      ;
; -3.973 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.321     ; 4.651      ;
; -3.971 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[8]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.895      ;
; -3.971 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[6]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.895      ;
; -3.971 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[7]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.895      ;
; -3.971 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[4]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.895      ;
; -3.971 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[5]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.895      ;
; -3.971 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[2]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.895      ;
; -3.971 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[1]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.895      ;
; -3.971 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[0]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.895      ;
; -3.971 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[3]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.895      ;
; -3.958 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.321     ; 4.636      ;
; -3.898 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.321     ; 4.576      ;
; -3.894 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.329     ; 4.564      ;
; -3.866 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.329     ; 4.536      ;
; -3.858 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.321     ; 4.536      ;
; -3.821 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.770      ;
; -3.821 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.770      ;
; -3.821 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.770      ;
; -3.821 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.770      ;
; -3.821 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.770      ;
; -3.821 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.770      ;
; -3.821 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.770      ;
; -3.821 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.770      ;
; -3.780 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.329     ; 4.450      ;
; -3.769 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.718      ;
; -3.769 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.718      ;
; -3.769 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.718      ;
; -3.769 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.718      ;
; -3.769 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.718      ;
; -3.769 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.718      ;
; -3.769 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.718      ;
; -3.769 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.718      ;
; -3.769 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.718      ;
; -3.769 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.718      ;
; -3.769 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.718      ;
; -3.769 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.718      ;
; -3.766 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.329     ; 4.436      ;
; -3.755 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[8]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.679      ;
; -3.755 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[6]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.679      ;
; -3.755 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[7]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.679      ;
; -3.755 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[4]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.679      ;
; -3.755 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[5]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.679      ;
; -3.755 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[2]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.679      ;
; -3.755 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[1]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.679      ;
; -3.755 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[0]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.679      ;
; -3.755 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[3]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.679      ;
; -3.738 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 4.681      ;
; -3.729 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.321     ; 4.407      ;
; -3.713 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.321     ; 4.391      ;
; -3.704 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 4.647      ;
; -3.688 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.637      ;
; -3.672 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.621      ;
; -3.657 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.585      ;
; -3.646 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.321     ; 4.324      ;
; -3.641 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.329     ; 4.311      ;
; -3.622 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.321     ; 4.300      ;
; -3.607 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.329     ; 4.277      ;
; -3.596 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.524      ;
; -3.596 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.524      ;
; -3.596 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.524      ;
; -3.596 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.524      ;
; -3.596 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.524      ;
; -3.596 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.524      ;
; -3.596 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.524      ;
; -3.596 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.524      ;
; -3.593 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.522      ;
; -3.586 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.329     ; 4.256      ;
; -3.578 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.321     ; 4.256      ;
; -3.575 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.329     ; 4.245      ;
; -3.572 ; snd                                                                                                                                                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.255      ; 4.857      ;
; -3.569 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 4.520      ;
; -3.569 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 4.520      ;
; -3.569 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 4.520      ;
; -3.569 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 4.520      ;
; -3.569 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 4.520      ;
; -3.569 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 4.520      ;
; -3.569 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 4.520      ;
; -3.569 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.321     ; 4.247      ;
; -3.565 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.321     ; 4.243      ;
; -3.557 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.321     ; 4.235      ;
; -3.553 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.321     ; 4.231      ;
; -3.544 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.472      ;
; -3.544 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.472      ;
; -3.544 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.472      ;
; -3.544 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.472      ;
; -3.544 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.472      ;
; -3.544 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.472      ;
; -3.544 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.472      ;
; -3.544 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.472      ;
; -3.544 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.472      ;
; -3.544 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.472      ;
; -3.544 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.472      ;
; -3.544 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.472      ;
; -3.540 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 4.483      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                          ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -4.017 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.065     ; 4.951      ;
; -3.982 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -3.008     ; 1.973      ;
; -3.982 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -3.008     ; 1.973      ;
; -3.982 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -3.008     ; 1.973      ;
; -3.982 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -3.008     ; 1.973      ;
; -3.876 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -3.013     ; 1.862      ;
; -3.854 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -3.013     ; 1.840      ;
; -3.773 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 4.702      ;
; -3.771 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.066     ; 4.704      ;
; -3.760 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -3.013     ; 1.746      ;
; -3.738 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -3.013     ; 1.724      ;
; -3.705 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.763      ; 7.467      ;
; -3.614 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 4.567      ;
; -3.614 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 4.567      ;
; -3.614 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 4.567      ;
; -3.614 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 4.567      ;
; -3.459 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.762      ; 7.220      ;
; -3.447 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 4.377      ;
; -3.116 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 4.046      ;
; -3.000 ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.928      ;
; -2.798 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.728      ;
; -2.780 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.699      ;
; -2.780 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.699      ;
; -2.765 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.748      ; 6.512      ;
; -2.765 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.748      ; 6.512      ;
; -2.683 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.748      ; 6.430      ;
; -2.683 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.748      ; 6.430      ;
; -2.640 ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.568      ;
; -2.606 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 3.534      ;
; -2.591 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.757      ; 6.347      ;
; -2.586 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.516      ;
; -2.586 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.516      ;
; -2.583 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.763      ; 6.345      ;
; -2.573 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.066     ; 3.506      ;
; -2.573 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.066     ; 3.506      ;
; -2.571 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.759      ; 6.329      ;
; -2.571 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.759      ; 6.329      ;
; -2.558 ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 3.489      ;
; -2.558 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.762      ; 6.319      ;
; -2.558 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.762      ; 6.319      ;
; -2.552 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.484      ;
; -2.552 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.484      ;
; -2.552 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.067     ; 3.484      ;
; -2.539 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.469      ;
; -2.539 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.469      ;
; -2.539 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.469      ;
; -2.539 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.469      ;
; -2.539 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.469      ;
; -2.539 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.469      ;
; -2.539 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.469      ;
; -2.539 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.469      ;
; -2.537 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.761      ; 6.297      ;
; -2.537 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.761      ; 6.297      ;
; -2.537 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.761      ; 6.297      ;
; -2.526 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 3.461      ;
; -2.526 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.064     ; 3.461      ;
; -2.513 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.060     ; 3.452      ;
; -2.513 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.065     ; 3.447      ;
; -2.513 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.060     ; 3.452      ;
; -2.513 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.065     ; 3.447      ;
; -2.513 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.060     ; 3.452      ;
; -2.511 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.764      ; 6.274      ;
; -2.511 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.764      ; 6.274      ;
; -2.509 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.757      ; 6.265      ;
; -2.501 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.763      ; 6.263      ;
; -2.498 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.768      ; 6.265      ;
; -2.498 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.763      ; 6.260      ;
; -2.498 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.768      ; 6.265      ;
; -2.498 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.763      ; 6.260      ;
; -2.498 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.768      ; 6.265      ;
; -2.489 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.759      ; 6.247      ;
; -2.489 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.759      ; 6.247      ;
; -2.483 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.412      ;
; -2.483 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.412      ;
; -2.476 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.762      ; 6.237      ;
; -2.476 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.762      ; 6.237      ;
; -2.474 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 3.403      ;
; -2.455 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.761      ; 6.215      ;
; -2.455 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.761      ; 6.215      ;
; -2.455 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.761      ; 6.215      ;
; -2.452 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 3.405      ;
; -2.452 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 3.405      ;
; -2.452 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 3.405      ;
; -2.452 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 3.405      ;
; -2.429 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.764      ; 6.192      ;
; -2.429 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.764      ; 6.192      ;
; -2.416 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.768      ; 6.183      ;
; -2.416 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.763      ; 6.178      ;
; -2.416 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.768      ; 6.183      ;
; -2.416 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.763      ; 6.178      ;
; -2.416 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 2.768      ; 6.183      ;
; -2.406 ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 3.337      ;
; -2.397 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 3.350      ;
; -2.397 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 3.350      ;
; -2.397 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 3.350      ;
; -2.397 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 3.350      ;
; -2.359 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.289      ;
; -2.359 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.289      ;
; -2.359 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.289      ;
; -2.359 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.069     ; 3.289      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -1.300 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.528      ; 2.915      ;
; -1.255 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.506      ; 2.850      ;
; -1.118 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.391      ; 2.722      ;
; -1.081 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.452      ; 5.622      ;
; -1.066 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.337      ; 5.616      ;
; -1.024 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.452      ; 5.565      ;
; -1.002 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.527      ; 2.622      ;
; -0.970 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.389      ; 2.565      ;
; -0.964 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.473      ; 5.530      ;
; -0.955 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.474      ; 5.516      ;
; -0.947 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.325      ; 5.478      ;
; -0.942 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.336      ; 5.484      ;
; -0.940 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.325      ; 5.471      ;
; -0.936 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.535      ; 2.837      ;
; -0.936 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.454      ; 5.477      ;
; -0.935 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.310      ; 5.458      ;
; -0.935 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.508      ; 2.530      ;
; -0.923 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.525      ; 2.812      ;
; -0.917 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.452      ; 5.458      ;
; -0.913 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.354      ; 2.473      ;
; -0.910 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.452      ; 5.451      ;
; -0.906 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.473      ; 5.472      ;
; -0.904 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.300      ; 5.410      ;
; -0.900 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.300      ; 5.406      ;
; -0.895 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.325      ; 5.426      ;
; -0.893 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.473      ; 5.459      ;
; -0.891 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.337      ; 5.441      ;
; -0.883 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.326      ; 5.415      ;
; -0.883 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.454      ; 5.424      ;
; -0.881 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.380      ; 2.474      ;
; -0.877 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.379      ; 2.462      ;
; -0.872 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.310      ; 5.395      ;
; -0.867 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.326      ; 5.406      ;
; -0.863 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.300      ; 5.369      ;
; -0.862 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.326      ; 5.401      ;
; -0.857 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.326      ; 5.396      ;
; -0.856 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.310      ; 5.379      ;
; -0.847 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.454      ; 5.388      ;
; -0.842 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.337      ; 5.392      ;
; -0.840 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.326      ; 5.372      ;
; -0.837 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.335      ; 5.378      ;
; -0.831 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.337      ; 5.381      ;
; -0.830 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.474      ; 5.391      ;
; -0.830 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.454      ; 5.371      ;
; -0.819 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.335      ; 5.360      ;
; -0.815 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.481      ; 5.662      ;
; -0.814 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.335      ; 5.355      ;
; -0.809 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.300      ; 5.315      ;
; -0.801 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.326      ; 5.333      ;
; -0.796 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.335      ; 5.337      ;
; -0.795 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.339      ; 5.493      ;
; -0.791 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.393      ; 2.543      ;
; -0.786 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.310      ; 5.309      ;
; -0.784 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.336      ; 5.326      ;
; -0.774 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.474      ; 5.335      ;
; -0.770 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.326      ; 5.302      ;
; -0.768 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.390      ; 2.364      ;
; -0.760 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.325      ; 5.291      ;
; -0.751 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.364      ; 2.328      ;
; -0.731 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.473      ; 5.297      ;
; -0.724 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.474      ; 5.285      ;
; -0.716 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.380      ; 2.302      ;
; -0.710 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.336      ; 5.252      ;
; -0.705 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.339      ; 5.403      ;
; -0.691 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.336      ; 5.233      ;
; -0.682 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.326      ; 5.221      ;
; -0.614 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.339      ; 5.312      ;
; -0.594 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.471      ; 5.429      ;
; -0.574 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.326      ; 5.258      ;
; -0.570 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.326      ; 5.254      ;
; -0.562 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.326      ; 5.246      ;
; -0.554 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.326      ; 5.238      ;
; -0.550 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.481      ; 5.397      ;
; -0.528 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.339      ; 5.226      ;
; -0.508 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.380      ; 2.246      ;
; -0.491 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.481      ; 5.338      ;
; -0.465 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.471      ; 5.300      ;
; -0.449 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.471      ; 5.284      ;
; -0.445 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.481      ; 5.292      ;
; -0.437 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.571      ; 5.934      ;
; -0.374 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.471      ; 5.209      ;
; -0.341 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.569      ; 5.829      ;
; -0.299 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.688      ; 5.787      ;
; -0.228 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.707      ; 5.741      ;
; -0.225 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.686      ; 5.713      ;
; -0.149 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.544      ; 5.619      ;
; -0.142 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.534      ; 5.595      ;
; -0.111 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.559      ; 5.589      ;
; -0.082 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.570      ; 5.571      ;
; -0.066 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.708      ; 5.574      ;
; -0.066 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.560      ; 5.552      ;
; -0.065 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.560      ; 5.544      ;
; -0.012 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.573      ; 5.657      ;
; 0.028  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.571      ; 5.969      ;
; 0.047  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.688      ; 5.941      ;
; 0.079  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.705      ; 5.703      ;
; 0.088  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.569      ; 5.900      ;
; 0.125  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.715      ; 5.669      ;
; 0.172  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 5.560      ; 5.459      ;
; 0.206  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 5.559      ; 5.772      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                     ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -2.494 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.776      ; 3.515      ;
; -1.831 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.776      ; 3.678      ;
; -1.115 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.803      ; 4.921      ;
; -1.053 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.946      ; 5.126      ;
; -0.982 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.792      ; 5.043      ;
; -0.963 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.945      ; 5.215      ;
; -0.935 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.943      ; 5.241      ;
; -0.921 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.923      ; 5.235      ;
; -0.898 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.953      ; 5.288      ;
; -0.897 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.792      ; 5.128      ;
; -0.883 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.802      ; 5.152      ;
; -0.834 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.806      ; 5.205      ;
; -0.828 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.792      ; 5.197      ;
; -0.779 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.925      ; 5.379      ;
; -0.667 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.766      ; 5.332      ;
; -0.664 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.803      ; 4.872      ;
; -0.610 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.946      ; 5.069      ;
; -0.591 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.804      ; 5.446      ;
; -0.590 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 5.791      ; 5.434      ;
; -0.566 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.792      ; 4.959      ;
; -0.552 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.943      ; 5.124      ;
; -0.537 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.802      ; 4.998      ;
; -0.491 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.923      ; 5.165      ;
; -0.476 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.953      ; 5.210      ;
; -0.473 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.945      ; 5.205      ;
; -0.458 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.792      ; 5.067      ;
; -0.454 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.925      ; 5.204      ;
; -0.403 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.792      ; 5.122      ;
; -0.372 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.806      ; 5.167      ;
; -0.252 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.791      ; 5.272      ;
; -0.224 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.766      ; 5.275      ;
; -0.149 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 5.804      ; 5.388      ;
; -0.109 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.756      ; 4.667      ;
; -0.063 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.636      ; 4.593      ;
; -0.063 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.756      ; 4.713      ;
; -0.062 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.625      ; 4.583      ;
; -0.056 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.625      ; 4.589      ;
; -0.038 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.756      ; 4.738      ;
; -0.034 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.776      ; 4.762      ;
; -0.014 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.625      ; 4.631      ;
; 0.000  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.758      ; 4.778      ;
; 0.021  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.778      ; 4.819      ;
; 0.021  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.786      ; 4.827      ;
; 0.025  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.786      ; 4.831      ;
; 0.028  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.779      ; 4.827      ;
; 0.036  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.776      ; 4.832      ;
; 0.047  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.758      ; 4.825      ;
; 0.048  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.779      ; 4.847      ;
; 0.059  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.778      ; 4.857      ;
; 0.061  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.636      ; 4.717      ;
; 0.063  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.758      ; 4.841      ;
; 0.069  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.786      ; 4.875      ;
; 0.074  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.635      ; 4.729      ;
; 0.077  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.625      ; 4.722      ;
; 0.077  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.776      ; 4.873      ;
; 0.104  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.625      ; 4.749      ;
; 0.107  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.625      ; 4.752      ;
; 0.110  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.779      ; 4.909      ;
; 0.116  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.929      ; 2.065      ;
; 0.116  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.779      ; 4.915      ;
; 0.119  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.609      ; 4.748      ;
; 0.124  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.778      ; 4.922      ;
; 0.138  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.639      ; 4.797      ;
; 0.146  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.635      ; 4.801      ;
; 0.152  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.786      ; 4.958      ;
; 0.155  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.776      ; 4.951      ;
; 0.157  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.636      ; 4.813      ;
; 0.163  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.949      ; 2.132      ;
; 0.164  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.624      ; 4.808      ;
; 0.169  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.778      ; 4.967      ;
; 0.171  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.609      ; 4.800      ;
; 0.175  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.609      ; 4.804      ;
; 0.186  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.625      ; 4.831      ;
; 0.189  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.624      ; 4.833      ;
; 0.190  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.758      ; 4.968      ;
; 0.190  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.639      ; 4.849      ;
; 0.199  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.625      ; 4.844      ;
; 0.203  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.635      ; 4.858      ;
; 0.215  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.756      ; 4.991      ;
; 0.217  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.609      ; 4.846      ;
; 0.220  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.636      ; 4.876      ;
; 0.223  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.599      ; 4.842      ;
; 0.228  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.625      ; 4.873      ;
; 0.232  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.796      ; 2.048      ;
; 0.234  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.637      ; 4.891      ;
; 0.237  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.624      ; 4.881      ;
; 0.247  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.624      ; 4.891      ;
; 0.252  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.639      ; 4.911      ;
; 0.254  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.796      ; 2.070      ;
; 0.262  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.780      ; 2.062      ;
; 0.266  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.625      ; 4.911      ;
; 0.272  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.625      ; 4.917      ;
; 0.283  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.927      ; 2.230      ;
; 0.286  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.795      ; 2.101      ;
; 0.287  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.635      ; 4.942      ;
; 0.291  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.639      ; 4.950      ;
; 0.292  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.625      ; 4.937      ;
; 0.302  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.599      ; 4.921      ;
; 0.303  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.637      ; 4.960      ;
; 0.303  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.637      ; 4.960      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                           ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.347 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.234      ; 1.291      ;
; -0.336 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.234      ; 1.302      ;
; -0.313 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.181      ; 4.272      ;
; -0.237 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.234      ; 1.401      ;
; -0.226 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.234      ; 1.412      ;
; -0.224 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.180      ; 4.360      ;
; -0.208 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.175      ; 4.371      ;
; -0.208 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.175      ; 4.371      ;
; -0.208 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.175      ; 4.371      ;
; -0.208 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.175      ; 4.371      ;
; 0.005  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.182      ; 4.591      ;
; 0.005  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.182      ; 4.591      ;
; 0.011  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.186      ; 4.601      ;
; 0.011  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.186      ; 4.601      ;
; 0.011  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.186      ; 4.601      ;
; 0.013  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.166      ; 4.583      ;
; 0.022  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.182      ; 4.608      ;
; 0.022  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.182      ; 4.608      ;
; 0.042  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.179      ; 4.625      ;
; 0.042  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.179      ; 4.625      ;
; 0.042  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.179      ; 4.625      ;
; 0.062  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.180      ; 4.646      ;
; 0.062  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.180      ; 4.646      ;
; 0.083  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.177      ; 4.664      ;
; 0.083  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.177      ; 4.664      ;
; 0.099  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.175      ; 4.678      ;
; 0.167  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.234      ; 1.305      ;
; 0.189  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.181      ; 4.274      ;
; 0.240  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 4.166      ; 4.810      ;
; 0.266  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.234      ; 1.404      ;
; 0.277  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.234      ; 1.415      ;
; 0.335  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.336  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.597      ;
; 0.374  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.175      ; 4.453      ;
; 0.374  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.175      ; 4.453      ;
; 0.374  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.175      ; 4.453      ;
; 0.374  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.175      ; 4.453      ;
; 0.376  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.234      ; 1.514      ;
; 0.416  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.180      ; 4.500      ;
; 0.487  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.166      ; 4.557      ;
; 0.596  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.858      ;
; 0.606  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.046      ; 0.843      ;
; 0.612  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.046      ; 0.849      ;
; 0.714  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.186      ; 4.804      ;
; 0.714  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.182      ; 4.800      ;
; 0.714  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.186      ; 4.804      ;
; 0.714  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.182      ; 4.800      ;
; 0.714  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.186      ; 4.804      ;
; 0.719  ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.981      ;
; 0.724  ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.986      ;
; 0.727  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.182      ; 4.813      ;
; 0.727  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.182      ; 4.813      ;
; 0.742  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.003      ;
; 0.748  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.009      ;
; 0.752  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.179      ; 4.835      ;
; 0.752  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.179      ; 4.835      ;
; 0.752  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.179      ; 4.835      ;
; 0.755  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.016      ;
; 0.765  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.027      ;
; 0.766  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.027      ;
; 0.772  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.035      ;
; 0.772  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.180      ; 4.856      ;
; 0.772  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.180      ; 4.856      ;
; 0.781  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.042      ;
; 0.782  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.044      ;
; 0.783  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.044      ;
; 0.785  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.177      ; 4.866      ;
; 0.785  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.177      ; 4.866      ;
; 0.792  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.053      ;
; 0.804  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.064      ;
; 0.804  ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.066      ; 1.061      ;
; 0.804  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.175      ; 4.883      ;
; 0.805  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.065      ;
; 0.806  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.066      ;
; 0.811  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.072      ;
; 0.814  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.074      ;
; 0.824  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.046      ; 1.061      ;
; 0.825  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.087      ;
; 0.867  ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.129      ;
; 0.892  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.046      ; 1.129      ;
; 0.900  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.046      ; 1.137      ;
; 0.911  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.046      ; 1.148      ;
; 0.933  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.196      ;
; 0.933  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.196      ;
; 0.933  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.196      ;
; 0.933  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.196      ;
; 0.933  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.196      ;
; 0.933  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.196      ;
; 0.944  ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.206      ;
; 0.969  ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.231      ;
; 0.972  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 4.166      ; 5.042      ;
; 0.991  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.046      ; 1.228      ;
; 0.992  ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.067      ; 1.250      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                          ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.096 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                    ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                         ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 2.742      ; 3.060      ;
; 0.334  ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[1]                                                                                                                                                                    ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[1]                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.335  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.335  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; snd                                                                                                                                                                                                                                         ; snd                                                                                                                                                                                                                                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.336  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.337  ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                     ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.337  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.337  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.337  ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                     ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.337  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.337  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.337  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.340  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.393      ; 0.954      ;
; 0.345  ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[0]                                                                                                                                                                    ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[0]                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.346  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.398      ; 0.965      ;
; 0.346  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.347  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.401      ; 0.969      ;
; 0.347  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.347  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.347  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.349  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.401      ; 0.971      ;
; 0.351  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.393      ; 0.965      ;
; 0.352  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.388      ; 0.961      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.401      ; 0.976      ;
; 0.354  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[32]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.412      ; 0.987      ;
; 0.355  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.401      ; 0.977      ;
; 0.355  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.393      ; 0.969      ;
; 0.356  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.403      ; 0.980      ;
; 0.358  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.388      ; 0.967      ;
; 0.359  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.387      ; 0.967      ;
; 0.359  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[30]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.412      ; 0.992      ;
; 0.359  ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                    ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                         ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 2.742      ; 3.015      ;
; 0.361  ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[0]                                                                                                                                                                    ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[1]                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.072      ; 0.624      ;
; 0.364  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.412      ; 0.997      ;
; 0.366  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.403      ; 0.990      ;
; 0.371  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.393      ; 0.985      ;
; 0.374  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[30]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.397      ; 0.992      ;
; 0.377  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.638      ;
; 0.379  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.403      ; 1.003      ;
; 0.379  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.393      ; 0.993      ;
; 0.379  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.640      ;
; 0.379  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.640      ;
; 0.380  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.641      ;
; 0.380  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.069      ; 0.640      ;
; 0.380  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.069      ; 0.640      ;
; 0.381  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                      ; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.069      ; 0.641      ;
; 0.382  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.418      ; 1.021      ;
; 0.382  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.643      ;
; 0.383  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[32]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.397      ; 1.001      ;
; 0.383  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.393      ; 0.997      ;
; 0.385  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.387      ; 0.993      ;
; 0.385  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.403      ; 1.009      ;
; 0.387  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.418      ; 1.026      ;
; 0.389  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.398      ; 1.008      ;
; 0.390  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.403      ; 1.014      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.387      ; 0.999      ;
; 0.393  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.403      ; 1.017      ;
; 0.394  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.418      ; 1.033      ;
; 0.409  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.387      ; 1.017      ;
; 0.413  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.418      ; 1.052      ;
; 0.413  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.418      ; 1.052      ;
; 0.431  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.397      ; 1.049      ;
; 0.452  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.321      ; 0.994      ;
; 0.491  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.070      ; 0.752      ;
; 0.509  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[30]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.069      ; 0.769      ;
; 0.510  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.069      ; 0.770      ;
; 0.510  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.069      ; 0.770      ;
; 0.510  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.069      ; 0.770      ;
; 0.510  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[28]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[29]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.069      ; 0.770      ;
; 0.510  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[32]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.069      ; 0.770      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                                                                                         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0]                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1]                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2]                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3]                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_0_dff                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_1_dff                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_0_dff                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_1_dff                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'                                                                           ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[11]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[14]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[15]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[22]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[9]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_GO                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mSetup_ST.0000                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mSetup_ST.0001                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mSetup_ST.0010                  ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[2]                    ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[3]                    ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[4]                    ;
; 0.234  ; 0.452        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[5]                    ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK          ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                   ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                   ;
; 0.258  ; 0.476        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                    ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1          ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2          ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3          ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END           ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO           ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]        ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]        ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]        ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]        ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]        ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]        ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]         ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]        ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]         ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]         ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]         ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]         ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]         ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]         ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]         ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                    ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                    ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                   ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[11]                   ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[14]                   ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[15]                   ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[22]                   ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                    ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[5]                    ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                    ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'                                                          ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; 0.427 ; 0.427        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datad           ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.474 ; 0.474        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.474 ; 0.474        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.474 ; 0.474        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.474 ; 0.474        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.474 ; 0.474        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.474 ; 0.474        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datac     ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datac     ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datac     ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datac      ;
; 0.486 ; 0.486        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datac      ;
; 0.492 ; 0.492        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.492 ; 0.492        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datad     ;
; 0.492 ; 0.492        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datad     ;
; 0.492 ; 0.492        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datad      ;
; 0.492 ; 0.492        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datad      ;
; 0.492 ; 0.492        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datad      ;
; 0.492 ; 0.492        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datad      ;
; 0.492 ; 0.492        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datad      ;
; 0.493 ; 0.493        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.493 ; 0.493        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datad      ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datad     ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|dataa           ;
; 0.496 ; 0.496        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.496 ; 0.496        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.496 ; 0.496        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datad      ;
; 0.497 ; 0.497        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|q         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|q         ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datad      ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datad     ;
; 0.505 ; 0.505        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|dataa           ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.507 ; 0.507        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datad      ;
; 0.507 ; 0.507        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datad      ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datad     ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datad     ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datad      ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datad      ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datad      ;
; 0.508 ; 0.508        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datad      ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datac      ;
; 0.514 ; 0.514        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datac      ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datac     ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datac     ;
; 0.517 ; 0.517        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datac     ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.526 ; 0.526        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.529 ; 0.529        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
; 0.570 ; 0.570        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datad           ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; 2.386 ; 2.757 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; 2.124 ; 2.486 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; 2.143 ; 2.506 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; 2.459 ; 2.831 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; 4.186 ; 4.598 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; 4.186 ; 4.598 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; 8.283 ; 8.696 ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; 8.214 ; 8.696 ; Rise       ; CLOCK_50                 ;
;  SW[1]      ; CLOCK_50                 ; 8.283 ; 8.615 ; Rise       ; CLOCK_50                 ;
;  SW[2]      ; CLOCK_50                 ; 7.667 ; 8.058 ; Rise       ; CLOCK_50                 ;
;  SW[3]      ; CLOCK_50                 ; 7.735 ; 8.139 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; 2.050 ; 2.402 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; 3.801 ; 3.921 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; 3.801 ; 3.921 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+-------+-------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; -1.941 ; -2.294 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; -1.709 ; -2.058 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; -1.727 ; -2.077 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; -2.030 ; -2.388 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; -1.980 ; -2.278 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; -1.980 ; -2.278 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; -3.568 ; -3.908 ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; -3.871 ; -4.222 ; Rise       ; CLOCK_50                 ;
;  SW[1]      ; CLOCK_50                 ; -3.568 ; -3.908 ; Rise       ; CLOCK_50                 ;
;  SW[2]      ; CLOCK_50                 ; -4.043 ; -4.298 ; Rise       ; CLOCK_50                 ;
;  SW[3]      ; CLOCK_50                 ; -4.109 ; -4.376 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; -1.230 ; -1.592 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; -1.910 ; -2.090 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; -1.910 ; -2.090 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+--------+--------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; AUD_DACDAT ; CLOCK_50                 ; 8.858  ; 8.537  ; Rise       ; CLOCK_50                 ;
; AUD_XCK    ; CLOCK_50                 ; 5.922  ; 5.821  ; Rise       ; CLOCK_50                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 15.487 ; 15.122 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 12.076 ; 12.266 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 8.145  ;        ; Fall       ; avconf:avc|mI2C_CTRL_CLK ;
+------------+--------------------------+--------+--------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; AUD_DACDAT ; CLOCK_50                 ; 8.530  ; 8.218  ; Rise       ; CLOCK_50                 ;
; AUD_XCK    ; CLOCK_50                 ; 5.711  ; 5.609  ; Rise       ; CLOCK_50                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 12.326 ; 7.545  ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 11.586 ; 11.773 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 7.811  ;        ; Fall       ; avconf:avc|mI2C_CTRL_CLK ;
+------------+--------------------------+--------+--------+------------+--------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -2.224 ; -240.080      ;
; avconf:avc|mI2C_CTRL_CLK ; -1.903 ; -50.127       ;
; avconf:avc|LUT_INDEX[1]  ; -0.158 ; -0.562        ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                 ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|LUT_INDEX[1]  ; -1.415 ; -13.095       ;
; avconf:avc|mI2C_CTRL_CLK ; -0.322 ; -1.906        ;
; CLOCK_50                 ; -0.223 ; -0.223        ;
+--------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary  ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -3.000 ; -594.786      ;
; avconf:avc|mI2C_CTRL_CLK ; -1.899 ; -106.344      ;
; avconf:avc|LUT_INDEX[1]  ; 0.377  ; 0.000         ;
+--------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.224 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.011     ; 3.222      ;
; -2.210 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.222      ;
; -1.751 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[8]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.691      ;
; -1.751 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[6]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.691      ;
; -1.751 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[7]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.691      ;
; -1.751 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[4]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.691      ;
; -1.751 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[5]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.691      ;
; -1.751 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[2]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.691      ;
; -1.751 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[1]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.691      ;
; -1.751 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[0]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.691      ;
; -1.751 ; delay_cnt[17]                                                                                                                                                                                                                                                    ; delay_cnt[3]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.691      ;
; -1.750 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.023     ; 2.714      ;
; -1.749 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.712      ;
; -1.649 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.610      ;
; -1.648 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.611      ;
; -1.648 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.611      ;
; -1.648 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.611      ;
; -1.648 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.611      ;
; -1.648 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.611      ;
; -1.648 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.611      ;
; -1.648 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.611      ;
; -1.648 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.611      ;
; -1.648 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.608      ;
; -1.620 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.583      ;
; -1.620 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.583      ;
; -1.620 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.583      ;
; -1.620 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.583      ;
; -1.620 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.583      ;
; -1.620 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.583      ;
; -1.620 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.583      ;
; -1.620 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.583      ;
; -1.620 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.583      ;
; -1.620 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.583      ;
; -1.620 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.583      ;
; -1.620 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.583      ;
; -1.614 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.577      ;
; -1.613 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.560      ;
; -1.600 ; snd                                                                                                                                                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 2.751      ;
; -1.596 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[8]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.536      ;
; -1.596 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[6]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.536      ;
; -1.596 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[7]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.536      ;
; -1.596 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[4]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.536      ;
; -1.596 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[5]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.536      ;
; -1.596 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[2]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.536      ;
; -1.596 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[1]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.536      ;
; -1.596 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[0]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.536      ;
; -1.596 ; delay_cnt[18]                                                                                                                                                                                                                                                    ; delay_cnt[3]                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 2.536      ;
; -1.583 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.024     ; 2.546      ;
; -1.573 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.520      ;
; -1.573 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.520      ;
; -1.573 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.520      ;
; -1.573 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.520      ;
; -1.573 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.520      ;
; -1.573 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.520      ;
; -1.573 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.520      ;
; -1.573 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.520      ;
; -1.547 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.507      ;
; -1.547 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.507      ;
; -1.547 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.507      ;
; -1.547 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.507      ;
; -1.547 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.507      ;
; -1.547 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.507      ;
; -1.547 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.507      ;
; -1.547 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.507      ;
; -1.545 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.492      ;
; -1.545 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.492      ;
; -1.545 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.492      ;
; -1.545 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.492      ;
; -1.545 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.492      ;
; -1.545 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.492      ;
; -1.545 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.492      ;
; -1.545 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.492      ;
; -1.545 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.492      ;
; -1.545 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.492      ;
; -1.545 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.492      ;
; -1.545 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.492      ;
; -1.521 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.182     ; 2.326      ;
; -1.519 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.479      ;
; -1.519 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[31]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.479      ;
; -1.519 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.479      ;
; -1.519 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.479      ;
; -1.519 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.479      ;
; -1.519 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.479      ;
; -1.519 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.479      ;
; -1.519 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.479      ;
; -1.519 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.479      ;
; -1.519 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.479      ;
; -1.519 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.479      ;
; -1.519 ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.479      ;
; -1.517 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.182     ; 2.322      ;
; -1.513 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.023     ; 2.477      ;
; -1.513 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.023     ; 2.477      ;
; -1.513 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.023     ; 2.477      ;
; -1.513 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.023     ; 2.477      ;
; -1.513 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.023     ; 2.477      ;
; -1.513 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.023     ; 2.477      ;
; -1.513 ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.023     ; 2.477      ;
; -1.509 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.182     ; 2.314      ;
; -1.502 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.449      ;
; -1.494 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.188     ; 2.293      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                   ;
+--------+--------------------------------------------+-------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                             ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.903 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.035     ; 2.855      ;
; -1.845 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.780     ; 1.052      ;
; -1.845 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.780     ; 1.052      ;
; -1.845 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.780     ; 1.052      ;
; -1.845 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.780     ; 1.052      ;
; -1.797 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.784     ; 1.000      ;
; -1.793 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 2.741      ;
; -1.792 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[0]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 2.742      ;
; -1.749 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.784     ; 0.952      ;
; -1.729 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.784     ; 0.932      ;
; -1.681 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.784     ; 0.884      ;
; -1.677 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.023     ; 2.641      ;
; -1.677 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.023     ; 2.641      ;
; -1.677 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.023     ; 2.641      ;
; -1.677 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.023     ; 2.641      ;
; -1.590 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.647      ; 4.224      ;
; -1.473 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[0]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.645      ; 4.105      ;
; -1.403 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 2.351      ;
; -1.262 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 2.210      ;
; -1.177 ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 2.122      ;
; -1.100 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 2.048      ;
; -1.034 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[22]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.050     ; 1.971      ;
; -1.034 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[14]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.050     ; 1.971      ;
; -0.987 ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.932      ;
; -0.955 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[22]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.632      ; 3.574      ;
; -0.955 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[14]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.632      ; 3.574      ;
; -0.952 ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.902      ;
; -0.948 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.896      ;
; -0.948 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.896      ;
; -0.948 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[22] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.896      ;
; -0.948 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.896      ;
; -0.948 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.896      ;
; -0.948 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.896      ;
; -0.948 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.896      ;
; -0.948 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.896      ;
; -0.934 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.880      ;
; -0.934 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.647      ; 3.568      ;
; -0.926 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[0]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.874      ;
; -0.926 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[7]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.874      ;
; -0.909 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.859      ;
; -0.909 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[10]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.859      ;
; -0.908 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.855      ;
; -0.908 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.855      ;
; -0.905 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[22]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.632      ; 3.524      ;
; -0.905 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[14]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.632      ; 3.524      ;
; -0.898 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.847      ;
; -0.898 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[11]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.847      ;
; -0.898 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[15]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.038     ; 1.847      ;
; -0.897 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.023     ; 1.861      ;
; -0.897 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.023     ; 1.861      ;
; -0.897 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.023     ; 1.861      ;
; -0.897 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.023     ; 1.861      ;
; -0.884 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.647      ; 3.518      ;
; -0.883 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[1]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.033     ; 1.837      ;
; -0.883 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[8]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.033     ; 1.837      ;
; -0.874 ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|I2C_Controller:u0|SDO    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.824      ;
; -0.873 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[12]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.030     ; 1.830      ;
; -0.873 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[9]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.034     ; 1.826      ;
; -0.873 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[13]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.030     ; 1.830      ;
; -0.873 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[6]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.034     ; 1.826      ;
; -0.873 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.030     ; 1.830      ;
; -0.872 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.820      ;
; -0.872 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.820      ;
; -0.872 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[22] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.820      ;
; -0.872 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.820      ;
; -0.872 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.820      ;
; -0.872 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.820      ;
; -0.872 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.820      ;
; -0.872 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.820      ;
; -0.861 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.809      ;
; -0.861 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.809      ;
; -0.861 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[22] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.809      ;
; -0.861 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.809      ;
; -0.861 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.809      ;
; -0.861 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.809      ;
; -0.861 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.809      ;
; -0.861 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.809      ;
; -0.855 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.641      ; 3.483      ;
; -0.847 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[0]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.643      ; 3.477      ;
; -0.847 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[7]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.643      ; 3.477      ;
; -0.832 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.779      ;
; -0.832 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.779      ;
; -0.830 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.645      ; 3.462      ;
; -0.830 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[10]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.645      ; 3.462      ;
; -0.826 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[2]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.023     ; 1.790      ;
; -0.826 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[3]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.023     ; 1.790      ;
; -0.826 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.023     ; 1.790      ;
; -0.826 ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[4]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.023     ; 1.790      ;
; -0.823 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[0]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.645      ; 3.455      ;
; -0.821 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.768      ;
; -0.821 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.040     ; 1.768      ;
; -0.819 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[5]             ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.644      ; 3.450      ;
; -0.819 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[11]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.644      ; 3.450      ;
; -0.819 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[15]            ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 1.644      ; 3.450      ;
; -0.808 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.044     ; 1.751      ;
; -0.808 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.044     ; 1.751      ;
; -0.808 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.044     ; 1.751      ;
; -0.808 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.044     ; 1.751      ;
; -0.808 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.044     ; 1.751      ;
; -0.808 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.044     ; 1.751      ;
+--------+--------------------------------------------+-------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                    ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -0.158 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.914      ; 1.581      ;
; -0.130 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.898      ; 1.538      ;
; -0.114 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.599      ; 3.284      ;
; -0.110 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.218      ; 3.504      ;
; -0.057 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.647      ; 3.214      ;
; -0.052 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.850      ; 1.473      ;
; -0.045 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.567      ; 3.182      ;
; -0.038 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 3.199      ;
; -0.035 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.567      ; 3.172      ;
; -0.034 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.599      ; 3.204      ;
; -0.031 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.649      ; 3.190      ;
; -0.030 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.647      ; 3.187      ;
; -0.024 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.216      ; 3.416      ;
; -0.023 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.647      ; 3.180      ;
; -0.022 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.661      ; 3.193      ;
; -0.018 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.567      ; 3.155      ;
; -0.013 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.661      ; 3.184      ;
; -0.005 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.597      ; 3.173      ;
; -0.005 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.599      ; 3.175      ;
; -0.001 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.647      ; 3.158      ;
; 0.007  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.268      ; 3.376      ;
; 0.009  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.663      ; 3.163      ;
; 0.013  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.661      ; 3.158      ;
; 0.018  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.567      ; 3.119      ;
; 0.021  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.649      ; 3.138      ;
; 0.023  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.580      ; 3.128      ;
; 0.027  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 3.133      ;
; 0.027  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.266      ; 3.354      ;
; 0.030  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.661      ; 3.141      ;
; 0.032  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.597      ; 3.136      ;
; 0.036  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.598      ; 3.132      ;
; 0.038  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.599      ; 3.132      ;
; 0.039  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 3.121      ;
; 0.043  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.186      ; 3.318      ;
; 0.046  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.649      ; 3.113      ;
; 0.047  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.663      ; 3.125      ;
; 0.048  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.912      ; 1.374      ;
; 0.049  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 3.112      ;
; 0.051  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.597      ; 3.117      ;
; 0.051  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.649      ; 3.108      ;
; 0.052  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.665      ; 3.286      ;
; 0.052  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.209      ; 3.332      ;
; 0.053  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.598      ; 3.115      ;
; 0.054  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 3.107      ;
; 0.054  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.916      ; 1.535      ;
; 0.057  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.663      ; 3.115      ;
; 0.058  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.818      ; 1.330      ;
; 0.060  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.663      ; 3.112      ;
; 0.060  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 3.101      ;
; 0.060  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.597      ; 3.108      ;
; 0.070  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.912      ; 1.514      ;
; 0.073  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.280      ; 3.322      ;
; 0.078  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.580      ; 3.073      ;
; 0.078  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.900      ; 1.332      ;
; 0.081  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 3.079      ;
; 0.084  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 3.076      ;
; 0.084  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.841      ; 1.327      ;
; 0.087  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.848      ; 1.332      ;
; 0.087  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.841      ; 1.325      ;
; 0.088  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.282      ; 3.308      ;
; 0.090  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.595      ; 3.170      ;
; 0.090  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.595      ; 3.170      ;
; 0.092  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.209      ; 3.293      ;
; 0.094  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 3.066      ;
; 0.100  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.580      ; 3.051      ;
; 0.101  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 3.059      ;
; 0.102  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.595      ; 3.158      ;
; 0.131  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.598      ; 3.037      ;
; 0.132  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.580      ; 3.019      ;
; 0.142  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.846      ; 1.369      ;
; 0.145  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 3.015      ;
; 0.145  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.199      ; 3.230      ;
; 0.148  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.849      ; 1.271      ;
; 0.154  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.841      ; 1.257      ;
; 0.158  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.831      ; 1.244      ;
; 0.176  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.598      ; 2.992      ;
; 0.177  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.665      ; 3.161      ;
; 0.178  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.217      ; 3.214      ;
; 0.180  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.661      ; 3.153      ;
; 0.180  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.280      ; 3.377      ;
; 0.183  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 3.072      ;
; 0.187  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.214      ; 3.297      ;
; 0.188  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.595      ; 3.072      ;
; 0.194  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.665      ; 3.144      ;
; 0.195  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.209      ; 3.189      ;
; 0.200  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.665      ; 3.138      ;
; 0.200  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 2.960      ;
; 0.207  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.284      ; 3.355      ;
; 0.239  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.661      ; 3.094      ;
; 0.263  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.661      ; 3.070      ;
; 0.268  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.841      ; 1.238      ;
; 0.272  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 2.983      ;
; 0.282  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.661      ; 3.051      ;
; 0.295  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 2.960      ;
; 0.323  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.590      ; 2.932      ;
; 0.342  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 3.209      ; 3.137      ;
; 0.744  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.218      ; 3.150      ;
; 0.768  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.216      ; 3.124      ;
; 0.795  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.268      ; 3.088      ;
; 0.810  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.199      ; 3.065      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                     ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -1.415 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.330      ; 2.040      ;
; -1.101 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 3.330      ; 1.854      ;
; -0.882 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.349      ; 2.592      ;
; -0.846 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.340      ; 2.619      ;
; -0.843 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.340      ; 2.622      ;
; -0.830 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.416      ; 2.711      ;
; -0.826 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.348      ; 2.647      ;
; -0.807 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.415      ; 2.733      ;
; -0.804 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.346      ; 2.667      ;
; -0.802 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.414      ; 2.737      ;
; -0.789 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.419      ; 2.755      ;
; -0.770 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.400      ; 2.755      ;
; -0.769 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.402      ; 2.758      ;
; -0.745 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.341      ; 2.721      ;
; -0.667 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.340      ; 2.798      ;
; -0.661 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.317      ; 2.781      ;
; -0.639 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.350      ; 2.836      ;
; -0.397 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.756      ; 2.379      ;
; -0.376 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.756      ; 2.400      ;
; -0.375 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.816      ; 2.461      ;
; -0.362 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.765      ; 2.423      ;
; -0.344 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.816      ; 2.492      ;
; -0.342 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.756      ; 2.434      ;
; -0.318 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.756      ; 2.458      ;
; -0.316 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.832      ; 2.536      ;
; -0.315 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.756      ; 2.461      ;
; -0.310 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.765      ; 2.475      ;
; -0.309 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.830      ; 2.541      ;
; -0.296 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.835      ; 2.559      ;
; -0.292 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.818      ; 2.546      ;
; -0.290 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.831      ; 2.561      ;
; -0.290 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.835      ; 2.565      ;
; -0.285 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.830      ; 2.565      ;
; -0.279 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.835      ; 2.576      ;
; -0.274 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.818      ; 2.564      ;
; -0.272 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.816      ; 2.564      ;
; -0.266 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.756      ; 2.510      ;
; -0.264 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.764      ; 2.520      ;
; -0.264 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.746      ; 2.502      ;
; -0.262 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.818      ; 2.576      ;
; -0.253 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.831      ; 2.598      ;
; -0.251 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.831      ; 2.600      ;
; -0.250 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.835      ; 2.605      ;
; -0.249 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.832      ; 2.603      ;
; -0.248 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.830      ; 2.602      ;
; -0.248 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.746      ; 2.518      ;
; -0.246 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.756      ; 2.530      ;
; -0.245 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.830      ; 2.605      ;
; -0.245 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.832      ; 2.607      ;
; -0.245 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.832      ; 2.607      ;
; -0.240 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.765      ; 2.545      ;
; -0.230 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.766      ; 2.556      ;
; -0.224 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.756      ; 2.552      ;
; -0.221 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.757      ; 2.556      ;
; -0.217 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.756      ; 2.559      ;
; -0.216 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.762      ; 2.566      ;
; -0.213 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.762      ; 2.569      ;
; -0.211 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.757      ; 2.566      ;
; -0.210 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.756      ; 2.566      ;
; -0.206 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.733      ; 2.547      ;
; -0.205 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 3.349      ; 2.769      ;
; -0.201 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.756      ; 2.575      ;
; -0.200 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.765      ; 2.585      ;
; -0.199 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.764      ; 2.585      ;
; -0.198 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.757      ; 2.579      ;
; -0.194 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.746      ; 2.572      ;
; -0.189 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.816      ; 2.647      ;
; -0.188 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.764      ; 2.596      ;
; -0.186 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.766      ; 2.600      ;
; -0.181 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.831      ; 2.670      ;
; -0.181 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.762      ; 2.601      ;
; -0.180 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.764      ; 2.604      ;
; -0.179 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.818      ; 2.659      ;
; -0.175 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.762      ; 2.607      ;
; -0.172 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 3.340      ; 2.793      ;
; -0.171 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.756      ; 2.605      ;
; -0.158 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.746      ; 2.608      ;
; -0.151 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 3.340      ; 2.814      ;
; -0.141 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.766      ; 2.645      ;
; -0.136 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.733      ; 2.617      ;
; -0.133 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.757      ; 2.644      ;
; -0.132 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.733      ; 2.621      ;
; -0.121 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.766      ; 2.665      ;
; -0.103 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.138      ; 1.055      ;
; -0.076 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.076      ; 1.020      ;
; -0.073 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.151      ; 1.098      ;
; -0.053 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.076      ; 1.043      ;
; -0.053 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.733      ; 2.700      ;
; -0.047 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 3.348      ; 2.926      ;
; -0.044 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.066      ; 1.042      ;
; -0.042 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 3.415      ; 2.998      ;
; -0.038 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.076      ; 1.058      ;
; -0.031 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 3.416      ; 3.010      ;
; -0.014 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.082      ; 1.088      ;
; -0.006 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.077      ; 1.091      ;
; -0.001 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 3.346      ; 2.970      ;
; 0.002  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.152      ; 1.174      ;
; 0.007  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 3.419      ; 3.051      ;
; 0.011  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.085      ; 1.116      ;
; 0.014  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 3.414      ; 3.053      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                           ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.322 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.370      ; 2.257      ;
; -0.220 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.364      ; 2.353      ;
; -0.220 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.364      ; 2.353      ;
; -0.220 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.364      ; 2.353      ;
; -0.220 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.364      ; 2.353      ;
; -0.173 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.619      ; 0.655      ;
; -0.170 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.619      ; 0.658      ;
; -0.150 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.355      ; 2.414      ;
; -0.107 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.619      ; 0.721      ;
; -0.104 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.619      ; 0.724      ;
; 0.050  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.368      ; 2.627      ;
; 0.090  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.376      ; 2.675      ;
; 0.090  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.376      ; 2.675      ;
; 0.090  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.376      ; 2.675      ;
; 0.091  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.371      ; 2.671      ;
; 0.091  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.371      ; 2.671      ;
; 0.100  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.373      ; 2.682      ;
; 0.100  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.373      ; 2.682      ;
; 0.116  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.367      ; 2.692      ;
; 0.116  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.367      ; 2.692      ;
; 0.116  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.367      ; 2.692      ;
; 0.126  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.368      ; 2.703      ;
; 0.126  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.368      ; 2.703      ;
; 0.141  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.367      ; 2.717      ;
; 0.141  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.367      ; 2.717      ;
; 0.150  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.364      ; 2.723      ;
; 0.161  ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.161  ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.162  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.162  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.162  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.162  ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.162  ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.162  ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.162  ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.246  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.355      ; 2.810      ;
; 0.262  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.370      ; 2.341      ;
; 0.283  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.368      ; 2.360      ;
; 0.287  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.432      ;
; 0.298  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.023      ; 0.425      ;
; 0.300  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.023      ; 0.427      ;
; 0.324  ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.470      ;
; 0.337  ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.481      ;
; 0.350  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.495      ;
; 0.352  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.497      ;
; 0.355  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.500      ;
; 0.361  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.506      ;
; 0.363  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.508      ;
; 0.364  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.044      ; 0.512      ;
; 0.365  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.371      ; 2.445      ;
; 0.365  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.371      ; 2.445      ;
; 0.368  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.373      ; 2.450      ;
; 0.368  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.373      ; 2.450      ;
; 0.370  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.515      ;
; 0.373  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.376      ; 2.458      ;
; 0.373  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.376      ; 2.458      ;
; 0.373  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.376      ; 2.458      ;
; 0.374  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 0.619      ; 0.702      ;
; 0.375  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.520      ;
; 0.376  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.521      ;
; 0.378  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.523      ;
; 0.384  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.528      ;
; 0.385  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.529      ;
; 0.386  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.530      ;
; 0.387  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.364      ; 2.460      ;
; 0.387  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.364      ; 2.460      ;
; 0.387  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.364      ; 2.460      ;
; 0.387  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.364      ; 2.460      ;
; 0.388  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.532      ;
; 0.388  ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.036      ; 0.528      ;
; 0.390  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.535      ;
; 0.391  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.780      ; 2.275      ;
; 0.391  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.780      ; 2.275      ;
; 0.391  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.780      ; 2.275      ;
; 0.391  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.780      ; 2.275      ;
; 0.395  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.540      ;
; 0.395  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.367      ; 2.471      ;
; 0.395  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.367      ; 2.471      ;
; 0.396  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.367      ; 2.472      ;
; 0.396  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.367      ; 2.472      ;
; 0.396  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.367      ; 2.472      ;
; 0.397  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.023      ; 0.524      ;
; 0.400  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.368      ; 2.477      ;
; 0.400  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.368      ; 2.477      ;
; 0.404  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.780      ; 2.288      ;
; 0.404  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.780      ; 2.288      ;
; 0.404  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.780      ; 2.288      ;
; 0.404  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.780      ; 2.288      ;
; 0.415  ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.560      ;
; 0.416  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.364      ; 2.489      ;
; 0.437  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 0.619      ; 0.765      ;
; 0.440  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 0.619      ; 0.768      ;
; 0.446  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.592      ;
; 0.446  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.592      ;
; 0.446  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.592      ;
; 0.446  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.592      ;
; 0.446  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.592      ;
; 0.446  ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.592      ;
; 0.447  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.023      ; 0.574      ;
; 0.458  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.023      ; 0.585      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                          ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.223 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                    ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                         ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 1.535      ; 1.531      ;
; 0.125  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[32]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.240      ; 0.489      ;
; 0.127  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.236      ; 0.487      ;
; 0.128  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.236      ; 0.488      ;
; 0.129  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.233      ; 0.486      ;
; 0.131  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[30]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.240      ; 0.495      ;
; 0.132  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.236      ; 0.492      ;
; 0.132  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.236      ; 0.492      ;
; 0.132  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.225      ; 0.481      ;
; 0.134  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.240      ; 0.498      ;
; 0.135  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.233      ; 0.492      ;
; 0.135  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.228      ; 0.487      ;
; 0.136  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.223      ; 0.483      ;
; 0.137  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.233      ; 0.494      ;
; 0.140  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.225      ; 0.489      ;
; 0.140  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.247      ; 0.511      ;
; 0.141  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.222      ; 0.487      ;
; 0.141  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.223      ; 0.488      ;
; 0.142  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.233      ; 0.499      ;
; 0.142  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.225      ; 0.491      ;
; 0.143  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.225      ; 0.492      ;
; 0.143  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.247      ; 0.514      ;
; 0.145  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.233      ; 0.502      ;
; 0.145  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[30]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.226      ; 0.495      ;
; 0.147  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[32]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.226      ; 0.497      ;
; 0.147  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.247      ; 0.518      ;
; 0.148  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.222      ; 0.494      ;
; 0.148  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.233      ; 0.505      ;
; 0.151  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.225      ; 0.500      ;
; 0.151  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.225      ; 0.500      ;
; 0.152  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.222      ; 0.498      ;
; 0.153  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.247      ; 0.524      ;
; 0.154  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.247      ; 0.525      ;
; 0.156  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.228      ; 0.508      ;
; 0.158  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.222      ; 0.504      ;
; 0.162  ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[1]                                                                                                                                                                    ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[1]                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; snd                                                                                                                                                                                                                                         ; snd                                                                                                                                                                                                                                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.163  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                     ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                     ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.164  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.169  ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[0]                                                                                                                                                                    ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[0]                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.169  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.313      ;
; 0.170  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.170  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.170  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.170  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.170  ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[0]                                                                                                                                                                    ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|COUNTER_500[1]                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.041      ; 0.315      ;
; 0.171  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.171  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.314      ;
; 0.171  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.315      ;
; 0.172  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_datain_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.226      ; 0.522      ;
; 0.172  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.316      ;
; 0.172  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.316      ;
; 0.173  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]                                                                                                                      ; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.039      ; 0.316      ;
; 0.173  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[29]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.317      ;
; 0.177  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.181      ; 0.482      ;
; 0.222  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.236      ; 0.582      ;
; 0.229  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.223      ; 0.576      ;
; 0.231  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[32]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.375      ;
; 0.237  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.223      ; 0.584      ;
; 0.239  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a0~portb_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.181      ; 0.544      ;
; 0.239  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.383      ;
; 0.241  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.385      ;
; 0.241  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.040      ; 0.385      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                                                                                                                                                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0]                                                                                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1]                                                                                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2]                                                                                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3]                                                                                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]     ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]     ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]     ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]     ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]     ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]     ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_0_dff                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_1_dff                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                             ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]        ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]        ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]        ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]        ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]        ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]        ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]        ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[2]    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0]                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[1]                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[2]                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[3]                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[4]                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[5]                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[6]                           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_0_dff                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_1_dff                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                            ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                       ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[25]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[26]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[27]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[28]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[29]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                       ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[30]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[32]                                                                                                                                      ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                       ;
; -1.899 ; 1.000        ; 2.899          ; Min Period ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                       ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'                                                                          ;
+--------+--------------+----------------+-----------------+--------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+-----------------+--------------------------+------------+--------------------------------------------+
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1          ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2          ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3          ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK          ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO           ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[0]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]        ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]        ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]        ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]        ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]        ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]        ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]        ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[7]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[2]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[3]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[4]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[5]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[0]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[11]                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[14]                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[15]                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[1]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[22]                   ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[2]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[5]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[7]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[8]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[9]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_GO                         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mSetup_ST.0000                  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mSetup_ST.0001                  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period      ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mSetup_ST.0010                  ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1          ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2          ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3          ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END           ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK          ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                    ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                    ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                   ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[11]                   ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                   ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                   ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[15]                   ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                    ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                    ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[5]                    ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                    ;
; 0.143  ; 0.327        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[9]                    ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO           ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[0]         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]        ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]        ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]        ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]        ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]        ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]        ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]        ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[7]         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]         ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[0]                    ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[14]                   ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[1]                    ;
+--------+--------------+----------------+-----------------+--------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'                                                          ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; 0.377 ; 0.377        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
; 0.383 ; 0.383        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datad           ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|dataa           ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datac     ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datac     ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datac      ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datac     ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datad      ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datac      ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datad     ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datad     ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datad      ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datad      ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datad      ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datad      ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datad      ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datad      ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datad     ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|q         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|q         ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.543 ; 0.543        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.545 ; 0.545        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datad     ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datad      ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datad      ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datad      ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datad      ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datad      ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datad      ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datad     ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datad     ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datad      ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datac      ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datac     ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datac      ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datac     ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datac     ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|dataa           ;
; 0.613 ; 0.613        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datad           ;
; 0.618 ; 0.618        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; 1.299 ; 2.179 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; 1.168 ; 2.000 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; 1.174 ; 2.018 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; 1.332 ; 2.209 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; 2.401 ; 3.100 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; 2.401 ; 3.100 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; 4.627 ; 5.561 ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; 4.627 ; 5.561 ; Rise       ; CLOCK_50                 ;
;  SW[1]      ; CLOCK_50                 ; 4.597 ; 5.479 ; Rise       ; CLOCK_50                 ;
;  SW[2]      ; CLOCK_50                 ; 4.294 ; 5.134 ; Rise       ; CLOCK_50                 ;
;  SW[3]      ; CLOCK_50                 ; 4.339 ; 5.190 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; 1.054 ; 2.020 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; 1.965 ; 2.799 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; 1.965 ; 2.799 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+-------+-------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; -1.051 ; -1.913 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; -0.933 ; -1.754 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; -0.939 ; -1.772 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; -1.088 ; -1.954 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; -1.155 ; -1.881 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; -1.155 ; -1.881 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; -1.995 ; -2.786 ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; -2.184 ; -3.022 ; Rise       ; CLOCK_50                 ;
;  SW[1]      ; CLOCK_50                 ; -1.995 ; -2.786 ; Rise       ; CLOCK_50                 ;
;  SW[2]      ; CLOCK_50                 ; -2.270 ; -2.973 ; Rise       ; CLOCK_50                 ;
;  SW[3]      ; CLOCK_50                 ; -2.313 ; -3.027 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; -0.627 ; -1.565 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; -0.987 ; -1.703 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; -0.987 ; -1.703 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+--------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; AUD_DACDAT ; CLOCK_50                 ; 5.069 ; 5.229 ; Rise       ; CLOCK_50                 ;
; AUD_XCK    ; CLOCK_50                 ; 3.546 ; 3.519 ; Rise       ; CLOCK_50                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 8.593 ; 9.079 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 7.362 ; 6.988 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 4.663 ;       ; Fall       ; avconf:avc|mI2C_CTRL_CLK ;
+------------+--------------------------+-------+-------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; AUD_DACDAT ; CLOCK_50                 ; 4.898 ; 5.048 ; Rise       ; CLOCK_50                 ;
; AUD_XCK    ; CLOCK_50                 ; 3.435 ; 3.407 ; Rise       ; CLOCK_50                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 7.032 ; 4.822 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 7.082 ; 6.724 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 4.489 ;       ; Fall       ; avconf:avc|mI2C_CTRL_CLK ;
+------------+--------------------------+-------+-------+------------+--------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+---------------------------+----------+---------+----------+---------+---------------------+
; Clock                     ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack          ; -6.027   ; -2.716  ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                 ; -6.027   ; -0.223  ; N/A      ; N/A     ; -3.000              ;
;  avconf:avc|LUT_INDEX[1]  ; -1.516   ; -2.716  ; N/A      ; N/A     ; 0.377               ;
;  avconf:avc|mI2C_CTRL_CLK ; -4.472   ; -0.347  ; N/A      ; N/A     ; -1.899              ;
; Design-wide TNS           ; -920.006 ; -21.447 ; 0.0      ; 0.0     ; -701.13             ;
;  CLOCK_50                 ; -746.633 ; -0.223  ; N/A      ; N/A     ; -594.786            ;
;  avconf:avc|LUT_INDEX[1]  ; -17.394  ; -18.618 ; N/A      ; N/A     ; 0.000               ;
;  avconf:avc|mI2C_CTRL_CLK ; -155.979 ; -2.700  ; N/A      ; N/A     ; -106.344            ;
+---------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; 2.662 ; 3.197 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; 2.387 ; 2.879 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; 2.398 ; 2.897 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; 2.744 ; 3.273 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; 4.643 ; 5.198 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; 4.643 ; 5.198 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; 9.114 ; 9.796 ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; 9.040 ; 9.796 ; Rise       ; CLOCK_50                 ;
;  SW[1]      ; CLOCK_50                 ; 9.114 ; 9.703 ; Rise       ; CLOCK_50                 ;
;  SW[2]      ; CLOCK_50                 ; 8.464 ; 9.092 ; Rise       ; CLOCK_50                 ;
;  SW[3]      ; CLOCK_50                 ; 8.535 ; 9.182 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; 2.273 ; 2.846 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; 4.175 ; 4.529 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; 4.175 ; 4.529 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+-------+-------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; -1.051 ; -1.913 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; -0.933 ; -1.754 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; -0.939 ; -1.772 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; -1.088 ; -1.954 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; -1.155 ; -1.881 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; -1.155 ; -1.881 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; -1.995 ; -2.786 ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; -2.184 ; -3.022 ; Rise       ; CLOCK_50                 ;
;  SW[1]      ; CLOCK_50                 ; -1.995 ; -2.786 ; Rise       ; CLOCK_50                 ;
;  SW[2]      ; CLOCK_50                 ; -2.270 ; -2.973 ; Rise       ; CLOCK_50                 ;
;  SW[3]      ; CLOCK_50                 ; -2.313 ; -3.027 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; -0.627 ; -1.565 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; -0.987 ; -1.703 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; -0.987 ; -1.703 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+--------+--------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+--------+--------+------------+--------------------------+
; AUD_DACDAT ; CLOCK_50                 ; 9.675  ; 9.560  ; Rise       ; CLOCK_50                 ;
; AUD_XCK    ; CLOCK_50                 ; 6.587  ; 6.528  ; Rise       ; CLOCK_50                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 16.817 ; 16.777 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 13.383 ; 13.335 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 8.812  ;        ; Fall       ; avconf:avc|mI2C_CTRL_CLK ;
+------------+--------------------------+--------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+------------+--------------------------+-------+-------+------------+--------------------------+
; AUD_DACDAT ; CLOCK_50                 ; 4.898 ; 5.048 ; Rise       ; CLOCK_50                 ;
; AUD_XCK    ; CLOCK_50                 ; 3.435 ; 3.407 ; Rise       ; CLOCK_50                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 7.032 ; 4.822 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 7.082 ; 6.724 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 4.489 ;       ; Fall       ; avconf:avc|mI2C_CTRL_CLK ;
+------------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_27                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                 ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1]  ; 52       ; 52       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1]  ; 229      ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 49       ; 33       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 471      ; 0        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50                 ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                 ; CLOCK_50                 ; 5836     ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                  ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1]  ; 52       ; 52       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1]  ; 229      ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 49       ; 33       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 471      ; 0        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50                 ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                 ; CLOCK_50                 ; 5836     ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Registers Without Clock Pin     ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 384   ; 384  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
; Unconstrained Reg-to-Reg Paths  ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Wed Nov 30 12:40:28 2016
Info: Command: quartus_sta DE2_Audio_Example -c DE2_Audio_Example
Info: qsta_default_script.tcl version: #1
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "avc|LUT_DATA[1]|combout" is a latch
    Warning: Node "avc|LUT_DATA[12]|combout" is a latch
    Warning: Node "avc|LUT_DATA[5]|combout" is a latch
    Warning: Node "avc|LUT_DATA[3]|combout" is a latch
    Warning: Node "avc|LUT_DATA[0]|combout" is a latch
    Warning: Node "avc|LUT_DATA[2]|combout" is a latch
    Warning: Node "avc|LUT_DATA[9]|combout" is a latch
    Warning: Node "avc|LUT_DATA[14]|combout" is a latch
    Warning: Node "avc|LUT_DATA[13]|combout" is a latch
    Warning: Node "avc|LUT_DATA[6]|combout" is a latch
    Warning: Node "avc|LUT_DATA[11]|combout" is a latch
    Warning: Node "avc|LUT_DATA[10]|combout" is a latch
    Warning: Node "avc|LUT_DATA[7]|combout" is a latch
    Warning: Node "avc|LUT_DATA[8]|combout" is a latch
    Warning: Node "avc|LUT_DATA[15]|combout" is a latch
    Warning: Node "avc|LUT_DATA[4]|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'DE2_Audio_Example.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info: create_clock -period 1.000 -name avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK
    Info: create_clock -period 1.000 -name avconf:avc|LUT_INDEX[1] avconf:avc|LUT_INDEX[1]
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -6.027
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.027      -746.633 CLOCK_50 
    Info:    -4.472      -155.979 avconf:avc|mI2C_CTRL_CLK 
    Info:    -1.516       -17.394 avconf:avc|LUT_INDEX[1] 
Info: Worst-case hold slack is -2.716
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.716       -18.618 avconf:avc|LUT_INDEX[1] 
    Info:    -0.344        -2.700 avconf:avc|mI2C_CTRL_CLK 
    Info:    -0.129        -0.129 CLOCK_50 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000      -381.473 CLOCK_50 
    Info:    -1.285       -71.960 avconf:avc|mI2C_CTRL_CLK 
    Info:     0.453         0.000 avconf:avc|LUT_INDEX[1] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.362
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.362      -663.123 CLOCK_50 
    Info:    -4.017      -139.662 avconf:avc|mI2C_CTRL_CLK 
    Info:    -1.300       -15.310 avconf:avc|LUT_INDEX[1] 
Info: Worst-case hold slack is -2.494
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.494       -15.430 avconf:avc|LUT_INDEX[1] 
    Info:    -0.347        -2.515 avconf:avc|mI2C_CTRL_CLK 
    Info:    -0.096        -0.096 CLOCK_50 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000      -380.769 CLOCK_50 
    Info:    -1.285       -71.960 avconf:avc|mI2C_CTRL_CLK 
    Info:     0.427         0.000 avconf:avc|LUT_INDEX[1] 
Info: Analyzing Fast 1200mV 0C Model
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|mI2C_CTRL_CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -rise_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {avconf:avc|LUT_INDEX[1]}] -fall_to [get_clocks {avconf:avc|LUT_INDEX[1]}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.224
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.224      -240.080 CLOCK_50 
    Info:    -1.903       -50.127 avconf:avc|mI2C_CTRL_CLK 
    Info:    -0.158        -0.562 avconf:avc|LUT_INDEX[1] 
Info: Worst-case hold slack is -1.415
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.415       -13.095 avconf:avc|LUT_INDEX[1] 
    Info:    -0.322        -1.906 avconf:avc|mI2C_CTRL_CLK 
    Info:    -0.223        -0.223 CLOCK_50 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000      -594.786 CLOCK_50 
    Info:    -1.899      -106.344 avconf:avc|mI2C_CTRL_CLK 
    Info:     0.377         0.000 avconf:avc|LUT_INDEX[1] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 338 megabytes
    Info: Processing ended: Wed Nov 30 12:40:33 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


