// Seed: 2968896407
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    input wor id_2
);
  always #1 begin : LABEL_0
    wait (id_1);
  end
endmodule
module module_1 (
    input logic id_0,
    output tri1 id_1,
    input supply0 id_2,
    input tri0 id_3
);
  supply1 id_5;
  wire id_7;
  always force id_5 = id_0;
  wire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ;
  assign id_5 = id_24;
  wire id_30;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
