{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1602744005701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602744005701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 15 14:40:05 2020 " "Processing started: Thu Oct 15 14:40:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602744005701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1602744005701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_128x160_test -c lcd_128x160_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_128x160_test -c lcd_128x160_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1602744005701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1602744006233 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../comp2020/lcd_128x160_test.vhd " "Can't analyze file -- file ../comp2020/lcd_128x160_test.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1602744006293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_128x160_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_128x160_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_128x160_test-beh " "Found design unit 1: lcd_128x160_test-beh" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744006798 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_128x160_test " "Found entity 1: lcd_128x160_test" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744006798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744006798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_128x160_test " "Elaborating entity \"lcd_128x160_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1602744007175 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug lcd_128x160_test.vhd(26) " "VHDL Signal Declaration warning at lcd_128x160_test.vhd(26): used implicit default value for signal \"debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1602744007185 "|lcd_128x160_test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segout lcd_128x160_test.vhd(28) " "VHDL Signal Declaration warning at lcd_128x160_test.vhd(28): used implicit default value for signal \"segout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1602744007185 "|lcd_128x160_test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segsel lcd_128x160_test.vhd(29) " "VHDL Signal Declaration warning at lcd_128x160_test.vhd(29): used implicit default value for signal \"segsel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1602744007185 "|lcd_128x160_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1KHz lcd_128x160_test.vhd(152) " "Verilog HDL or VHDL warning at lcd_128x160_test.vhd(152): object \"clk_1KHz\" assigned a value but never read" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744007185 "|lcd_128x160_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mode_7seg lcd_128x160_test.vhd(153) " "Verilog HDL or VHDL warning at lcd_128x160_test.vhd(153): object \"mode_7seg\" assigned a value but never read" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744007185 "|lcd_128x160_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mode_sd178 lcd_128x160_test.vhd(153) " "Verilog HDL or VHDL warning at lcd_128x160_test.vhd(153): object \"mode_sd178\" assigned a value but never read" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744007185 "|lcd_128x160_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mode_motor lcd_128x160_test.vhd(153) " "Verilog HDL or VHDL warning at lcd_128x160_test.vhd(153): object \"mode_motor\" assigned a value but never read" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744007185 "|lcd_128x160_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SD178_debug lcd_128x160_test.vhd(162) " "Verilog HDL or VHDL warning at lcd_128x160_test.vhd(162): object \"SD178_debug\" assigned a value but never read" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744007185 "|lcd_128x160_test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "T_SBUF lcd_128x160_test.vhd(165) " "VHDL Signal Declaration warning at lcd_128x160_test.vhd(165): used implicit default value for signal \"T_SBUF\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 165 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1602744007185 "|lcd_128x160_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nReset lcd_128x160_test.vhd(196) " "VHDL Process Statement warning at lcd_128x160_test.vhd(196): signal \"nReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1602744007185 "|lcd_128x160_test"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Serial_max lcd_128x160_test.vhd(205) " "VHDL Variable Declaration warning at lcd_128x160_test.vhd(205): used initial value expression for variable \"Serial_max\" because variable was never assigned a value" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 205 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1602744007185 "|lcd_128x160_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nReset lcd_128x160_test.vhd(231) " "VHDL Process Statement warning at lcd_128x160_test.vhd(231): signal \"nReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1602744007185 "|lcd_128x160_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg lcd_128x160_test.vhd(245) " "Verilog HDL or VHDL warning at lcd_128x160_test.vhd(245): object \"dbg\" assigned a value but never read" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744007185 "|lcd_128x160_test"}
{ "Warning" "WSGN_SEARCH_FILE" "dht11.vhd 2 1 " "Using design file dht11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11-beh " "Found design unit 1: DHT11-beh" {  } { { "dht11.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744007208 ""} { "Info" "ISGN_ENTITY_NAME" "1 DHT11 " "Found entity 1: DHT11" {  } { { "dht11.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744007208 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1602744007208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11 DHT11:u0 " "Elaborating entity \"DHT11\" for hierarchy \"DHT11:u0\"" {  } { { "lcd_128x160_test.vhd" "u0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744007208 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dht11_basic.vhd 2 1 " "Using design file dht11_basic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11_BASIC-beh " "Found design unit 1: DHT11_BASIC-beh" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744007232 ""} { "Info" "ISGN_ENTITY_NAME" "1 DHT11_BASIC " "Found entity 1: DHT11_BASIC" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744007232 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1602744007232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_BASIC DHT11:u0\|DHT11_BASIC:u0 " "Elaborating entity \"DHT11_BASIC\" for hierarchy \"DHT11:u0\|DHT11_BASIC:u0\"" {  } { { "dht11.vhd" "u0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744007235 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag dht11_basic.vhd(24) " "Verilog HDL or VHDL warning at dht11_basic.vhd(24): object \"flag\" assigned a value but never read" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744007240 "|lcd_128x160_test|DHT11:u2|DHT11_BASIC:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key dht11_basic.vhd(50) " "VHDL Process Statement warning at dht11_basic.vhd(50): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1602744007240 "|lcd_128x160_test|DHT11:u2|DHT11_BASIC:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp1 dht11_basic.vhd(196) " "VHDL Process Statement warning at dht11_basic.vhd(196): signal \"dat_out_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1602744007240 "|lcd_128x160_test|DHT11:u2|DHT11_BASIC:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp2 dht11_basic.vhd(208) " "VHDL Process Statement warning at dht11_basic.vhd(208): signal \"dat_out_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1602744007240 "|lcd_128x160_test|DHT11:u2|DHT11_BASIC:u0"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.vhd 2 1 " "Using design file clock_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-beh " "Found design unit 1: clock_generator-beh" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/clock_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744007260 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/clock_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744007260 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1602744007260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:u1 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:u1\"" {  } { { "lcd_128x160_test.vhd" "u1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744007260 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcdcontrol.vhd 2 1 " "Using design file lcdcontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdControl-behavioral " "Found design unit 1: lcdControl-behavioral" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744007283 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcdControl " "Found entity 1: lcdControl" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744007283 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1602744007283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdControl lcdControl:u2 " "Elaborating entity \"lcdControl\" for hierarchy \"lcdControl:u2\"" {  } { { "lcd_128x160_test.vhd" "u2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744007283 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Serial_max lcdcontrol.vhd(157) " "VHDL Signal Declaration warning at lcdcontrol.vhd(157): used explicit default value for signal \"Serial_max\" because signal was never assigned a value" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 157 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1602744007293 "|lcd_128x160_test|lcdControl:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pos_x_max lcdcontrol.vhd(204) " "Verilog HDL or VHDL warning at lcdcontrol.vhd(204): object \"pos_x_max\" assigned a value but never read" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744007293 "|lcd_128x160_test|lcdControl:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pos_y_max lcdcontrol.vhd(204) " "Verilog HDL or VHDL warning at lcdcontrol.vhd(204): object \"pos_y_max\" assigned a value but never read" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744007293 "|lcd_128x160_test|lcdControl:u2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "lcdcontrol.vhd(642) " "Verilog HDL or VHDL warning at the lcdcontrol.vhd(642): index expression is not wide enough to address all of the elements in the array" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 642 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1602744007353 "|lcd_128x160_test|lcdControl:u2"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "lcdcontrol.vhd(644) " "Verilog HDL or VHDL warning at the lcdcontrol.vhd(644): index expression is not wide enough to address all of the elements in the array" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 644 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1602744007353 "|lcd_128x160_test|lcdControl:u2"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_drv.vhd 2 1 " "Using design file lcd_drv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DRV-beh " "Found design unit 1: LCD_DRV-beh" {  } { { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_drv.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744008613 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRV " "Found entity 1: LCD_DRV" {  } { { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_drv.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744008613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1602744008613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRV LCD_DRV:u3 " "Elaborating entity \"LCD_DRV\" for hierarchy \"LCD_DRV:u3\"" {  } { { "lcd_128x160_test.vhd" "u3" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744008616 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_start lcd_drv.vhd(67) " "Verilog HDL or VHDL warning at lcd_drv.vhd(67): object \"address_start\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_drv.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744008624 "|lcd_128x160_test|LCD_DRV:u8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disp_color lcd_drv.vhd(68) " "Verilog HDL or VHDL warning at lcd_drv.vhd(68): object \"disp_color\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_drv.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744008624 "|lcd_128x160_test|LCD_DRV:u8"}
{ "Warning" "WSGN_SEARCH_FILE" "up_mdu5.vhd 2 1 " "Using design file up_mdu5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_mdu5-beh " "Found design unit 1: up_mdu5-beh" {  } { { "up_mdu5.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/up_mdu5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744008645 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_mdu5 " "Found entity 1: up_mdu5" {  } { { "up_mdu5.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/up_mdu5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744008645 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1602744008645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_mdu5 LCD_DRV:u3\|up_mdu5:u0 " "Elaborating entity \"up_mdu5\" for hierarchy \"LCD_DRV:u3\|up_mdu5:u0\"" {  } { { "lcd_drv.vhd" "u0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_drv.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744008647 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmd_rom.v 1 1 " "Using design file cmd_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_rom " "Found entity 1: cmd_rom" {  } { { "cmd_rom.v" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/cmd_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744008668 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1602744008668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_rom LCD_DRV:u3\|cmd_rom:u1 " "Elaborating entity \"cmd_rom\" for hierarchy \"LCD_DRV:u3\|cmd_rom:u1\"" {  } { { "lcd_drv.vhd" "u1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_drv.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744008671 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.data_a 0 cmd_rom.v(6) " "Net \"romA.data_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1602744008672 "|lcd_128x160_test|LCD_DRV:u8|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.waddr_a 0 cmd_rom.v(6) " "Net \"romA.waddr_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1602744008672 "|lcd_128x160_test|LCD_DRV:u8|cmd_rom:u1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.we_a 0 cmd_rom.v(6) " "Net \"romA.we_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1602744008672 "|lcd_128x160_test|LCD_DRV:u8|cmd_rom:u1"}
{ "Warning" "WSGN_SEARCH_FILE" "raminfr.vhd 2 1 " "Using design file raminfr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr-behavioral " "Found design unit 1: raminfr-behavioral" {  } { { "raminfr.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/raminfr.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744008691 ""} { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "raminfr.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/raminfr.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744008691 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1602744008691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr LCD_DRV:u3\|raminfr:u2 " "Elaborating entity \"raminfr\" for hierarchy \"LCD_DRV:u3\|raminfr:u2\"" {  } { { "lcd_drv.vhd" "u2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_drv.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744008694 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad.vhd 2 1 " "Using design file keypad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypad-behavioral " "Found design unit 1: keypad-behavioral" {  } { { "keypad.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/keypad.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744008714 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/keypad.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744008714 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1602744008714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:u4 " "Elaborating entity \"keypad\" for hierarchy \"keypad:u4\"" {  } { { "lcd_128x160_test.vhd" "u4" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744008714 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sd178.vhd 2 1 " "Using design file sd178.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SD178-beh " "Found design unit 1: SD178-beh" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/sd178.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744008737 ""} { "Info" "ISGN_ENTITY_NAME" "1 SD178 " "Found entity 1: SD178" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/sd178.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744008737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1602744008737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD178 SD178:u5 " "Elaborating entity \"SD178\" for hierarchy \"SD178:u5\"" {  } { { "lcd_128x160_test.vhd" "u5" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744008737 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd178_ack_error sd178.vhd(64) " "Verilog HDL or VHDL warning at sd178.vhd(64): object \"sd178_ack_error\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/sd178.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744008757 "|lcd_128x160_test|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd178_data_rd sd178.vhd(66) " "Verilog HDL or VHDL warning at sd178.vhd(66): object \"sd178_data_rd\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/sd178.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744008757 "|lcd_128x160_test|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_vol sd178.vhd(68) " "Verilog HDL or VHDL warning at sd178.vhd(68): object \"var_vol\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/sd178.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744008757 "|lcd_128x160_test|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_vol_last sd178.vhd(68) " "Verilog HDL or VHDL warning at sd178.vhd(68): object \"var_vol_last\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/sd178.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744008757 "|lcd_128x160_test|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d0 sd178.vhd(72) " "Verilog HDL or VHDL warning at sd178.vhd(72): object \"d0\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/sd178.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744008757 "|lcd_128x160_test|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lx1 sd178.vhd(73) " "Verilog HDL or VHDL warning at sd178.vhd(73): object \"lx1\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/sd178.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744008757 "|lcd_128x160_test|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lx2 sd178.vhd(73) " "Verilog HDL or VHDL warning at sd178.vhd(73): object \"lx2\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/sd178.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744008757 "|lcd_128x160_test|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lx3 sd178.vhd(73) " "Verilog HDL or VHDL warning at sd178.vhd(73): object \"lx3\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/sd178.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744008757 "|lcd_128x160_test|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lx4 sd178.vhd(73) " "Verilog HDL or VHDL warning at sd178.vhd(73): object \"lx4\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/sd178.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744008757 "|lcd_128x160_test|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lx5 sd178.vhd(73) " "Verilog HDL or VHDL warning at sd178.vhd(73): object \"lx5\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/sd178.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744008757 "|lcd_128x160_test|SD178:u5"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Serial_max sd178.vhd(99) " "VHDL Variable Declaration warning at sd178.vhd(99): used initial value expression for variable \"Serial_max\" because variable was never assigned a value" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/sd178.vhd" 99 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1602744008757 "|lcd_128x160_test|SD178:u5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vol_loop sd178.vhd(117) " "Verilog HDL or VHDL warning at sd178.vhd(117): object \"vol_loop\" assigned a value but never read" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/sd178.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744008757 "|lcd_128x160_test|SD178:u5"}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_master.vhd 2 1 " "Using design file i2c_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/i2c_master.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744008796 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744008796 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1602744008796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master SD178:u5\|i2c_master:u0 " "Elaborating entity \"i2c_master\" for hierarchy \"SD178:u5\|i2c_master:u0\"" {  } { { "sd178.vhd" "u0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/sd178.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744008796 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tsl2561.vhd 2 1 " "Using design file tsl2561.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TSL2561-beh " "Found design unit 1: TSL2561-beh" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744008829 ""} { "Info" "ISGN_ENTITY_NAME" "1 TSL2561 " "Found entity 1: TSL2561" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744008829 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1602744008829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSL2561 TSL2561:u6 " "Elaborating entity \"TSL2561\" for hierarchy \"TSL2561:u6\"" {  } { { "lcd_128x160_test.vhd" "u6" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744008832 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_error tsl2561.vhd(45) " "Verilog HDL or VHDL warning at tsl2561.vhd(45): object \"ack_error\" assigned a value but never read" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1602744008835 "|lcd_128x160_test|TSL2561:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master TSL2561:u6\|i2c_master:u0 " "Elaborating entity \"i2c_master\" for hierarchy \"TSL2561:u6\|i2c_master:u0\"" {  } { { "tsl2561.vhd" "u0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744008837 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.vhd 2 1 " "Using design file uart.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-main " "Found design unit 1: uart-main" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744008861 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744008861 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1602744008861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u7 " "Elaborating entity \"uart\" for hierarchy \"uart:u7\"" {  } { { "lcd_128x160_test.vhd" "u7" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744008864 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "countE1 uart.vhd(51) " "VHDL Process Statement warning at uart.vhd(51): inferring latch(es) for signal or variable \"countE1\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1602744008866 "|lcd_128x160_test|uart:u7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "countE2 uart.vhd(73) " "VHDL Process Statement warning at uart.vhd(73): signal \"countE2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1602744008867 "|lcd_128x160_test|uart:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "countE1 uart.vhd(51) " "Inferred latch for \"countE1\" at uart.vhd(51)" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1602744008867 "|lcd_128x160_test|uart:u7"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Serial_available_rtl_0 " "Inferred dual-clock RAM node \"Serial_available_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1602744015261 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "data " "RAM logic \"data\" is uninferred due to inappropriate RAM size" {  } { { "lcd_128x160_test.vhd" "data" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 170 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1602744015261 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1602744015261 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 85 C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/lcd_128x160_test.ram0_cmd_rom_565410ab.hdl.mif " "Memory depth (128) in the design file differs from memory depth (85) in the Memory Initialization File \"C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/lcd_128x160_test.ram0_cmd_rom_565410ab.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1602744015271 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Serial_available_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Serial_available_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 11 " "Parameter NUMWORDS_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 11 " "Parameter NUMWORDS_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lcd_128x160_test.ram0_lcd_128x160_test_43e1ebc1.hdl.mif " "Parameter INIT_FILE set to db/lcd_128x160_test.ram0_lcd_128x160_test_43e1ebc1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "LCD_DRV:u3\|raminfr:u2\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"LCD_DRV:u3\|raminfr:u2\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1602744031819 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1602744031819 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1602744031819 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "uart:u7\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart:u7\|Mult1\"" {  } { { "uart.vhd" "Mult1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "uart:u7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"uart:u7\|Mult0\"" {  } { { "uart.vhd" "Mult0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div1\"" {  } { { "lcdcontrol.vhd" "Div1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 553 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div0\"" {  } { { "lcdcontrol.vhd" "Div0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 553 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lcdControl:u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lcdControl:u2\|Mult0\"" {  } { { "lcdcontrol.vhd" "Mult0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 307 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DHT11:u0\|DHT11_BASIC:u0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DHT11:u0\|DHT11_BASIC:u0\|Div0\"" {  } { { "dht11_basic.vhd" "Div0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DHT11:u0\|DHT11_BASIC:u0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DHT11:u0\|DHT11_BASIC:u0\|Mod0\"" {  } { { "dht11_basic.vhd" "Mod0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DHT11:u0\|DHT11_BASIC:u0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DHT11:u0\|DHT11_BASIC:u0\|Div1\"" {  } { { "dht11_basic.vhd" "Div1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DHT11:u0\|DHT11_BASIC:u0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DHT11:u0\|DHT11_BASIC:u0\|Mod1\"" {  } { { "dht11_basic.vhd" "Mod1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div2\"" {  } { { "lcdcontrol.vhd" "Div2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 629 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div3\"" {  } { { "lcdcontrol.vhd" "Div3" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 722 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdControl:u2\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdControl:u2\|Div4\"" {  } { { "lcdcontrol.vhd" "Div4" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 724 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod5\"" {  } { { "tsl2561.vhd" "Mod5" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Div1\"" {  } { { "tsl2561.vhd" "Div1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod2\"" {  } { { "tsl2561.vhd" "Mod2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Div2\"" {  } { { "tsl2561.vhd" "Div2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod3\"" {  } { { "tsl2561.vhd" "Mod3" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Div0\"" {  } { { "tsl2561.vhd" "Div0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod1\"" {  } { { "tsl2561.vhd" "Mod1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Div3\"" {  } { { "tsl2561.vhd" "Div3" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod4\"" {  } { { "tsl2561.vhd" "Mod4" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TSL2561:u6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TSL2561:u6\|Mod0\"" {  } { { "tsl2561.vhd" "Mod0" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lcdControl:u2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lcdControl:u2\|Mult1\"" {  } { { "lcdcontrol.vhd" "Mult1" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 629 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lcdControl:u2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lcdControl:u2\|Mult2\"" {  } { { "lcdcontrol.vhd" "Mult2" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 629 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031829 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1602744031829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:Serial_available_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:Serial_available_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:Serial_available_rtl_0 " "Instantiated megafunction \"altsyncram:Serial_available_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 11 " "Parameter \"NUMWORDS_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 11 " "Parameter \"NUMWORDS_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lcd_128x160_test.ram0_lcd_128x160_test_43e1ebc1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lcd_128x160_test.ram0_lcd_128x160_test_43e1ebc1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031909 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744031909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cni1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cni1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cni1 " "Found entity 1: altsyncram_cni1" {  } { { "db/altsyncram_cni1.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/altsyncram_cni1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744031981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744031981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744031991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"LCD_DRV:u3\|raminfr:u2\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744031991 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744031991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fh41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fh41 " "Found entity 1: altsyncram_fh41" {  } { { "db/altsyncram_fh41.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/altsyncram_fh41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744032066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744032066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744032131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744032131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_67a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_67a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_67a " "Found entity 1: decode_67a" {  } { { "db/decode_67a.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/decode_67a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744032199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744032199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rlb " "Found entity 1: mux_rlb" {  } { { "db/mux_rlb.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/mux_rlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744032265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744032265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart:u7\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"uart:u7\|lpm_mult:Mult1\"" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744032310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart:u7\|lpm_mult:Mult1 " "Instantiated megafunction \"uart:u7\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 26 " "Parameter \"LPM_WIDTHA\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032310 ""}  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744032310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fft " "Found entity 1: mult_fft" {  } { { "db/mult_fft.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/mult_fft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744032388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744032388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div1\"" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 553 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744032440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div1 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032440 ""}  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 553 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744032440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ggm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ggm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ggm " "Found entity 1: lpm_divide_ggm" {  } { { "db/lpm_divide_ggm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/lpm_divide_ggm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744032515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744032515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ikh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ikh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ikh " "Found entity 1: sign_div_unsign_ikh" {  } { { "db/sign_div_unsign_ikh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/sign_div_unsign_ikh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744032536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744032536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_23f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_23f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_23f " "Found entity 1: alt_u_div_23f" {  } { { "db/alt_u_div_23f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_23f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744032561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744032561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744032629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744032629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744032705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744032705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div0\"" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 553 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744032715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div0 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032715 ""}  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 553 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744032715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cgm " "Found entity 1: lpm_divide_cgm" {  } { { "db/lpm_divide_cgm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/lpm_divide_cgm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744032794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744032794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744032819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744032819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_03f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744032843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744032843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 307 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744032867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_mult:Mult0 " "Instantiated megafunction \"lcdControl:u2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032867 ""}  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 307 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744032867 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 307 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032928 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 307 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744032964 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 307 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744033086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744033086 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 307 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033092 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 307 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ffh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ffh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ffh " "Found entity 1: add_sub_ffh" {  } { { "db/add_sub_ffh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/add_sub_ffh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744033166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744033166 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult0\|altshift:external_latency_ffs lcdControl:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 307 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Div0\"" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 176 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744033198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Div0 " "Instantiated megafunction \"DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033198 ""}  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 176 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744033198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Mod0\"" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 176 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744033208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Mod0 " "Instantiated megafunction \"DHT11:u0\|DHT11_BASIC:u0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033208 ""}  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 176 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744033208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f8m " "Found entity 1: lpm_divide_f8m" {  } { { "db/lpm_divide_f8m.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/lpm_divide_f8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744033281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744033281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744033301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744033301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_53f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_53f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_53f " "Found entity 1: alt_u_div_53f" {  } { { "db/alt_u_div_53f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_53f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744033321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744033321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div2\"" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 629 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744033371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div2 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033371 ""}  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 629 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744033371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_shm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_shm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_shm " "Found entity 1: lpm_divide_shm" {  } { { "db/lpm_divide_shm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/lpm_divide_shm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744033438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744033438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744033461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744033461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_56f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_56f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_56f " "Found entity 1: alt_u_div_56f" {  } { { "db/alt_u_div_56f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_56f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744033494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744033494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_divide:Div3\"" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 722 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744033514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_divide:Div3 " "Instantiated megafunction \"lcdControl:u2\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033514 ""}  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 722 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744033514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_egm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_egm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_egm " "Found entity 1: lpm_divide_egm" {  } { { "db/lpm_divide_egm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/lpm_divide_egm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744033579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744033579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744033601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744033601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_93f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_93f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_93f " "Found entity 1: alt_u_div_93f" {  } { { "db/alt_u_div_93f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_93f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744033621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744033621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Mod5\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744033651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Mod5 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033651 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744033651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/lpm_divide_bbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744033724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744033724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744033744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744033744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744033774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744033774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Div1\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 157 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744033794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Div1 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033794 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 157 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744033794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744033859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744033859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744033879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744033879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744033909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744033909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Div2\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744033939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Div2 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744033939 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744033939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qhm " "Found entity 1: lpm_divide_qhm" {  } { { "db/lpm_divide_qhm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/lpm_divide_qhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744034008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744034008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744034031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744034031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_16f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_16f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_16f " "Found entity 1: alt_u_div_16f" {  } { { "db/alt_u_div_16f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_16f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744034059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744034059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Div0\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744034090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Div0 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034090 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744034090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8jm " "Found entity 1: lpm_divide_8jm" {  } { { "db/lpm_divide_8jm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/lpm_divide_8jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744034158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744034158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Div3\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744034188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Div3 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034188 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744034188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744034262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744034262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744034282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744034282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744034302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744034302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TSL2561:u6\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"TSL2561:u6\|lpm_divide:Mod0\"" {  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744034342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TSL2561:u6\|lpm_divide:Mod0 " "Instantiated megafunction \"TSL2561:u6\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034342 ""}  } { { "tsl2561.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/tsl2561.vhd" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744034342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dbm " "Found entity 1: lpm_divide_dbm" {  } { { "db/lpm_divide_dbm.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/lpm_divide_dbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744034407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744034407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744034427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744034427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_19f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_19f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_19f " "Found entity 1: alt_u_div_19f" {  } { { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_19f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1602744034458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1602744034458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult1\"" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 629 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744034486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_mult:Mult1 " "Instantiated megafunction \"lcdControl:u2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034486 ""}  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 629 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744034486 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult1\|multcore:mult_core lcdControl:u2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 629 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034489 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lcdControl:u2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 629 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034493 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult1\|altshift:external_latency_ffs lcdControl:u2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 629 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdControl:u2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult2\"" {  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 629 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744034506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdControl:u2\|lpm_mult:Mult2 " "Instantiated megafunction \"lcdControl:u2\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034506 ""}  } { { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 629 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1602744034506 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult2\|multcore:mult_core lcdControl:u2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 629 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034511 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder lcdControl:u2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 629 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034513 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lcdControl:u2\|lpm_mult:Mult2\|altshift:external_latency_ffs lcdControl:u2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lcdControl:u2\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "lcdcontrol.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcdcontrol.vhd" 629 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1602744034513 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1602744036311 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1602744036431 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1602744036431 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD178_scl " "Inserted always-enabled tri-state buffer between \"SD178_scl\" and its non-tri-state driver." {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1602744036521 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TSL2561_scl " "Inserted always-enabled tri-state buffer between \"TSL2561_scl\" and its non-tri-state driver." {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1602744036521 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1602744036521 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SD178_scl " "Fan-out of permanently enabled tri-state buffer feeding bidir \"SD178_scl\" is moved to its source" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 18 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1602744036692 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "TSL2561_scl " "Fan-out of permanently enabled tri-state buffer feeding bidir \"TSL2561_scl\" is moved to its source" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 21 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1602744036692 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1602744036692 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 -1 0 } } { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_drv.vhd" 12 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/i2c_master.vhd" 50 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/i2c_master.vhd" 65 -1 0 } } { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 26 -1 0 } } { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 27 -1 0 } } { "keypad.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/keypad.vhd" 30 -1 0 } } { "lcd_drv.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_drv.vhd" 13 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/i2c_master.vhd" 113 -1 0 } } { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1602744036812 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1602744036812 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SD178_scl~synth " "Node \"SD178_scl~synth\"" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744044273 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TSL2561_scl~synth " "Node \"TSL2561_scl~synth\"" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744044273 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1602744044273 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[0\] GND " "Pin \"debug\[0\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|debug[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[1\] GND " "Pin \"debug\[1\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|debug[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[2\] GND " "Pin \"debug\[2\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|debug[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[3\] GND " "Pin \"debug\[3\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|debug[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[4\] GND " "Pin \"debug\[4\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|debug[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[5\] GND " "Pin \"debug\[5\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|debug[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[6\] GND " "Pin \"debug\[6\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|debug[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[7\] GND " "Pin \"debug\[7\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|debug[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bz VCC " "Pin \"bz\" is stuck at VCC" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|bz"} { "Warning" "WMLS_MLS_STUCK_PIN" "segout\[0\] GND " "Pin \"segout\[0\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|segout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segout\[1\] GND " "Pin \"segout\[1\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|segout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segout\[2\] GND " "Pin \"segout\[2\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|segout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segout\[3\] GND " "Pin \"segout\[3\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|segout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segout\[4\] GND " "Pin \"segout\[4\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|segout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segout\[5\] GND " "Pin \"segout\[5\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|segout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segout\[6\] GND " "Pin \"segout\[6\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|segout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segout\[7\] GND " "Pin \"segout\[7\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|segout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segsel\[0\] GND " "Pin \"segsel\[0\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|segsel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segsel\[1\] GND " "Pin \"segsel\[1\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|segsel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segsel\[2\] GND " "Pin \"segsel\[2\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|segsel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segsel\[3\] GND " "Pin \"segsel\[3\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|segsel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] GND " "Pin \"R\[0\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[1\] GND " "Pin \"R\[1\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[7\] GND " "Pin \"R\[7\]\" is stuck at GND" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] VCC " "Pin \"G\[0\]\" is stuck at VCC" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] VCC " "Pin \"G\[1\]\" is stuck at VCC" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[7\] VCC " "Pin \"G\[7\]\" is stuck at VCC" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BL VCC " "Pin \"BL\" is stuck at VCC" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1602744044273 "|lcd_128x160_test|BL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1602744044273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1602744044845 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1602744055308 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_3~18 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744055378 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_4~20 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_4~20\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744055378 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_12~18 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_12~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744055378 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_t8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744055378 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_t8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744055378 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_t8f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744055378 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_t8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744055378 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_t8f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744055378 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_t8f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744055378 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_t8f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744055378 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_t8f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744055378 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_t8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744055378 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_t8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744055378 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_t8f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744055378 ""} { "Info" "ISCL_SCL_CELL_NAME" "TSL2561:u6\|lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"TSL2561:u6\|lpm_divide:Mod4\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/db/alt_u_div_t8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744055378 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1602744055378 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1602744056245 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744056245 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[3\] " "No output dependent on input pin \"dipsw1\[3\]\"" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1602744057045 "|lcd_128x160_test|dipsw1[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1602744057045 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7973 " "Implemented 7973 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1602744057046 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1602744057046 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1602744057046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7840 " "Implemented 7840 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1602744057046 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1602744057046 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1602744057046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1602744057046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602744057125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 15 14:40:57 2020 " "Processing ended: Thu Oct 15 14:40:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602744057125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602744057125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602744057125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602744057125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1602744058316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602744058325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 15 14:40:57 2020 " "Processing started: Thu Oct 15 14:40:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602744058325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1602744058325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lcd_128x160_test -c lcd_128x160_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lcd_128x160_test -c lcd_128x160_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1602744058325 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1602744058457 ""}
{ "Info" "0" "" "Project  = lcd_128x160_test" {  } {  } 0 0 "Project  = lcd_128x160_test" 0 0 "Fitter" 0 0 1602744058457 ""}
{ "Info" "0" "" "Revision = lcd_128x160_test" {  } {  } 0 0 "Revision = lcd_128x160_test" 0 0 "Fitter" 0 0 1602744058457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1602744058701 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lcd_128x160_test EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"lcd_128x160_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602744058779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602744058829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602744058829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602744058829 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602744059033 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1602744059043 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1602744059443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1602744059443 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1602744059443 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 14358 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1602744059453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 14360 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1602744059453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 14362 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1602744059453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 14364 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1602744059453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 14366 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1602744059453 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1602744059453 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1602744059463 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1602744059493 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 93 " "No exact pin location assignment(s) for 20 pins of 93 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[0\] " "Pin debug\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { debug[0] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[1\] " "Pin debug\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { debug[1] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[2\] " "Pin debug\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { debug[2] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[3\] " "Pin debug\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { debug[3] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[4\] " "Pin debug\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { debug[4] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[5\] " "Pin debug\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { debug[5] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[6\] " "Pin debug\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { debug[6] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug\[7\] " "Pin debug\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { debug[7] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { debug[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[0\] " "Pin segout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segout[0] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[1\] " "Pin segout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segout[1] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[2\] " "Pin segout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segout[2] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[3\] " "Pin segout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segout[3] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[4\] " "Pin segout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segout[4] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[5\] " "Pin segout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segout[5] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[6\] " "Pin segout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segout[6] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segout\[7\] " "Pin segout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segout[7] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segsel\[0\] " "Pin segsel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segsel[0] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segsel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segsel\[1\] " "Pin segsel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segsel[1] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segsel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segsel\[2\] " "Pin segsel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segsel[2] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segsel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segsel\[3\] " "Pin segsel\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segsel[3] } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segsel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1602744060004 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1602744060004 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1602744061091 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd_128x160_test.sdc " "Synopsys Design Constraints File file not found: 'lcd_128x160_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1602744061101 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1602744061101 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1602744061191 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1602744061201 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1602744061201 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fin~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node fin~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fin~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 14342 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744061622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|countE1  " "Automatically promoted node uart:u7\|countE1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[0\] " "Destination node uart:u7\|\\baud:i1\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[1\] " "Destination node uart:u7\|\\baud:i1\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[2\] " "Destination node uart:u7\|\\baud:i1\[2\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[3\] " "Destination node uart:u7\|\\baud:i1\[3\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[4\] " "Destination node uart:u7\|\\baud:i1\[4\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[5\] " "Destination node uart:u7\|\\baud:i1\[5\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[6\] " "Destination node uart:u7\|\\baud:i1\[6\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[7\] " "Destination node uart:u7\|\\baud:i1\[7\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[8\] " "Destination node uart:u7\|\\baud:i1\[8\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[9\] " "Destination node uart:u7\|\\baud:i1\[9\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|countE1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744061622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DHT11:u0\|clk_1M  " "Automatically promoted node DHT11:u0\|clk_1M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DHT11:u0\|clk_1M~0 " "Destination node DHT11:u0\|clk_1M~0" {  } { { "dht11.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11.vhd" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|clk_1M~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 7855 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } { { "dht11.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11.vhd" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|clk_1M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3602 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744061622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_DRV:u3\|up_mdu5:u0\|fout  " "Automatically promoted node LCD_DRV:u3\|up_mdu5:u0\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRV:u3\|up_mdu5:u0\|fout~0 " "Destination node LCD_DRV:u3\|up_mdu5:u0\|fout~0" {  } { { "up_mdu5.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/up_mdu5.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|up_mdu5:u0|fout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 13605 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } { { "up_mdu5.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/up_mdu5.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|up_mdu5:u0|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 2193 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744061622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DHT11:u0\|DHT11_BASIC:u0\|clks  " "Automatically promoted node DHT11:u0\|DHT11_BASIC:u0\|clks " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DHT11:u0\|DHT11_BASIC:u0\|clks~0 " "Destination node DHT11:u0\|DHT11_BASIC:u0\|clks~0" {  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|DHT11_BASIC:u0|clks~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 12966 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } { { "dht11_basic.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/dht11_basic.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11:u0|DHT11_BASIC:u0|clks } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3571 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744061622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_100Hz  " "Automatically promoted node clock_generator:u1\|clk_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_100Hz~0 " "Destination node clock_generator:u1\|clk_100Hz~0" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/clock_generator.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_100Hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 5747 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/clock_generator.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3313 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744061622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_1MHz  " "Automatically promoted node clock_generator:u1\|clk_1MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_1MHz~0 " "Destination node clock_generator:u1\|clk_1MHz~0" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/clock_generator.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1MHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 6681 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/clock_generator.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3311 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744061622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[12\]  " "Automatically promoted node FD\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[12\]~44 " "Destination node FD\[12\]~44" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 180 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[12]~44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 5814 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 180 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3618 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744061622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[22\]  " "Automatically promoted node FD\[22\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[22\]~64 " "Destination node FD\[22\]~64" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 180 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[22]~64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 5888 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 180 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3608 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744061622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|uck1  " "Automatically promoted node uart:u7\|uck1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|uck1~0 " "Destination node uart:u7\|uck1~0" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 5861 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744061622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|uck2  " "Automatically promoted node uart:u7\|uck2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|uck2~0 " "Destination node uart:u7\|uck2~0" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 5791 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/uart.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744061622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_1KHz  " "Automatically promoted node clock_generator:u1\|clk_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_1KHz~0 " "Destination node clock_generator:u1\|clk_1KHz~0" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/clock_generator.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 6161 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/clock_generator.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3312 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744061622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad:u4\|tmpTouch  " "Automatically promoted node keypad:u4\|tmpTouch " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u5\|process_1~1 " "Destination node SD178:u5\|process_1~1" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u5|process_1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 5658 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdControl:u2\|process_1~0 " "Destination node lcdControl:u2\|process_1~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcdControl:u2|process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 6327 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Main_State~0 " "Destination node Main_State~0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 138 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Main_State~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 10783 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay_1\[6\]~3 " "Destination node delay_1\[6\]~3" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 247 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_1[6]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 11600 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay_1\[6\]~7 " "Destination node delay_1\[6\]~7" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 247 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay_1[6]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 11612 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } { { "keypad.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/keypad.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:u4|tmpTouch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 2191 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744061622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nReset~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node nReset~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[6\]~reg0 " "Destination node R\[6\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[6]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3658 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[5\]~reg0 " "Destination node R\[5\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[5]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3659 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[4\]~reg0 " "Destination node R\[4\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[4]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3660 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[3\]~reg0 " "Destination node R\[3\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[3]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3661 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "R\[2\]~reg0 " "Destination node R\[2\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R[2]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3662 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[6\]~reg0 " "Destination node G\[6\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[6]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3663 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[5\]~reg0 " "Destination node G\[5\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[5]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3664 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[4\]~reg0 " "Destination node G\[4\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[4]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3665 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[3\]~reg0 " "Destination node G\[3\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[3]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3666 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "G\[2\]~reg0 " "Destination node G\[2\]~reg0" {  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 231 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G[2]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 3667 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1602744061622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1602744061622 ""}  } { { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nReset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 14343 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1602744061622 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1602744062734 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1602744062744 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1602744062744 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602744062764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602744062774 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1602744062784 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1602744064179 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1602744064189 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1602744064189 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 0 20 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 0 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1602744064209 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1602744064209 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1602744064209 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 13 3 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602744064209 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 12 5 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602744064209 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 9 13 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602744064209 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 2 22 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602744064209 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 7 12 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602744064209 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 11 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602744064209 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 17 5 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602744064209 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 12 12 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1602744064209 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1602744064209 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1602744064209 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602744064349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1602744065964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602744068315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1602744068366 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1602744079976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602744079976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1602744081416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 1.3% " "5e+02 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1602744086754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1602744087646 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1602744087646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602744096506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1602744096506 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1602744096506 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "11.63 " "Total time spent on timing analysis during the Fitter is 11.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1602744096717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602744096756 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602744097685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602744097741 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602744098507 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602744100146 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD178_scl a permanently enabled " "Pin SD178_scl has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD178_scl } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD178_scl" } } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602744100791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TSL2561_scl a permanently enabled " "Pin TSL2561_scl has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TSL2561_scl } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TSL2561_scl" } } } } { "lcd_128x160_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/lcd_128x160_test.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TSL2561_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602744100791 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1602744100791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/output_files/lcd_128x160_test.fit.smsg " "Generated suppressed messages file C:/Users/willy7086/Desktop/Quartus/VHDL/lcd_128x160_test/output_files/lcd_128x160_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1602744101529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5662 " "Peak virtual memory: 5662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602744103490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 15 14:41:43 2020 " "Processing ended: Thu Oct 15 14:41:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602744103490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602744103490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602744103490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1602744103490 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1602744104587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602744104587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 15 14:41:44 2020 " "Processing started: Thu Oct 15 14:41:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602744104587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1602744104587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lcd_128x160_test -c lcd_128x160_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lcd_128x160_test -c lcd_128x160_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1602744104587 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1602744105917 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1602744105947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602744106508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 15 14:41:46 2020 " "Processing ended: Thu Oct 15 14:41:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602744106508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602744106508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602744106508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1602744106508 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1602744107129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1602744107765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1602744107769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 15 14:41:47 2020 " "Processing started: Thu Oct 15 14:41:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1602744107769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1602744107769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lcd_128x160_test -c lcd_128x160_test " "Command: quartus_sta lcd_128x160_test -c lcd_128x160_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1602744107769 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1602744107913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1602744108354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1602744108355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1602744108398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1602744108398 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1602744109006 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd_128x160_test.sdc " "Synopsys Design Constraints File file not found: 'lcd_128x160_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1602744109126 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1602744109126 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fin fin " "create_clock -period 1.000 -name fin fin" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:u1\|clk_100Hz clock_generator:u1\|clk_100Hz " "create_clock -period 1.000 -name clock_generator:u1\|clk_100Hz clock_generator:u1\|clk_100Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:u1\|clk_1KHz clock_generator:u1\|clk_1KHz " "create_clock -period 1.000 -name clock_generator:u1\|clk_1KHz clock_generator:u1\|clk_1KHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:u1\|clk_1MHz clock_generator:u1\|clk_1MHz " "create_clock -period 1.000 -name clock_generator:u1\|clk_1MHz clock_generator:u1\|clk_1MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypad:u4\|tmpTouch keypad:u4\|tmpTouch " "create_clock -period 1.000 -name keypad:u4\|tmpTouch keypad:u4\|tmpTouch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u7\|uck1 uart:u7\|uck1 " "create_clock -period 1.000 -name uart:u7\|uck1 uart:u7\|uck1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u7\|countE1 uart:u7\|countE1 " "create_clock -period 1.000 -name uart:u7\|countE1 uart:u7\|countE1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FD\[22\] FD\[22\] " "create_clock -period 1.000 -name FD\[22\] FD\[22\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_DRV:u3\|up_mdu5:u0\|fout LCD_DRV:u3\|up_mdu5:u0\|fout " "create_clock -period 1.000 -name LCD_DRV:u3\|up_mdu5:u0\|fout LCD_DRV:u3\|up_mdu5:u0\|fout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DHT11:u0\|clk_1M DHT11:u0\|clk_1M " "create_clock -period 1.000 -name DHT11:u0\|clk_1M DHT11:u0\|clk_1M" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DHT11:u0\|DHT11_BASIC:u0\|clks DHT11:u0\|DHT11_BASIC:u0\|clks " "create_clock -period 1.000 -name DHT11:u0\|DHT11_BASIC:u0\|clks DHT11:u0\|DHT11_BASIC:u0\|clks" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u7\|uck2 uart:u7\|uck2 " "create_clock -period 1.000 -name uart:u7\|uck2 uart:u7\|uck2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:u7\|FD\[24\] uart:u7\|FD\[24\] " "create_clock -period 1.000 -name uart:u7\|FD\[24\] uart:u7\|FD\[24\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109146 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FD\[12\] FD\[12\] " "create_clock -period 1.000 -name FD\[12\] FD\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109146 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109146 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1602744109326 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109336 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1602744109336 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1602744109359 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1602744109938 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1602744109938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.126 " "Worst-case setup slack is -42.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.126    -13209.969 fin  " "  -42.126    -13209.969 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.081      -618.734 DHT11:u0\|clk_1M  " "  -10.081      -618.734 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.409      -365.620 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -5.409      -365.620 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.010      -100.655 clock_generator:u1\|clk_100Hz  " "   -5.010      -100.655 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.704     -2379.080 uart:u7\|countE1  " "   -4.704     -2379.080 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.041       -58.233 clock_generator:u1\|clk_1MHz  " "   -4.041       -58.233 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.718       -32.909 FD\[22\]  " "   -3.718       -32.909 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.795       -27.183 uart:u7\|uck1  " "   -2.795       -27.183 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403       -60.027 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -1.403       -60.027 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.952        -6.594 FD\[12\]  " "   -0.952        -6.594 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.732        -2.634 uart:u7\|uck2  " "   -0.732        -2.634 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.428        -1.220 clock_generator:u1\|clk_1KHz  " "   -0.428        -1.220 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127         0.000 keypad:u4\|tmpTouch  " "    0.127         0.000 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602744109948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.279 " "Worst-case hold slack is -1.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.279        -7.678 fin  " "   -1.279        -7.678 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.353        -2.052 clock_generator:u1\|clk_1MHz  " "   -0.353        -2.052 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209        -0.418 uart:u7\|uck1  " "   -0.209        -0.418 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.163        -0.163 keypad:u4\|tmpTouch  " "   -0.163        -0.163 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139        -0.139 DHT11:u0\|clk_1M  " "   -0.139        -0.139 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073        -0.115 uart:u7\|uck2  " "   -0.073        -0.115 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.067        -0.067 clock_generator:u1\|clk_1KHz  " "   -0.067        -0.067 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout  " "    0.434         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437         0.000 uart:u7\|countE1  " "    0.437         0.000 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 clock_generator:u1\|clk_100Hz  " "    0.455         0.000 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 FD\[12\]  " "    0.457         0.000 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks  " "    0.484         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582         0.000 FD\[22\]  " "    0.582         0.000 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602744109984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.772 " "Worst-case recovery slack is -3.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.772        -3.772 uart:u7\|FD\[24\]  " "   -3.772        -3.772 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.529        -9.183 DHT11:u0\|clk_1M  " "   -1.529        -9.183 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.368        -5.472 uart:u7\|uck2  " "   -1.368        -5.472 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034        -0.136 uart:u7\|uck1  " "   -0.034        -0.136 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602744109989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.010 " "Worst-case removal slack is 0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010         0.000 uart:u7\|uck1  " "    0.010         0.000 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.566         0.000 uart:u7\|uck2  " "    1.566         0.000 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.675         0.000 DHT11:u0\|clk_1M  " "    1.675         0.000 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.889         0.000 uart:u7\|FD\[24\]  " "    3.889         0.000 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602744109994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201     -2285.532 fin  " "   -3.201     -2285.532 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -906.264 uart:u7\|countE1  " "   -3.201      -906.264 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -21.045 FD\[22\]  " "   -3.201       -21.045 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -179.927 DHT11:u0\|clk_1M  " "   -1.487      -179.927 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -133.830 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -1.487      -133.830 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -114.499 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -1.487      -114.499 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -63.941 clock_generator:u1\|clk_100Hz  " "   -1.487       -63.941 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -32.714 clock_generator:u1\|clk_1MHz  " "   -1.487       -32.714 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -31.227 FD\[12\]  " "   -1.487       -31.227 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 uart:u7\|uck1  " "   -1.487       -17.844 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -7.435 uart:u7\|uck2  " "   -1.487        -7.435 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 clock_generator:u1\|clk_1KHz  " "   -1.487        -5.948 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 keypad:u4\|tmpTouch  " "   -1.487        -5.948 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 uart:u7\|FD\[24\]  " "   -1.487        -1.487 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744109999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602744109999 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1602744111005 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1602744111049 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1602744112195 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112639 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1602744112720 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1602744112720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -38.739 " "Worst-case setup slack is -38.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.739    -12270.103 fin  " "  -38.739    -12270.103 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.090      -566.255 DHT11:u0\|clk_1M  " "   -9.090      -566.255 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.990      -335.623 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -4.990      -335.623 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.735       -91.838 clock_generator:u1\|clk_100Hz  " "   -4.735       -91.838 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.400     -2191.697 uart:u7\|countE1  " "   -4.400     -2191.697 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.754       -52.925 clock_generator:u1\|clk_1MHz  " "   -3.754       -52.925 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.305       -28.870 FD\[22\]  " "   -3.305       -28.870 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.589       -24.937 uart:u7\|uck1  " "   -2.589       -24.937 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.274       -52.834 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -1.274       -52.834 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771        -4.816 FD\[12\]  " "   -0.771        -4.816 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.576        -1.917 uart:u7\|uck2  " "   -0.576        -1.917 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311        -0.746 clock_generator:u1\|clk_1KHz  " "   -0.311        -0.746 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225         0.000 keypad:u4\|tmpTouch  " "    0.225         0.000 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602744112730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.125 " "Worst-case hold slack is -1.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.125        -6.721 fin  " "   -1.125        -6.721 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312        -1.467 clock_generator:u1\|clk_1MHz  " "   -0.312        -1.467 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278        -0.449 keypad:u4\|tmpTouch  " "   -0.278        -0.449 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074        -0.168 uart:u7\|uck2  " "   -0.074        -0.168 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061        -0.061 DHT11:u0\|clk_1M  " "   -0.061        -0.061 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037        -0.073 uart:u7\|uck1  " "   -0.037        -0.073 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038         0.000 clock_generator:u1\|clk_1KHz  " "    0.038         0.000 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout  " "    0.383         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390         0.000 uart:u7\|countE1  " "    0.390         0.000 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 clock_generator:u1\|clk_100Hz  " "    0.403         0.000 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 FD\[12\]  " "    0.404         0.000 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks  " "    0.438         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557         0.000 FD\[22\]  " "    0.557         0.000 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602744112776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.328 " "Worst-case recovery slack is -3.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.328        -3.328 uart:u7\|FD\[24\]  " "   -3.328        -3.328 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.342        -7.919 DHT11:u0\|clk_1M  " "   -1.342        -7.919 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.136        -4.544 uart:u7\|uck2  " "   -1.136        -4.544 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038        -0.152 uart:u7\|uck1  " "   -0.038        -0.152 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602744112789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.055 " "Worst-case removal slack is 0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055         0.000 uart:u7\|uck1  " "    0.055         0.000 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.442         0.000 uart:u7\|uck2  " "    1.442         0.000 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.519         0.000 DHT11:u0\|clk_1M  " "    1.519         0.000 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.558         0.000 uart:u7\|FD\[24\]  " "    3.558         0.000 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602744112801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201     -2285.532 fin  " "   -3.201     -2285.532 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -909.818 uart:u7\|countE1  " "   -3.201      -909.818 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201       -21.045 FD\[22\]  " "   -3.201       -21.045 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -179.927 DHT11:u0\|clk_1M  " "   -1.487      -179.927 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -133.830 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -1.487      -133.830 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -114.499 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -1.487      -114.499 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -63.941 clock_generator:u1\|clk_100Hz  " "   -1.487       -63.941 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -32.714 clock_generator:u1\|clk_1MHz  " "   -1.487       -32.714 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -31.227 FD\[12\]  " "   -1.487       -31.227 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -17.844 uart:u7\|uck1  " "   -1.487       -17.844 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -7.435 uart:u7\|uck2  " "   -1.487        -7.435 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -6.332 keypad:u4\|tmpTouch  " "   -1.487        -6.332 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.948 clock_generator:u1\|clk_1KHz  " "   -1.487        -5.948 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -1.487 uart:u7\|FD\[24\]  " "   -1.487        -1.487 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744112813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602744112813 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1602744114200 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114609 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1602744114649 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1602744114649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.594 " "Worst-case setup slack is -17.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.594     -4924.750 fin  " "  -17.594     -4924.750 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.145      -201.035 DHT11:u0\|clk_1M  " "   -4.145      -201.035 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.691      -106.161 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -1.691      -106.161 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.661      -725.266 uart:u7\|countE1  " "   -1.661      -725.266 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.545       -22.185 clock_generator:u1\|clk_100Hz  " "   -1.545       -22.185 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.078       -11.144 clock_generator:u1\|clk_1MHz  " "   -1.078       -11.144 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.817        -6.300 FD\[22\]  " "   -0.817        -6.300 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.634        -5.064 uart:u7\|uck1  " "   -0.634        -5.064 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446        -7.507 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -0.446        -7.507 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159         0.000 FD\[12\]  " "    0.159         0.000 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245         0.000 clock_generator:u1\|clk_1KHz  " "    0.245         0.000 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251         0.000 uart:u7\|uck2  " "    0.251         0.000 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555         0.000 keypad:u4\|tmpTouch  " "    0.555         0.000 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602744114668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.723 " "Worst-case hold slack is -0.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.723        -6.115 fin  " "   -0.723        -6.115 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.339        -2.517 clock_generator:u1\|clk_1MHz  " "   -0.339        -2.517 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289        -1.768 uart:u7\|uck1  " "   -0.289        -1.768 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.204        -0.204 DHT11:u0\|clk_1M  " "   -0.204        -0.204 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.140        -0.140 clock_generator:u1\|clk_1KHz  " "   -0.140        -0.140 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.135        -0.415 uart:u7\|uck2  " "   -0.135        -0.415 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037        -0.037 keypad:u4\|tmpTouch  " "   -0.037        -0.037 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks  " "    0.142         0.000 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177         0.000 uart:u7\|countE1  " "    0.177         0.000 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout  " "    0.178         0.000 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 FD\[12\]  " "    0.187         0.000 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 clock_generator:u1\|clk_100Hz  " "    0.188         0.000 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221         0.000 FD\[22\]  " "    0.221         0.000 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602744114725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.158 " "Worst-case recovery slack is -1.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.158        -1.158 uart:u7\|FD\[24\]  " "   -1.158        -1.158 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070        -0.140 DHT11:u0\|clk_1M  " "   -0.070        -0.140 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059        -0.236 uart:u7\|uck2  " "   -0.059        -0.236 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301         0.000 uart:u7\|uck1  " "    0.301         0.000 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602744114746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.020 " "Worst-case removal slack is -0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020        -0.080 uart:u7\|uck1  " "   -0.020        -0.080 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 uart:u7\|uck2  " "    0.665         0.000 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.732         0.000 DHT11:u0\|clk_1M  " "    0.732         0.000 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.732         0.000 uart:u7\|FD\[24\]  " "    1.732         0.000 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602744114770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -1549.028 fin  " "   -3.000     -1549.028 fin " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -606.000 uart:u7\|countE1  " "   -1.000      -606.000 uart:u7\|countE1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -121.000 DHT11:u0\|clk_1M  " "   -1.000      -121.000 DHT11:u0\|clk_1M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -90.000 LCD_DRV:u3\|up_mdu5:u0\|fout  " "   -1.000       -90.000 LCD_DRV:u3\|up_mdu5:u0\|fout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -77.000 DHT11:u0\|DHT11_BASIC:u0\|clks  " "   -1.000       -77.000 DHT11:u0\|DHT11_BASIC:u0\|clks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -43.000 clock_generator:u1\|clk_100Hz  " "   -1.000       -43.000 clock_generator:u1\|clk_100Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -22.000 clock_generator:u1\|clk_1MHz  " "   -1.000       -22.000 clock_generator:u1\|clk_1MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -21.000 FD\[12\]  " "   -1.000       -21.000 FD\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -13.000 FD\[22\]  " "   -1.000       -13.000 FD\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -12.000 uart:u7\|uck1  " "   -1.000       -12.000 uart:u7\|uck1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -5.000 uart:u7\|uck2  " "   -1.000        -5.000 uart:u7\|uck2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 clock_generator:u1\|clk_1KHz  " "   -1.000        -4.000 clock_generator:u1\|clk_1KHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 keypad:u4\|tmpTouch  " "   -1.000        -4.000 keypad:u4\|tmpTouch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 uart:u7\|FD\[24\]  " "   -1.000        -1.000 uart:u7\|FD\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1602744114791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1602744114791 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1602744117035 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1602744117037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602744117419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 15 14:41:57 2020 " "Processing ended: Thu Oct 15 14:41:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602744117419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602744117419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602744117419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602744117419 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Quartus II Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1602744118394 ""}
