# Info: [9566]: Logging session transcript to file /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/precision.log
//  Precision RTL Synthesis 2014a.1_64-bit (Production Release) Mon Feb 24 02:39:08 PST 2014
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2014, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux xph2sei401@cimeld43 #1 SMP Debian 3.2.81-2 3.2.0-4-amd64 x86_64
//  
//  Start time Thu Mar 29 09:53:20 2018
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/precision.log
# COMMAND: open_project /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph.psp
# Info: [9574]: Input directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth
# Info: [9569]: Moving session transcript to file /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/precision.log
# Info: [9575]: The Results Directory has been set to: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1/
# Info: [9565]: Appending project transcript to file /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation synthese_present_cyph_impl_1 in project /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph.psp.
open_project /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph.psp
# COMMAND: setup_design -manufacturer Xilinx -family SPARTAN3 -part 3s400fg320 -speed -5
# Info: [15297]: Setting up the design to use synthesis library "xis3.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15323]: Setting Part to: "3s400fg320".
# Info: [15324]: Setting Process to: "5".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family SPARTAN3 -part 3s400fg320 -speed -5
# COMMAND: setup_design -max_fanout=10000
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
setup_design -max_fanout=10000
# COMMAND: add_input_file {../vhd/add_Round_Key.vhd ../vhd/block_Cypher.vhd ../vhd/fsm_present.vhd ../vhd/key_Schedule.vhd ../vhd/p_Layer.vhd ../vhd/present.vhd ../vhd/present_library.vhd ../vhd/register_80_Bits.vhd ../vhd/register_WIDTH_Bits.vhd ../vhd/s_Box_4_Bits.vhd ../vhd/s_Box_4x16_Bits.vhd}
add_input_file {../vhd/add_Round_Key.vhd ../vhd/block_Cypher.vhd ../vhd/fsm_present.vhd ../vhd/key_Schedule.vhd ../vhd/p_Layer.vhd ../vhd/present.vhd ../vhd/present_library.vhd ../vhd/register_80_Bits.vhd ../vhd/register_WIDTH_Bits.vhd ../vhd/s_Box_4_Bits.vhd ../vhd/s_Box_4x16_Bits.vhd}
# COMMAND: move_input_file_to_bottom -from {5}
move_input_file_to_bottom -from {5}
# COMMAND: move_input_file_to_bottom -from {5}
move_input_file_to_bottom -from {5}
# COMMAND: move_input_file -from {9} -to 10
move_input_file -from {9} -to 10
# COMMAND: setup_design -basename=present_synth_cyph -vhdl=true -vendor_constraint_file=false
setup_design -basename=present_synth_cyph -vhdl=true -vendor_constraint_file=false
# COMMAND: save_project
# Info: [9562]: Saved implementation synthese_present_cyph_impl_1 in project /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph.psp.
save_project
# COMMAND: compile
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/add_Round_Key.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/p_Layer.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/register_80_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/register_WIDTH_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/s_Box_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/s_Box_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/present_library.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/key_Schedule.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/fsm_present.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/block_Cypher.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/present.vhd" ...
# Info: [656]: Top module of the design is set to: present.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.present(A): Pre-processing...
# Info: [44506]: Module work.block_Cypher(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Pre-processing...
# Info: [44506]: Module work.s_Box_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.add_Round_Key(A): Pre-processing...
# Info: [44506]: Module work.p_Layer(A): Pre-processing...
# Info: [44506]: Module work.fsm_Present(A): Pre-processing...
# Info: [45143]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/fsm_present.vhd", line 22: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: RESET_S                            	                         00001
# Info: [40000]: LOAD_KEY                           	                         00010
# Info: [40000]: LOAD_TEXT                          	                         00100
# Info: [40000]: LOOP_TEXT                          	                         01000
# Info: [40000]: TEXT_OUT                           	                         10000
# Info: [45144]: Extracted FSM in module work.fsm_Present(A), with state variable = current_state[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        RESET_S	                              00001	                         00001
# Info: [40000]: FSM:	    1	       LOAD_KEY	                              00010	                         00010
# Info: [40000]: FSM:	    2	      LOAD_TEXT	                              00100	                         00100
# Info: [40000]: FSM:	    3	      LOOP_TEXT	                              01000	                         01000
# Info: [40000]: FSM:	    4	       TEXT_OUT	                              10000	                         10000
# Info: [44506]: Module work.key_Schedule(A): Pre-processing...
# Info: [44506]: Module work.register_80_bits(A): Pre-processing...
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Compiling...
# Info: [44508]: Module work.s_Box_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.add_Round_Key(A): Compiling...
# Info: [44508]: Module work.p_Layer(A): Compiling...
# Info: [44508]: Module work.block_Cypher(A): Compiling...
# Info: [44508]: Module work.fsm_Present(A): Compiling...
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/fsm_present.vhd", line 25: Initial value for round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/fsm_present.vhd", line 77: Macro Add_Sub "M_RTLSIM_ADD_SUB_5" inferred for node "next_round_Counter_s".
# Info: [44508]: Module work.register_80_bits(A): Compiling...
# Info: [44508]: Module work.key_Schedule(A): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/key_Schedule.vhd", line 56: Module work.key_Schedule(A), Net(s) key[79:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44523]: Root Module work.present(A): Compiling...
# Info: [45205]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/fsm_present.vhd", line 25: Module work.fsm_Present(A), Net(s) next_round_Counter_s[4:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 1), AcrossDH (Merged/Not-Merged) : (0 / 1), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 993.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1.
# Info: [4556]: 1 Instances are flattened in hierarchical block .work.block_Cypher.A.
# Info: [4556]: 1 Instances are flattened in hierarchical block .work.present.A.
# Info: [15002]: Optimizing design view:.work.register_WIDTH_bits_64.A
# Info: [15002]: Optimizing design view:.work.add_Round_Key.A
# Info: [15002]: Optimizing design view:.work.block_Cypher.A
# Info: [15002]: Optimizing design view:.work.register_80_bits.A
# Info: [15002]: Optimizing design view:.work.key_Schedule.A
# Info: [15002]: Optimizing design view:.work.present.A
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1/present_synth_cyph.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1/present_synth_cyph.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 5.3 s secs.
# Info: [11020]: Overall running time for synthesis: 5.9 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation synthese_present_cyph_impl_1 in project /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph.psp.
save_project
# COMMAND: setup_design -vhdl=true
setup_design -vhdl=true
# COMMAND: report_timing /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1/present_synth_cyph_timing.rep -clock_frequency
# Info: [12022]: Design has no timing constraint and no timing information.
report_timing /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1/present_synth_cyph_timing.rep -clock_frequency
# COMMAND: report_timing /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1/present_synth_cyph_timing.rep -summary -num_paths 10 -append
# Info: [12022]: Design has no timing constraint and no timing information.
report_timing /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1/present_synth_cyph_timing.rep -summary -num_paths 10 -append
# COMMAND: report_timing /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1/present_synth_cyph_timing.rep -num_paths 1 -show_nets -append
# Info: [12022]: Design has no timing constraint and no timing information.
report_timing /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1/present_synth_cyph_timing.rep -num_paths 1 -show_nets -append
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/add_Round_Key.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/p_Layer.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/register_80_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/register_WIDTH_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/s_Box_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/s_Box_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/present_library.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/key_Schedule.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/fsm_present.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/block_Cypher.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/present.vhd" ...
# Info: [656]: Top module of the design is set to: present.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.present(A): Pre-processing...
# Info: [44506]: Module work.block_Cypher(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Pre-processing...
# Info: [44506]: Module work.s_Box_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.add_Round_Key(A): Pre-processing...
# Info: [44506]: Module work.p_Layer(A): Pre-processing...
# Info: [44506]: Module work.fsm_Present(A): Pre-processing...
# Info: [45143]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/fsm_present.vhd", line 22: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: RESET_S                            	                         00001
# Info: [40000]: LOAD_KEY                           	                         00010
# Info: [40000]: LOAD_TEXT                          	                         00100
# Info: [40000]: LOOP_TEXT                          	                         01000
# Info: [40000]: TEXT_OUT                           	                         10000
# Info: [45144]: Extracted FSM in module work.fsm_Present(A), with state variable = current_state[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        RESET_S	                              00001	                         00001
# Info: [40000]: FSM:	    1	       LOAD_KEY	                              00010	                         00010
# Info: [40000]: FSM:	    2	      LOAD_TEXT	                              00100	                         00100
# Info: [40000]: FSM:	    3	      LOOP_TEXT	                              01000	                         01000
# Info: [40000]: FSM:	    4	       TEXT_OUT	                              10000	                         10000
# Info: [44506]: Module work.key_Schedule(A): Pre-processing...
# Info: [44506]: Module work.register_80_bits(A): Pre-processing...
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Compiling...
# Info: [44508]: Module work.s_Box_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.add_Round_Key(A): Compiling...
# Info: [44508]: Module work.p_Layer(A): Compiling...
# Info: [44508]: Module work.block_Cypher(A): Compiling...
# Info: [44508]: Module work.fsm_Present(A): Compiling...
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/fsm_present.vhd", line 25: Initial value for round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/fsm_present.vhd", line 77: Macro Add_Sub "M_RTLSIM_ADD_SUB_5" inferred for node "next_round_Counter_s".
# Info: [44508]: Module work.register_80_bits(A): Compiling...
# Info: [44508]: Module work.key_Schedule(A): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/key_Schedule.vhd", line 56: Module work.key_Schedule(A), Net(s) key[79:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44523]: Root Module work.present(A): Compiling...
# Info: [45205]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/fsm_present.vhd", line 25: Module work.fsm_Present(A), Net(s) next_round_Counter_s[4:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 1), AcrossDH (Merged/Not-Merged) : (0 / 1), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 993.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1.
# Info: [4556]: 1 Instances are flattened in hierarchical block .work.block_Cypher.A.
# Info: [4556]: 1 Instances are flattened in hierarchical block .work.present.A.
# Info: [15002]: Optimizing design view:.work.register_WIDTH_bits_64.A
# Info: [15002]: Optimizing design view:.work.add_Round_Key.A
# Info: [15002]: Optimizing design view:.work.block_Cypher.A
# Info: [15002]: Optimizing design view:.work.register_80_bits.A
# Info: [15002]: Optimizing design view:.work.key_Schedule.A
# Info: [15002]: Optimizing design view:.work.present.A
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1/present_synth_cyph.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1/present_synth_cyph.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 5.3 s secs.
# Info: [11020]: Overall running time for synthesis: 5.9 s secs.
synthesize
# COMMAND: report_constraints /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1/present_synth_cyph_violations.rep -all_violators
# Info: [12022]: Design has no timing constraint and no timing information.
report_constraints /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1/present_synth_cyph_violations.rep -all_violators
# COMMAND: save_project
# Info: [9562]: Saved implementation synthese_present_cyph_impl_1 in project /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph.psp.
save_project
# COMMAND: setup_design -manufacturer Xilinx -family VIRTEX -part v400bg432 -speed -6
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [15323]: Setting Part to: "v400bg432".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family VIRTEX -part v400bg432 -speed -6
# COMMAND: compile
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/add_Round_Key.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/p_Layer.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/register_80_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/register_WIDTH_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/s_Box_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/s_Box_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/present_library.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/key_Schedule.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/fsm_present.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/block_Cypher.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/present.vhd" ...
# Info: [656]: Top module of the design is set to: present.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.present(A): Pre-processing...
# Info: [44506]: Module work.block_Cypher(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Pre-processing...
# Info: [44506]: Module work.s_Box_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.add_Round_Key(A): Pre-processing...
# Info: [44506]: Module work.p_Layer(A): Pre-processing...
# Info: [44506]: Module work.fsm_Present(A): Pre-processing...
# Info: [45143]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/fsm_present.vhd", line 22: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: RESET_S                            	                         00001
# Info: [40000]: LOAD_KEY                           	                         00010
# Info: [40000]: LOAD_TEXT                          	                         00100
# Info: [40000]: LOOP_TEXT                          	                         01000
# Info: [40000]: TEXT_OUT                           	                         10000
# Info: [45144]: Extracted FSM in module work.fsm_Present(A), with state variable = current_state[4:0], async set/reset state(s) = 00001 , number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        RESET_S	                              00001	                         00001
# Info: [40000]: FSM:	    1	       LOAD_KEY	                              00010	                         00010
# Info: [40000]: FSM:	    2	      LOAD_TEXT	                              00100	                         00100
# Info: [40000]: FSM:	    3	      LOOP_TEXT	                              01000	                         01000
# Info: [40000]: FSM:	    4	       TEXT_OUT	                              10000	                         10000
# Info: [44506]: Module work.key_Schedule(A): Pre-processing...
# Info: [44506]: Module work.register_80_bits(A): Pre-processing...
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Compiling...
# Info: [44508]: Module work.s_Box_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.add_Round_Key(A): Compiling...
# Info: [44508]: Module work.p_Layer(A): Compiling...
# Info: [44508]: Module work.block_Cypher(A): Compiling...
# Info: [44508]: Module work.fsm_Present(A): Compiling...
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/fsm_present.vhd", line 25: Initial value for round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/fsm_present.vhd", line 77: Macro Add_Sub "M_RTLSIM_ADD_SUB_5" inferred for node "next_round_Counter_s".
# Info: [44508]: Module work.register_80_bits(A): Compiling...
# Info: [44508]: Module work.key_Schedule(A): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/key_Schedule.vhd", line 56: Module work.key_Schedule(A), Net(s) key[79:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44523]: Root Module work.present(A): Compiling...
# Info: [45205]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/../vhd/fsm_present.vhd", line 25: Module work.fsm_Present(A), Net(s) next_round_Counter_s[4:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 1), AcrossDH (Merged/Not-Merged) : (0 / 1), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 993.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1.
# Info: [4556]: 1 Instances are flattened in hierarchical block .work.block_Cypher.A.
# Info: [4556]: 1 Instances are flattened in hierarchical block .work.present.A.
# Info: [15002]: Optimizing design view:.work.register_WIDTH_bits_64.A
# Info: [15002]: Optimizing design view:.work.add_Round_Key.A
# Info: [15002]: Optimizing design view:.work.block_Cypher.A
# Info: [15002]: Optimizing design view:.work.register_80_bits.A
# Info: [15002]: Optimizing design view:.work.key_Schedule.A
# Info: [15002]: Optimizing design view:.work.present.A
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1/present_synth_cyph.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/synthese_present_cyph_impl_1/present_synth_cyph.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 2.7 s secs.
# Info: [11020]: Overall running time for synthesis: 3.1 s secs.
synthesize
