# Marshal

A tool for assembling together the memories defined in Verilog files and generating configurations for the OpenRAM compiler  

# Citation

This project uses PyVerilog (https://github.com/PyHDI/Pyverilog)
