static void F_1 ( void * V_1 , int V_2 )\r\n{\r\nstruct V_3 * V_4 = V_1 ;\r\nif ( V_2 == 1 )\r\nF_2 ( V_4 , V_5 , 0x10 ) ;\r\nelse\r\nF_3 ( V_4 , V_5 , 0x10 ) ;\r\n}\r\nint F_4 ( void * V_1 , int V_6 , int V_7 , int V_8 )\r\n{\r\nstruct V_3 * V_4 = V_1 ;\r\nF_5 ( 1 , L_1 , V_9 ) ;\r\nswitch ( V_4 -> V_10 ) {\r\ncase V_11 :\r\ncase V_12 :\r\ncase V_13 :\r\ncase V_14 :\r\nif ( V_7 == 0 ) {\r\nF_3 ( V_4 , V_15 , 2 ) ;\r\nF_6 ( 10 ) ;\r\nF_2 ( V_4 , V_15 , 2 ) ;\r\nF_6 ( 10 ) ;\r\nreturn 0 ;\r\n} else {\r\nF_7 ( V_16\r\nL_2 , V_9 ) ;\r\nreturn - V_17 ;\r\n}\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_8 ( struct V_3 * V_4 , T_1 * V_18 )\r\n{\r\nstruct V_19 V_20 ;\r\nF_9 ( & V_4 -> V_21 , & V_20 , V_18 ) ;\r\nV_4 -> V_22 . V_23 = V_20 . V_23 ;\r\nswitch ( V_20 . V_24 ) {\r\ncase 72000 :\r\ncase 72001 :\r\ncase 72101 :\r\ncase 72201 :\r\ncase 72211 :\r\ncase 72221 :\r\ncase 72231 :\r\ncase 72241 :\r\ncase 72251 :\r\ncase 72261 :\r\ncase 72271 :\r\ncase 72281 :\r\ncase 72301 :\r\ncase 72500 :\r\nbreak;\r\ndefault:\r\nF_7 ( V_25 L_3\r\nL_4 , V_9 , V_20 . V_24 ) ;\r\nbreak;\r\n}\r\nF_7 ( V_26 L_5 ,\r\nV_9 , V_20 . V_24 ) ;\r\n}\r\nvoid F_10 ( struct V_3 * V_4 )\r\n{\r\nstatic T_1 V_27 [ 256 ] ;\r\nF_5 ( 1 , L_1 , V_9 ) ;\r\nV_4 -> V_22 = V_28 [ V_4 -> V_10 ] ;\r\nif ( V_4 -> V_29 == 0 ) {\r\nV_4 -> V_21 . V_30 = 0xa0 >> 1 ;\r\nF_11 ( & V_4 -> V_21 , V_27 , sizeof( V_27 ) ) ;\r\n}\r\nswitch ( V_4 -> V_10 ) {\r\ncase V_11 :\r\ncase V_12 :\r\ncase V_13 :\r\ncase V_31 :\r\nif ( V_4 -> V_29 == 0 )\r\nF_8 ( V_4 , V_27 + 0xa0 ) ;\r\nbreak;\r\n}\r\nF_12 ( V_4 ) ;\r\n}\r\nvoid F_12 ( struct V_3 * V_4 )\r\n{\r\n#ifdef F_13\r\nstruct V_32 V_33 ;\r\nstruct V_34 * V_35 ;\r\nunsigned int V_36 = V_37 ;\r\nif ( F_14 ( 0 ) . type != V_38 ) {\r\nV_35 = F_15 ( & V_4 -> V_39 , & V_4 -> V_40 ,\r\nL_6 , 0x8e >> 1 , NULL ) ;\r\nif ( V_35 == NULL )\r\nF_7 ( V_16 L_7 ) ;\r\n}\r\nif ( V_4 -> V_22 . V_23 != V_41 ) {\r\nV_35 = F_15 ( & V_4 -> V_39 , & V_4 -> V_40 ,\r\nL_8 , V_4 -> V_22 . V_42 , NULL ) ;\r\nif ( V_35 == NULL )\r\nF_7 ( V_16 L_9 ) ;\r\nV_33 . V_36 = V_36 ;\r\nV_33 . type = V_4 -> V_22 . V_23 ;\r\nV_33 . V_30 = V_4 -> V_22 . V_42 ;\r\nV_33 . V_43 = F_4 ;\r\nF_16 ( & V_4 -> V_39 , 0 , V_44 , V_45 ,\r\n& V_33 ) ;\r\n}\r\n#endif\r\n}\r\nvoid F_17 ( struct V_3 * V_4 )\r\n{\r\nF_5 ( 1 , L_1 , V_9 ) ;\r\nswitch ( V_4 -> V_10 ) {\r\ncase V_11 :\r\ncase V_12 :\r\ncase V_13 :\r\ncase V_31 :\r\nF_18 ( V_4 , V_46 , 0x02 ) ;\r\nF_18 ( V_4 , V_47 , 0x80 | 0x20 | 0x10 ) ;\r\nF_18 ( V_4 , V_15 , 0x0 ) ;\r\nF_18 ( V_4 , V_5 , 0x0 ) ;\r\nF_19 ( 100 ) ;\r\nF_18 ( V_4 , V_46 , 0x02 ) ;\r\nF_18 ( V_4 , V_15 , 0x02 ) ;\r\nF_18 ( V_4 , V_47 , 0x80 | 0x20 | 0x10 ) ;\r\nF_18 ( V_4 , V_5 , 0x80 | 0x40 | 0x20 ) ;\r\nF_19 ( 250 ) ;\r\nbreak;\r\ncase V_14 :\r\nF_18 ( V_4 , V_46 , 0x02 ) ;\r\nF_18 ( V_4 , V_47 , 0xa0 ) ;\r\nF_18 ( V_4 , V_15 , 0x0 ) ;\r\nF_18 ( V_4 , V_5 , 0x0 ) ;\r\nF_19 ( 100 ) ;\r\nF_18 ( V_4 , V_46 , 0x02 ) ;\r\nF_18 ( V_4 , V_47 , 0xa0 ) ;\r\nF_18 ( V_4 , V_15 , 0x02 ) ;\r\nF_18 ( V_4 , V_5 , 0xa0 ) ;\r\nF_19 ( 250 ) ;\r\nbreak;\r\n}\r\n}
