GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\cpu_z80_a.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\audio\audio_io.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\decoder.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\int_50hz.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\keyboard\keyboard_io.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\keyboard\uart_rx.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\ram\ram_reg.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\ram\rom0_reg.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\ram\rom1_reg.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\freq_gen.v'
WARN  (EX3801) : Parameter 'DIVIDER' becomes localparam in 'freq_gen' with formal parameter declaration list("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\freq_gen.v":9)
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\gowin_osc.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\pilot_detector.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\ram0.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\ram1.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\sync_detector.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\tape_bit_reader.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\tape_capture.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\tape_mem.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\tape_playback.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\tape_playback_test.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\tape_rec_auto.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\tape_rec_auto_led.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\tape_recorder.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v'
Undeclared symbol 'clk_video', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":29)
Undeclared symbol 'video_addr', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":30)
Undeclared symbol 'video_dout', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":31)
WARN  (EX3638) : 'video_addr' is already implicitly declared on line 30("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":35)
WARN  (EX3638) : 'video_dout' is already implicitly declared on line 31("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":36)
WARN  (EX3638) : 'clk_video' is already implicitly declared on line 29("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":37)
Undeclared symbol 'douta', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":42)
Undeclared symbol 'rd_n', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":45)
Undeclared symbol 'wr_n', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":48)
Undeclared symbol 'data_bus', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":55)
WARN  (EX3638) : 'douta' is already implicitly declared on line 42("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":61)
Undeclared symbol 'mreq_n', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":67)
Undeclared symbol 'iorq_n', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":68)
Undeclared symbol 'address_bus', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":69)
WARN  (EX3638) : 'address_bus' is already implicitly declared on line 69("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":75)
WARN  (EX3638) : 'data_bus' is already implicitly declared on line 55("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":76)
WARN  (EX3638) : 'iorq_n' is already implicitly declared on line 68("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":77)
WARN  (EX3638) : 'mreq_n' is already implicitly declared on line 67("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":77)
WARN  (EX3638) : 'rd_n' is already implicitly declared on line 45("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":77)
WARN  (EX3638) : 'wr_n' is already implicitly declared on line 48("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":77)
Undeclared symbol 'clk_spectrum', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":93)
Undeclared symbol 'aud_in', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":169)
WARN  (EX3638) : 'clk_spectrum' is already implicitly declared on line 93("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":174)
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\datapijp_fb.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\dvi_tx\dvi_tx.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\gowin_clkdiv\gowin_clkdiv_25_mhz.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\gowin_dpb\gowin_dpb.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\gowin_rpll\gowin_rpll_125_mhz.v'
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\hdmi.v'
WARN  (EX3628) : Redeclaration of ANSI port 'rgb_clk' is not allowed("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\hdmi.v":15)
Analyzing Verilog file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\timing_1024x768.v'
Undeclared symbol 'hcount', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\timing_1024x768.v":67)
Undeclared symbol 'vcount', assumed default net type 'wire'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\timing_1024x768.v":68)
Analyzing VHDL file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80.vhd'
Analyzing entity 't80'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80.vhd":87)
Analyzing architecture 'rtl'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80.vhd":132)
Analyzing VHDL file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80_ALU.vhd'
Analyzing entity 't80_alu'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80_ALU.vhd":74)
Analyzing architecture 'rtl'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80_ALU.vhd":102)
Analyzing VHDL file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80_MCode.vhd'
Analyzing entity 't80_mcode'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80_MCode.vhd":78)
Analyzing architecture 'rtl'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80_MCode.vhd":150)
Analyzing VHDL file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80_Pack.vhd'
Analyzing package 't80_pack'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80_Pack.vhd":61)
Analyzing VHDL file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80_Reg.vhd'
Analyzing entity 't80_reg'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80_Reg.vhd":75)
Analyzing architecture 'rtl'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80_Reg.vhd":98)
Analyzing VHDL file 'C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80a.vhd'
Analyzing entity 't80a'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80a.vhd":76)
Analyzing architecture 'rtl'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80a.vhd":100)
WARN  (EX3073) : Port 'm1_n' remains unconnected for this instance("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":89)
Compiling module 'top'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":1)
Compiling module 'hdmi'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\hdmi.v":1)
Compiling module '**'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\dvi_tx\dvi_tx.v":1088)
Compiling module 'timing'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\timing_1024x768.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\timing_1024x768.v":33)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\timing_1024x768.v":36)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 1("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\timing_1024x768.v":67)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 1("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\timing_1024x768.v":68)
Compiling module 'Gowin_rPLL_125_mhz'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\gowin_rpll\gowin_rpll_125_mhz.v":10)
Compiling module 'Gowin_CLKDIV_25_mhz'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\gowin_clkdiv\gowin_clkdiv_25_mhz.v":10)
Compiling module 'datapijp_fb'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\datapijp_fb.v":1)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\datapijp_fb.v":38)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\datapijp_fb.v":59)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\datapijp_fb.v":64)
Compiling module 'Gowin_DPB'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\video\gowin_dpb\gowin_dpb.v":10)
Compiling module 'decoder'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\decoder.v":1)
WARN  (EX3786) : Assignment to input 'halt_n'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\cpu_z80_a.v":27)
Compiling module 'cpu_z80a'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\cpu_z80_a.v":1)
Switching to VHDL mode to elaborate design unit 'T80a'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\cpu_z80_a.v":33)
Processing 'T80a(rtl)'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80a.vhd":76)
Processing 'T80(rtl)'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80.vhd":87)
Processing 'T80_MCode(rtl)'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80_MCode.vhd":78)
Processing 'T80_ALU(rtl)'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80_ALU.vhd":74)
Processing 'T80_Reg(rtl)'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\T80_A\T80_Reg.vhd":75)
Returning to Verilog mode to proceed with elaboration("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\cpu_z80_a.v":33)
Port is declared here("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\cpu\cpu_z80_a.v":6)
WARN  (EX3771) : Module instantiation should have an instance name("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":92)
Compiling module 'int50hz'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\int_50hz.v":1)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\int_50hz.v":20)
Compiling module 'rom0_reg'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\ram\rom0_reg.v":1)
Extracting RAM for identifier 'mem'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\ram\rom0_reg.v":12)
Compiling module 'rom1_reg'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\ram\rom1_reg.v":1)
Extracting RAM for identifier 'mem'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\ram\rom1_reg.v":12)
Compiling module 'ram8k_reg'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\ram\ram_reg.v":1)
Extracting RAM for identifier 'mem'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\ram\ram_reg.v":12)
Compiling module 'ram8k_reg_0'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\ram0.v":1)
Extracting RAM for identifier 'mem'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\ram0.v":12)
Compiling module 'keyboard_io'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\keyboard\keyboard_io.v":1)
Compiling module 'uart_rx'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\keyboard\uart_rx.v":32)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 19("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\keyboard\uart_rx.v":106)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\keyboard\uart_rx.v":110)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 19("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\keyboard\uart_rx.v":111)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\keyboard\uart_rx.v":117)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 19("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\keyboard\uart_rx.v":118)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 19("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\keyboard\uart_rx.v":133)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 16 for port 'prescale'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\keyboard\keyboard_io.v":46)
Compiling module 'Gowin_OSC'("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\gowin_osc.v":1)
WARN  (EX1998) : Net 'aud_in' does not have a driver("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":169)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "io_cs[7]" of module "decoder" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\decoder.v":6)
WARN  (EX0211) : The output port "io_cs[6]" of module "decoder" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\decoder.v":6)
WARN  (EX0211) : The output port "io_cs[5]" of module "decoder" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\decoder.v":6)
WARN  (EX0211) : The output port "io_cs[4]" of module "decoder" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\decoder.v":6)
WARN  (EX0211) : The output port "io_cs[3]" of module "decoder" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\decoder.v":6)
WARN  (EX0211) : The output port "io_cs[2]" of module "decoder" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\decoder.v":6)
WARN  (EX0211) : The output port "led[5]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":9)
WARN  (EX0211) : The output port "led[4]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":9)
WARN  (EX0211) : The output port "led[3]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":9)
WARN  (EX0211) : The output port "led[2]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":9)
WARN  (EX0211) : The output port "led[1]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":9)
WARN  (EX0211) : The output port "led[0]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\src\top.v":9)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\impl\gwsynthesis\zx_spectrum_v3.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "osc/osc_inst/OSCOUT.default_clk" and "clk"
[100%] Generate report file "C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\impl\gwsynthesis\zx_spectrum_v3_syn.rpt.html" completed
GowinSynthesis finish
