--------------------------------------------------------------------------------
-- Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: I.27
--  \   \         Application: netgen
--  /   /         Filename: HD_Gen_Module_timesim.vhd
-- /___/   /\     Timestamp: Wed Jun 13 11:21:38 2007
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 6 -pcf HD_Gen_Module.pcf -xon false -rpw 100 -tpw 0 -ar Structure -tm HD_Gen_Module -w -dir netgen/par -ofmt vhdl -sim HD_Gen_Module.ncd HD_Gen_Module_timesim.vhd 
-- Device	: 2vp20ff896-6 (PRODUCTION 1.92 2005-11-04)
-- Input file	: HD_Gen_Module.ncd
-- Output file	: C:\MyProject\DDR2interface_test\DDR2interface8\netgen\par\HD_Gen_Module_timesim.vhd
-- # of Entities	: 1
-- Design Name	: HD_Gen_Module
-- Xilinx	: C:\Xilinx81
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Development System Reference Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity HD_Gen_Module is
  port (
    mreset_i : in STD_LOGIC := 'X'; 
    ddr_rst_dqs_div_i : in STD_LOGIC := 'X'; 
    brefclk2_n_i : in STD_LOGIC := 'X'; 
    clk_27_i : in STD_LOGIC := 'X'; 
    brefclk2_p_i : in STD_LOGIC := 'X'; 
    brefclk_n_i : in STD_LOGIC := 'X'; 
    brefclk_p_i : in STD_LOGIC := 'X'; 
    pc_ibf_i : in STD_LOGIC := 'X'; 
    ddr_rst_dqs_div_o : out STD_LOGIC; 
    pc_zstb_o : out STD_LOGIC; 
    ddr2_cke : out STD_LOGIC; 
    ddr2_rasb : out STD_LOGIC; 
    ddr2_csb : out STD_LOGIC; 
    vcxo_control_1_o : out STD_LOGIC; 
    ddr2_casb : out STD_LOGIC; 
    vcxo_control_2_o : out STD_LOGIC; 
    ddr2_web : out STD_LOGIC; 
    ddr2_ODT0 : out STD_LOGIC; 
    ddr2_clk0 : out STD_LOGIC; 
    ddr2_clk0b : out STD_LOGIC; 
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_dqs : inout STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 ); 
    led_o : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    pc_data_o : out STD_LOGIC_VECTOR ( 21 downto 0 ); 
    ddr2_ba : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_address : out STD_LOGIC_VECTOR ( 12 downto 0 ) 
  );
end HD_Gen_Module;

architecture Structure of HD_Gen_Module is
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_0 : STD_LOGIC; 
  signal new_clk : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClk : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_3 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180 : STD_LOGIC; 
  signal clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_reset270_r : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_delay_sel_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_delay_sel_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_dqs_div_rst : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset90_r : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_delay_sel_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0 : STD_LOGIC; 
  signal GLOBAL_LOGIC0 : STD_LOGIC; 
  signal led_o_1_OBUF_4 : STD_LOGIC; 
  signal mreset_i_IBUF_5 : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_1_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_3_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_5_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_7_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_9_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_11_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_13_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_15_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_17_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_19_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_21_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_23_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_25_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_27_cyo : STD_LOGIC; 
  signal GLOBAL_LOGIC1 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo2 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo5_0 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo8 : STD_LOGIC; 
  signal system_controller_inst_N24 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo9_0 : STD_LOGIC; 
  signal system_controller_inst_Ker16_map679_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_1_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_5_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_7_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_1_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0022_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0013_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_1_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_5_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_7_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_9_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_11_cyo : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo15 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_1_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_3_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0054_1_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0054_3_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0054_5_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0054_7_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0054_9_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_2_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_4_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_6_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_8_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_10_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_12_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_14_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_16_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_18_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_1_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_3_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_5_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_7_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_9_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_11_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_13_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_15_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_17_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_19_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_21_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_23_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_25_cyo : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_27_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF5 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_dqs_reset : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_0 : STD_LOGIC; 
  signal mem_interface_top_inst_wait_200us : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl : STD_LOGIC; 
  signal system_controller_inst_TP1_13 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_en_val : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_14 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm : STD_LOGIC; 
  signal clk1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_dcm_lock : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psEn : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psDone : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N709_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N736_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N766_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N793 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N448_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N461_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_16 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_18 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0181 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N374_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_19 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_20 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_21 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N69 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N501_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N01_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_22 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_23 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_24 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_25 : STD_LOGIC; 
  signal user_cmd_ack : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en : STD_LOGIC; 
  signal system_controller_inst_N82_0 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd11_26 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd5_27 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_28 : STD_LOGIC; 
  signal system_controller_inst_N98_0 : STD_LOGIC; 
  signal system_controller_inst_n0066 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_29 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_30 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map226_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map244_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_32 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_33 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N646_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0380_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in : STD_LOGIC; 
  signal system_controller_inst_N0 : STD_LOGIC; 
  signal system_controller_inst_N71 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N171 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0381_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_34 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_35 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd9_36 : STD_LOGIC; 
  signal system_controller_inst_N5_0 : STD_LOGIC; 
  signal system_controller_inst_N310 : STD_LOGIC; 
  signal system_controller_inst_n0074 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_next_state : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map81_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map85_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_37 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N59_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0215 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map507_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map486_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map514_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map502_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_39 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0200 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N38_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N51 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N25 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0322 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N106_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N12_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N108_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_40 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_41 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_0 : STD_LOGIC; 
  signal system_controller_inst_N62 : STD_LOGIC; 
  signal system_controller_inst_N110_0 : STD_LOGIC; 
  signal system_controller_inst_N72 : STD_LOGIC; 
  signal system_controller_inst_N107_0 : STD_LOGIC; 
  signal system_controller_inst_N91_0 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd6_42 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd8_43 : STD_LOGIC; 
  signal system_controller_inst_N105_0 : STD_LOGIC; 
  signal system_controller_inst_n0053_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N35 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N7 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_enable : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_44 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_int_45 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0 : STD_LOGIC; 
  signal system_controller_inst_N01_0 : STD_LOGIC; 
  signal system_controller_inst_N51 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_46 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N551_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N191 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_47 : STD_LOGIC; 
  signal system_controller_inst_current_burst_done_48 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N26 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0268 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_49 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_50 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_51 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N63 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_52 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N642_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N65 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_53 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_42_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_55 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0385 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_n0000_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0378_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_56 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_57 : STD_LOGIC; 
  signal auto_ref_req : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_58 : STD_LOGIC; 
  signal system_controller_inst_Ker622 : STD_LOGIC; 
  signal system_controller_inst_Ker621 : STD_LOGIC; 
  signal system_controller_inst_Ker62_59 : STD_LOGIC; 
  signal system_controller_inst_N61 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd1_60 : STD_LOGIC; 
  signal system_controller_inst_N151 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd2_61 : STD_LOGIC; 
  signal system_controller_inst_N12_0 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd3_62 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_In13_2_0 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_In4_1_0 : STD_LOGIC; 
  signal system_controller_inst_N181 : STD_LOGIC; 
  signal system_controller_inst_N17_0 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd7_63 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_64 : STD_LOGIC; 
  signal system_controller_inst_N3411_0 : STD_LOGIC; 
  signal system_controller_inst_N440_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N550_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_65 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_map182_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N652_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N824 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N518_0 : STD_LOGIC; 
  signal system_controller_inst_n0034 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_6_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N370_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N371_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N305_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delayed_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_Q : STD_LOGIC; 
  signal system_controller_inst_Ker01_map674_0 : STD_LOGIC; 
  signal system_controller_inst_Ker01_map672_0 : STD_LOGIC; 
  signal system_controller_inst_N1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_66 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_67 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst0_r_68 : STD_LOGIC; 
  signal system_controller_inst_N100_0 : STD_LOGIC; 
  signal system_controller_inst_N427_0 : STD_LOGIC; 
  signal system_controller_inst_N430_0 : STD_LOGIC; 
  signal system_controller_inst_N429_0 : STD_LOGIC; 
  signal system_controller_inst_Ker01_map656_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_69 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_70 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_71 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_72 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_73 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map91_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map100 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_74 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_o_75 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0016_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_1_76 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n02951_2_0 : STD_LOGIC; 
  signal init_val : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_77 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_78 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_3_79 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_7_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N654_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N131 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_wait_clk90_80 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0020_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0021_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_81 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_82 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_83 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N29 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0017_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N619_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N814_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N634_0 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst180_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N822 : STD_LOGIC; 
  signal system_controller_inst_n0036 : STD_LOGIC; 
  signal system_controller_inst_Ker19_map686_0 : STD_LOGIC; 
  signal system_controller_inst_Ker91_map744_0 : STD_LOGIC; 
  signal system_controller_inst_N432_0 : STD_LOGIC; 
  signal system_controller_inst_Ker91_map740_0 : STD_LOGIC; 
  signal system_controller_inst_Ker19_map693_0 : STD_LOGIC; 
  signal system_controller_inst_Ker19_map688 : STD_LOGIC; 
  signal system_controller_inst_N419_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N276_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_84 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_85 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N257_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N279 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_42_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_86 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_87 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47 : STD_LOGIC; 
  signal system_controller_inst_Ker91_map721_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161_0 : STD_LOGIC; 
  signal system_controller_inst_Ker91_map737_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N315_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_88 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_89 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0235_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N13 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N15 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N175 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N85_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0337 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map330 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map336_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map325_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_39_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N611_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N614 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0283_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N660 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_8_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map379_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_rst_calib : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_90 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_91 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_92 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_11_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg1_0_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg2_0_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg2_1_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg2_2_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg1_7_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_2_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg1_8_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg2_7_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N650_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_9_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N20 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_93 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_94 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_95 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map372_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0282_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N72_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map624_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N816 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N241 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map250 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst90_1 : STD_LOGIC; 
  signal system_controller_inst_Ker15_map702_0 : STD_LOGIC; 
  signal system_controller_inst_Ker16_map682_0 : STD_LOGIC; 
  signal system_controller_inst_Ker15_map710_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N658 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N648_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_96 : STD_LOGIC; 
  signal system_controller_inst_Ker19_map690_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map127_0 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_0_map715_0 : STD_LOGIC; 
  signal system_controller_inst_N434 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset_r : STD_LOGIC; 
  signal burst_done : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset180_r : STD_LOGIC; 
  signal system_controller_inst_Ker91_map735_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N590_0 : STD_LOGIC; 
  signal system_controller_inst_Ker91_map728 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_1_97 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N617_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_1_98 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N418_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N423_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_o_99 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_1_100 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N432_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N441 : STD_LOGIC; 
  signal system_controller_inst_N436_0 : STD_LOGIC; 
  signal system_controller_inst_N231_0 : STD_LOGIC; 
  signal system_controller_inst_N361_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N664 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N87_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_n0004_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map501 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N367_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map596_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map588 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map598_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map601_0 : STD_LOGIC; 
  signal user_config_register1_1_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N1 : STD_LOGIC; 
  signal user_config_register1_4_Q : STD_LOGIC; 
  signal user_config_register1_5_Q : STD_LOGIC; 
  signal user_config_register2_2_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_0 : STD_LOGIC; 
  signal user_config_register2_7_Q : STD_LOGIC; 
  signal user_config_register2_8_Q : STD_LOGIC; 
  signal user_config_register2_9_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_101 : STD_LOGIC; 
  signal system_controller_inst_Ker01_map671_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N48 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N298_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_102 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N406 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_o_103 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_o_104 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map580_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_105 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N644_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N192 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd8_In_map574 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map628_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map637_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map629_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_106 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_107 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_108 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_109 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map619_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map611 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map620_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N571 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map622 : STD_LOGIC; 
  signal user_config_register1_12_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N268 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N820 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N647_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_map194_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N208 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N818 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N674_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N19 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N130 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N806 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N656 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N204 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_110 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_map190 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_map202 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map635 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N662 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N640 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N194 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_map63 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N70 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270 : STD_LOGIC; 
  signal system_controller_inst_Ker0131_2_111 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N10 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0d2inv : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90d2inv : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DXMUX_112 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DYMUX_113 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_n0003_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_SRFFMUX_114 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_CLKINV_115 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DXMUX_116 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DYMUX_117 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_n0003_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_SRFFMUX_118 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DXMUX_119 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DYMUX_120 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_n0003_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_SRFFMUX_121 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_CLKINV_122 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DXMUX_123 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DYMUX_124 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_CLKINV_125 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DXMUX_126 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DYMUX_127 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_CLKINV_128 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DXMUX_129 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DYMUX_130 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_n0003_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_SRFFMUX_131 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay5 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_DXMUX_132 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk270_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_SRFFMUX_133 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_DXMUX_134 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk270_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_SRFFMUX_135 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay4 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_DXMUX_136 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk90_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_SRFFMUX_137 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_CLKINV_138 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_DXMUX_139 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk90_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_SRFFMUX_140 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_CLKINV_141 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay5 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_DXMUX_142 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DXMUX_143 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DYMUX_144 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_CLKINV_145 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DXMUX_146 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DYMUX_147 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_CLKINV_148 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DXMUX_149 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DYMUX_150 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DXMUX_151 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DYMUX_152 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay4 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay5 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay5 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DXMUX_153 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DYMUX_154 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_SRFFMUX_155 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CLKINV_156 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DXMUX_157 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DYMUX_158 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_SRFFMUX_159 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CLKINV_160 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DXMUX_161 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DYMUX_162 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_SRFFMUX_163 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CLKINV_164 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CEINV_165 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DXMUX_166 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DYMUX_167 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_SRFFMUX_168 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CLKINV_169 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CEINV_170 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_DXMUX_171 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_DYMUX_172 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_SRFFMUX_173 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_CEINV_174 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_DXMUX_175 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_DYMUX_176 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_SRFFMUX_177 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_CEINV_178 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_DXMUX_179 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_DYMUX_180 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_SRFFMUX_181 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_CEINV_182 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_DXMUX_183 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_DYMUX_184 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_SRFFMUX_185 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_CEINV_186 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DXMUX_187 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DYMUX_188 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_SRFFMUX_189 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CLKINV_190 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_DXMUX_191 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_DYMUX_192 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_SRFFMUX_193 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CLKINV_194 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DXMUX_195 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DYMUX_196 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_SRFFMUX_197 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CLKINV_198 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CEINV_199 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DXMUX_200 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DYMUX_201 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_SRFFMUX_202 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CLKINV_203 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CEINV_204 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_DXMUX_205 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_DYMUX_206 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_SRFFMUX_207 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_CEINV_208 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_DXMUX_209 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_DYMUX_210 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_SRFFMUX_211 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_CEINV_212 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_DXMUX_213 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_DYMUX_214 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_SRFFMUX_215 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_CEINV_216 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_DXMUX_217 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_DYMUX_218 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_SRFFMUX_219 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_CEINV_220 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DXMUX_221 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DYMUX_222 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_SRFFMUX_223 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CLKINV_224 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DXMUX_225 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DYMUX_226 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_SRFFMUX_227 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CLKINV_228 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DXMUX_229 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DYMUX_230 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_SRFFMUX_231 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CLKINV_232 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CEINV_233 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DXMUX_234 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DYMUX_235 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_SRFFMUX_236 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CLKINV_237 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CEINV_238 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_DXMUX_239 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_DYMUX_240 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_SRFFMUX_241 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_CEINV_242 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DXMUX_243 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DYMUX_244 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_SRFFMUX_245 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CEINV_246 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_DXMUX_247 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_DYMUX_248 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_SRFFMUX_249 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_CEINV_250 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DXMUX_251 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DYMUX_252 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_SRFFMUX_253 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CEINV_254 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DXMUX_255 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DYMUX_256 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_SRFFMUX_257 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CLKINV_258 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_DXMUX_259 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_DYMUX_260 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_SRFFMUX_261 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CLKINV_262 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DXMUX_263 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DYMUX_264 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_SRFFMUX_265 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CLKINV_266 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CEINV_267 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DXMUX_268 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DYMUX_269 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_SRFFMUX_270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CLKINV_271 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CEINV_272 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DXMUX_273 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DYMUX_274 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_SRFFMUX_275 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CEINV_276 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DXMUX_277 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DYMUX_278 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_SRFFMUX_279 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CEINV_280 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DXMUX_281 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DYMUX_282 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_SRFFMUX_283 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CEINV_284 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DXMUX_285 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DYMUX_286 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_SRFFMUX_287 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CEINV_288 : STD_LOGIC; 
  signal system_controller_inst_compare_data_0_DXMUX_289 : STD_LOGIC; 
  signal system_controller_inst_compare_data_0_LOGIC_ONE_290 : STD_LOGIC; 
  signal system_controller_inst_compare_data_0_CYINIT_291 : STD_LOGIC; 
  signal system_controller_inst_compare_data_0_CYSELF_292 : STD_LOGIC; 
  signal system_controller_inst_Result_0_pack_1 : STD_LOGIC; 
  signal system_controller_inst_compare_data_0_DYMUX_293 : STD_LOGIC; 
  signal system_controller_inst_compare_data_0_XORG_294 : STD_LOGIC; 
  signal system_controller_inst_compare_data_0_CYMUXG_295 : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_0_cyo : STD_LOGIC; 
  signal system_controller_inst_compare_data_0_LOGIC_ZERO_296 : STD_LOGIC; 
  signal system_controller_inst_compare_data_0_CYSELG_297 : STD_LOGIC; 
  signal system_controller_inst_compare_data_0_G : STD_LOGIC; 
  signal system_controller_inst_compare_data_0_SRFFMUX_298 : STD_LOGIC; 
  signal system_controller_inst_compare_data_0_CLKINV_299 : STD_LOGIC; 
  signal system_controller_inst_compare_data_0_CEINV_300 : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_DXMUX_301 : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_XORF_302 : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_CYINIT_303 : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_F : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_DYMUX_304 : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_XORG_305 : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_2_cyo : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_CYSELF_306 : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_CYMUXFAST_307 : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_CYAND_308 : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_FASTCARRY_309 : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_CYMUXG2_310 : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_CYMUXF2_311 : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_LOGIC_ZERO_312 : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_CYSELG_313 : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_G : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_SRFFMUX_314 : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_CLKINV_315 : STD_LOGIC; 
  signal system_controller_inst_compare_data_2_CEINV_316 : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_DXMUX_317 : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_XORF_318 : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_CYINIT_319 : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_F : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_DYMUX_320 : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_XORG_321 : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_4_cyo : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_CYSELF_322 : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_CYMUXFAST_323 : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_CYAND_324 : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_FASTCARRY_325 : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_CYMUXG2_326 : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_CYMUXF2_327 : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_LOGIC_ZERO_328 : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_CYSELG_329 : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_G : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_SRFFMUX_330 : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_CLKINV_331 : STD_LOGIC; 
  signal system_controller_inst_compare_data_4_CEINV_332 : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_DXMUX_333 : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_XORF_334 : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_CYINIT_335 : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_F : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_DYMUX_336 : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_XORG_337 : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_6_cyo : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_CYSELF_338 : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_CYMUXFAST_339 : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_CYAND_340 : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_FASTCARRY_341 : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_CYMUXG2_342 : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_CYMUXF2_343 : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_LOGIC_ZERO_344 : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_CYSELG_345 : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_G : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_SRFFMUX_346 : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_CLKINV_347 : STD_LOGIC; 
  signal system_controller_inst_compare_data_6_CEINV_348 : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_DXMUX_349 : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_XORF_350 : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_CYINIT_351 : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_F : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_DYMUX_352 : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_XORG_353 : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_8_cyo : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_CYSELF_354 : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_CYMUXFAST_355 : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_CYAND_356 : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_FASTCARRY_357 : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_CYMUXG2_358 : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_CYMUXF2_359 : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_LOGIC_ZERO_360 : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_CYSELG_361 : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_G : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_SRFFMUX_362 : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_CLKINV_363 : STD_LOGIC; 
  signal system_controller_inst_compare_data_8_CEINV_364 : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_DXMUX_365 : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_XORF_366 : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_CYINIT_367 : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_F : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_DYMUX_368 : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_XORG_369 : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_10_cyo : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_CYSELF_370 : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_CYMUXFAST_371 : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_CYAND_372 : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_FASTCARRY_373 : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_CYMUXG2_374 : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_CYMUXF2_375 : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_LOGIC_ZERO_376 : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_CYSELG_377 : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_G : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_SRFFMUX_378 : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_CLKINV_379 : STD_LOGIC; 
  signal system_controller_inst_compare_data_10_CEINV_380 : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_DXMUX_381 : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_XORF_382 : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_CYINIT_383 : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_F : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_DYMUX_384 : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_XORG_385 : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_12_cyo : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_CYSELF_386 : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_CYMUXFAST_387 : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_CYAND_388 : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_FASTCARRY_389 : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_CYMUXG2_390 : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_CYMUXF2_391 : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_LOGIC_ZERO_392 : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_CYSELG_393 : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_G : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_SRFFMUX_394 : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_CLKINV_395 : STD_LOGIC; 
  signal system_controller_inst_compare_data_12_CEINV_396 : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_DXMUX_397 : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_XORF_398 : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_CYINIT_399 : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_F : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_DYMUX_400 : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_XORG_401 : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_14_cyo : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_CYSELF_402 : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_CYMUXFAST_403 : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_CYAND_404 : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_FASTCARRY_405 : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_CYMUXG2_406 : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_CYMUXF2_407 : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_LOGIC_ZERO_408 : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_CYSELG_409 : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_G : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_SRFFMUX_410 : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_CLKINV_411 : STD_LOGIC; 
  signal system_controller_inst_compare_data_14_CEINV_412 : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_DXMUX_413 : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_XORF_414 : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_CYINIT_415 : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_F : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_DYMUX_416 : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_XORG_417 : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_16_cyo : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_CYSELF_418 : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_CYMUXFAST_419 : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_CYAND_420 : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_FASTCARRY_421 : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_CYMUXG2_422 : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_CYMUXF2_423 : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_LOGIC_ZERO_424 : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_CYSELG_425 : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_G : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_SRFFMUX_426 : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_CLKINV_427 : STD_LOGIC; 
  signal system_controller_inst_compare_data_16_CEINV_428 : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_DXMUX_429 : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_XORF_430 : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_CYINIT_431 : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_F : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_DYMUX_432 : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_XORG_433 : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_18_cyo : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_CYSELF_434 : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_CYMUXFAST_435 : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_CYAND_436 : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_FASTCARRY_437 : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_CYMUXG2_438 : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_CYMUXF2_439 : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_LOGIC_ZERO_440 : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_CYSELG_441 : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_G : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_SRFFMUX_442 : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_CLKINV_443 : STD_LOGIC; 
  signal system_controller_inst_compare_data_18_CEINV_444 : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_DXMUX_445 : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_XORF_446 : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_CYINIT_447 : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_F : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_DYMUX_448 : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_XORG_449 : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_20_cyo : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_CYSELF_450 : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_CYMUXFAST_451 : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_CYAND_452 : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_FASTCARRY_453 : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_CYMUXG2_454 : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_CYMUXF2_455 : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_LOGIC_ZERO_456 : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_CYSELG_457 : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_G : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_SRFFMUX_458 : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_CLKINV_459 : STD_LOGIC; 
  signal system_controller_inst_compare_data_20_CEINV_460 : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_DXMUX_461 : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_XORF_462 : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_CYINIT_463 : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_F : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_DYMUX_464 : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_XORG_465 : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_22_cyo : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_CYSELF_466 : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_CYMUXFAST_467 : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_CYAND_468 : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_FASTCARRY_469 : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_CYMUXG2_470 : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_CYMUXF2_471 : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_LOGIC_ZERO_472 : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_CYSELG_473 : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_G : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_SRFFMUX_474 : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_CLKINV_475 : STD_LOGIC; 
  signal system_controller_inst_compare_data_22_CEINV_476 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo4_LOGIC_ZERO_477 : STD_LOGIC; 
  signal system_controller_inst_N14 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo4_CYSELF_478 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo4_CYMUXFAST_479 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo4_CYAND_480 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo4_FASTCARRY_481 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo4_CYMUXG2_482 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo4_CYMUXF2_483 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo4_LOGIC_ONE_484 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo4_CYSELG_485 : STD_LOGIC; 
  signal system_controller_inst_N15 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_and_cyo5_CYINIT_486 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_and_cyo5_CYSELF_487 : STD_LOGIC; 
  signal system_controller_inst_N22 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_and_cyo5_CYMUXG_488 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_and_cyo4 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_and_cyo5_LOGIC_ZERO_489 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_and_cyo5_CYSELG_490 : STD_LOGIC; 
  signal system_controller_inst_N23 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo9 : STD_LOGIC; 
  signal system_controller_inst_N24_LOGIC_ONE_491 : STD_LOGIC; 
  signal system_controller_inst_N24_CYINIT_492 : STD_LOGIC; 
  signal system_controller_inst_N24_CYSELF_493 : STD_LOGIC; 
  signal system_controller_inst_N24_pack_1 : STD_LOGIC; 
  signal system_controller_inst_Ker16_map679 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ONE_494 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYINIT_495 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELF_496 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N5 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_XORG_497 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYMUXG_498 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_0_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ZERO_499 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELG_500 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORF_501 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYINIT_502 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORG_503 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_2_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF_504 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXFAST_505 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYAND_506 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_FASTCARRY_507 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXG2_508 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXF2_509 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_510 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELG_511 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORF_512 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYINIT_513 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORG_514 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_4_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF_515 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXFAST_516 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYAND_517 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_FASTCARRY_518 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXG2_519 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXF2_520 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_521 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELG_522 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORF_523 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYINIT_524 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORG_525 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_6_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF_526 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXFAST_527 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYAND_528 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_FASTCARRY_529 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXG2_530 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXF2_531 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_532 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELG_533 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORF_534 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYINIT_535 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORG_536 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_8_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF_537 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXFAST_538 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYAND_539 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_FASTCARRY_540 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXG2_541 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXF2_542 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_543 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELG_544 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_G : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_DXMUX_545 : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_XORF_546 : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_CYINIT_547 : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_F : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_DYMUX_548 : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_XORG_549 : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_24_cyo : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_CYSELF_550 : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_CYMUXFAST_551 : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_CYAND_552 : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_FASTCARRY_553 : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_CYMUXG2_554 : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_CYMUXF2_555 : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_LOGIC_ZERO_556 : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_CYSELG_557 : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_G : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_SRFFMUX_558 : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_CLKINV_559 : STD_LOGIC; 
  signal system_controller_inst_compare_data_24_CEINV_560 : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_DXMUX_561 : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_XORF_562 : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_CYINIT_563 : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_F : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_DYMUX_564 : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_XORG_565 : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_26_cyo : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_CYSELF_566 : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_CYMUXFAST_567 : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_CYAND_568 : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_FASTCARRY_569 : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_CYMUXG2_570 : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_CYMUXF2_571 : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_LOGIC_ZERO_572 : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_CYSELG_573 : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_G : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_SRFFMUX_574 : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_CLKINV_575 : STD_LOGIC; 
  signal system_controller_inst_compare_data_26_CEINV_576 : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_DXMUX_577 : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_XORF_578 : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_CYINIT_579 : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_F : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_DYMUX_580 : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_XORG_581 : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_28_cyo : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_CYSELF_582 : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_CYMUXFAST_583 : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_CYAND_584 : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_FASTCARRY_585 : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_CYMUXG2_586 : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_CYMUXF2_587 : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_LOGIC_ZERO_588 : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_CYSELG_589 : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_G : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_SRFFMUX_590 : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_CLKINV_591 : STD_LOGIC; 
  signal system_controller_inst_compare_data_28_CEINV_592 : STD_LOGIC; 
  signal system_controller_inst_compare_data_30_DXMUX_593 : STD_LOGIC; 
  signal system_controller_inst_compare_data_30_XORF_594 : STD_LOGIC; 
  signal system_controller_inst_compare_data_30_LOGIC_ZERO_595 : STD_LOGIC; 
  signal system_controller_inst_compare_data_30_CYINIT_596 : STD_LOGIC; 
  signal system_controller_inst_compare_data_30_CYSELF_597 : STD_LOGIC; 
  signal system_controller_inst_compare_data_30_F : STD_LOGIC; 
  signal system_controller_inst_compare_data_30_DYMUX_598 : STD_LOGIC; 
  signal system_controller_inst_compare_data_30_XORG_599 : STD_LOGIC; 
  signal system_controller_inst_system_controller_Result_30_cyo : STD_LOGIC; 
  signal system_controller_inst_compare_data_31_rt_600 : STD_LOGIC; 
  signal system_controller_inst_compare_data_30_SRFFMUX_601 : STD_LOGIC; 
  signal system_controller_inst_compare_data_30_CLKINV_602 : STD_LOGIC; 
  signal system_controller_inst_compare_data_30_CEINV_603 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo_LOGIC_ZERO_604 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo_CYINIT_605 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo_CYSELF_606 : STD_LOGIC; 
  signal system_controller_inst_loop_count_1_rt_607 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo_CYMUXG_608 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_and_cyo : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo_LOGIC_ONE_609 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo_CYSELG_610 : STD_LOGIC; 
  signal system_controller_inst_N9 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo2_CYINIT_611 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo2_CYSELF_612 : STD_LOGIC; 
  signal system_controller_inst_N10 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo2_CYMUXG_613 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo1 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo2_LOGIC_ONE_614 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo2_CYSELG_615 : STD_LOGIC; 
  signal system_controller_inst_N11 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo3_LOGIC_ZERO_616 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo3_CYINIT_617 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo3_CYSELF_618 : STD_LOGIC; 
  signal system_controller_inst_loop_count_2_rt_619 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo3_CYMUXG_620 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_and_cyo1 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo3_LOGIC_ONE_621 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo3_CYSELG_622 : STD_LOGIC; 
  signal system_controller_inst_N13 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORF_623 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_LOGIC_ZERO_624 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYINIT_625 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYSELF_626 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORG_627 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_10_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_rt_628 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DXMUX_629 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORF_630 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYINIT_631 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0F_632 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELF_633 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N8 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DYMUX_634 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORG_635 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYMUXG_636 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_0_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0G_637 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELG_638 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N9 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_SRFFMUX_639 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CLKINV_640 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DXMUX_641 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORF_642 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYINIT_643 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F_644 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N10 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DYMUX_645 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORG_646 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_2_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF_647 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXFAST_648 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYAND_649 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_FASTCARRY_650 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXG2_651 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXF2_652 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0G_653 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELG_654 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N11 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_SRFFMUX_655 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CLKINV_656 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DXMUX_657 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORF_658 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYINIT_659 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F_660 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N12 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DYMUX_661 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORG_662 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_4_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF_663 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXFAST_664 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYAND_665 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_FASTCARRY_666 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXG2_667 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXF2_668 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0G_669 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELG_670 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N13 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_SRFFMUX_671 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CLKINV_672 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DXMUX_673 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORF_674 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYINIT_675 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CY0F_676 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYSELF_677 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N14 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DYMUX_678 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORG_679 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_6_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N15 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_SRFFMUX_680 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CLKINV_681 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_DXMUX_682 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ONE_683 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CYINIT_684 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELF_685 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Result_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_DYMUX_686 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_XORG_687 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CYMUXG_688 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_0_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ZERO_689 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELG_690 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_SRFFMUX_691 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CLKINV_692 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CEINV_693 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_DXMUX_694 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_XORF_695 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYINIT_696 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_DYMUX_697 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_XORG_698 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_2_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF_699 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXFAST_700 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYAND_701 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_FASTCARRY_702 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXG2_703 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXF2_704 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_705 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELG_706 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_SRFFMUX_707 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CLKINV_708 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CEINV_709 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_DXMUX_710 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_XORF_711 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYINIT_712 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_DYMUX_713 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_XORG_714 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_4_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF_715 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXFAST_716 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYAND_717 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_FASTCARRY_718 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXG2_719 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXF2_720 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_721 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELG_722 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_SRFFMUX_723 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CLKINV_724 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CEINV_725 : STD_LOGIC; 
  signal system_controller_inst_N29 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo3_CYSELF_726 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo3_CYMUXFAST_727 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo3_CYAND_728 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo3_FASTCARRY_729 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo3_CYMUXG2_730 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo3_CYMUXF2_731 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo3_LOGIC_ZERO_732 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo3_CYSELG_733 : STD_LOGIC; 
  signal system_controller_inst_N30 : STD_LOGIC; 
  signal system_controller_inst_N31 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo5_CYSELF_734 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo5_CYMUXFAST_735 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo5_CYAND_736 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo5_FASTCARRY_737 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo5_CYMUXG2_738 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo5_CYMUXF2_739 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo5_LOGIC_ZERO_740 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo5_CYSELG_741 : STD_LOGIC; 
  signal system_controller_inst_N32 : STD_LOGIC; 
  signal system_controller_inst_N33 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo7_CYSELF_742 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo7_CYMUXFAST_743 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo7_CYAND_744 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo7_FASTCARRY_745 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo7_CYMUXG2_746 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo7_CYMUXF2_747 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo7_LOGIC_ZERO_748 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo7_CYSELG_749 : STD_LOGIC; 
  signal system_controller_inst_N34 : STD_LOGIC; 
  signal system_controller_inst_N35 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo9_CYSELF_750 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo9_CYMUXFAST_751 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo9_CYAND_752 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo9_FASTCARRY_753 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo9_CYMUXG2_754 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo9_CYMUXF2_755 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo9_LOGIC_ZERO_756 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo9_CYSELG_757 : STD_LOGIC; 
  signal system_controller_inst_N36 : STD_LOGIC; 
  signal system_controller_inst_N37 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo11_CYSELF_758 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo11_CYMUXFAST_759 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo11_CYAND_760 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo11_FASTCARRY_761 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo11_CYMUXG2_762 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo11_CYMUXF2_763 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo11_LOGIC_ZERO_764 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo11_CYSELG_765 : STD_LOGIC; 
  signal system_controller_inst_N38 : STD_LOGIC; 
  signal system_controller_inst_N39 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo13_CYSELF_766 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo13_CYMUXFAST_767 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo13_CYAND_768 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo13_FASTCARRY_769 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo13_CYMUXG2_770 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo13_CYMUXF2_771 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo13_LOGIC_ZERO_772 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo13_CYSELG_773 : STD_LOGIC; 
  signal system_controller_inst_N40 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo15_CYINIT_774 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo15_CYSELF_775 : STD_LOGIC; 
  signal system_controller_inst_N41 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo15_CYMUXG_776 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo14 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo15_LOGIC_ZERO_777 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo15_CYSELG_778 : STD_LOGIC; 
  signal system_controller_inst_N42 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DXMUX_779 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYINIT_780 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0F_781 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELF_782 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N16_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DYMUX_783 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_XORG_784 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYMUXG_785 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_0_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0G_786 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELG_787 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N17 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_SRFFMUX_788 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CLKINV_789 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DXMUX_790 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORF_791 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYINIT_792 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F_793 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N18 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DYMUX_794 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORG_795 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_2_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF_796 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXFAST_797 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYAND_798 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_FASTCARRY_799 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXG2_800 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXF2_801 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0G_802 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELG_803 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N19 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_SRFFMUX_804 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CLKINV_805 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_DXMUX_806 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_XORF_807 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYINIT_808 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_DYMUX_809 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_XORG_810 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_6_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF_811 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXFAST_812 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYAND_813 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_FASTCARRY_814 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXG2_815 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXF2_816 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_817 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELG_818 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_SRFFMUX_819 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CLKINV_820 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CEINV_821 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_DXMUX_822 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_XORF_823 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYINIT_824 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_DYMUX_825 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_XORG_826 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_8_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF_827 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXFAST_828 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYAND_829 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_FASTCARRY_830 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXG2_831 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXF2_832 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_833 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELG_834 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_SRFFMUX_835 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CLKINV_836 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CEINV_837 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_DXMUX_838 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_XORF_839 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYINIT_840 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_DYMUX_841 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_XORG_842 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_10_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF_843 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXFAST_844 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYAND_845 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_FASTCARRY_846 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXG2_847 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXF2_848 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_849 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELG_850 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_SRFFMUX_851 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CLKINV_852 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CEINV_853 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_DXMUX_854 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_XORF_855 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYINIT_856 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_DYMUX_857 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_XORG_858 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_12_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF_859 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXFAST_860 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYAND_861 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_FASTCARRY_862 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXG2_863 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXF2_864 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_865 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELG_866 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_SRFFMUX_867 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CLKINV_868 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CEINV_869 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_DXMUX_870 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_XORF_871 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_LOGIC_ZERO_872 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_CYINIT_873 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_CYSELF_874 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_DYMUX_875 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_XORG_876 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_14_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_15_rt_877 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_SRFFMUX_878 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_CLKINV_879 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_CEINV_880 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo1_CYINIT_881 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo1_CYSELF_882 : STD_LOGIC; 
  signal system_controller_inst_N27 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo1_CYMUXG_883 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo1_LOGIC_ZERO_884 : STD_LOGIC; 
  signal system_controller_inst_Eq_stage_cyo1_CYSELG_885 : STD_LOGIC; 
  signal system_controller_inst_N28 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DXMUX_886 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORF_887 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYINIT_888 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F_889 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N20 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DYMUX_890 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORG_891 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_4_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF_892 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXFAST_893 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYAND_894 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_FASTCARRY_895 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXG2_896 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXF2_897 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0G_898 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELG_899 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N21 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_SRFFMUX_900 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CLKINV_901 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DXMUX_902 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORF_903 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYINIT_904 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CY0F_905 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYSELF_906 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N22 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DYMUX_907 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORG_908 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_6_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N23 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_SRFFMUX_909 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CLKINV_910 : STD_LOGIC; 
  signal system_controller_inst_n0054_1_LOGIC_ONE_911 : STD_LOGIC; 
  signal system_controller_inst_n0054_1_CYINIT_912 : STD_LOGIC; 
  signal system_controller_inst_n0054_1_CYSELF_913 : STD_LOGIC; 
  signal system_controller_inst_N6 : STD_LOGIC; 
  signal system_controller_inst_n0054_1_XORG_914 : STD_LOGIC; 
  signal system_controller_inst_n0054_1_CYMUXG_915 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0054_0_cyo : STD_LOGIC; 
  signal system_controller_inst_n0054_1_LOGIC_ZERO_916 : STD_LOGIC; 
  signal system_controller_inst_n0054_1_CYSELG_917 : STD_LOGIC; 
  signal system_controller_inst_n0054_1_G : STD_LOGIC; 
  signal system_controller_inst_n0054_2_XORF_918 : STD_LOGIC; 
  signal system_controller_inst_n0054_2_CYINIT_919 : STD_LOGIC; 
  signal system_controller_inst_n0054_2_F : STD_LOGIC; 
  signal system_controller_inst_n0054_2_XORG_920 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0054_2_cyo : STD_LOGIC; 
  signal system_controller_inst_n0054_2_CYSELF_921 : STD_LOGIC; 
  signal system_controller_inst_n0054_2_CYMUXFAST_922 : STD_LOGIC; 
  signal system_controller_inst_n0054_2_CYAND_923 : STD_LOGIC; 
  signal system_controller_inst_n0054_2_FASTCARRY_924 : STD_LOGIC; 
  signal system_controller_inst_n0054_2_CYMUXG2_925 : STD_LOGIC; 
  signal system_controller_inst_n0054_2_CYMUXF2_926 : STD_LOGIC; 
  signal system_controller_inst_n0054_2_LOGIC_ZERO_927 : STD_LOGIC; 
  signal system_controller_inst_n0054_2_CYSELG_928 : STD_LOGIC; 
  signal system_controller_inst_n0054_2_G : STD_LOGIC; 
  signal system_controller_inst_n0054_4_XORF_929 : STD_LOGIC; 
  signal system_controller_inst_n0054_4_CYINIT_930 : STD_LOGIC; 
  signal system_controller_inst_n0054_4_F : STD_LOGIC; 
  signal system_controller_inst_n0054_4_XORG_931 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0054_4_cyo : STD_LOGIC; 
  signal system_controller_inst_n0054_4_CYSELF_932 : STD_LOGIC; 
  signal system_controller_inst_n0054_4_CYMUXFAST_933 : STD_LOGIC; 
  signal system_controller_inst_n0054_4_CYAND_934 : STD_LOGIC; 
  signal system_controller_inst_n0054_4_FASTCARRY_935 : STD_LOGIC; 
  signal system_controller_inst_n0054_4_CYMUXG2_936 : STD_LOGIC; 
  signal system_controller_inst_n0054_4_CYMUXF2_937 : STD_LOGIC; 
  signal system_controller_inst_n0054_4_LOGIC_ZERO_938 : STD_LOGIC; 
  signal system_controller_inst_n0054_4_CYSELG_939 : STD_LOGIC; 
  signal system_controller_inst_n0054_4_G : STD_LOGIC; 
  signal system_controller_inst_n0054_6_XORF_940 : STD_LOGIC; 
  signal system_controller_inst_n0054_6_CYINIT_941 : STD_LOGIC; 
  signal system_controller_inst_n0054_6_F : STD_LOGIC; 
  signal system_controller_inst_n0054_6_XORG_942 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0054_6_cyo : STD_LOGIC; 
  signal system_controller_inst_n0054_6_CYSELF_943 : STD_LOGIC; 
  signal system_controller_inst_n0054_6_CYMUXFAST_944 : STD_LOGIC; 
  signal system_controller_inst_n0054_6_CYAND_945 : STD_LOGIC; 
  signal system_controller_inst_n0054_6_FASTCARRY_946 : STD_LOGIC; 
  signal system_controller_inst_n0054_6_CYMUXG2_947 : STD_LOGIC; 
  signal system_controller_inst_n0054_6_CYMUXF2_948 : STD_LOGIC; 
  signal system_controller_inst_n0054_6_LOGIC_ZERO_949 : STD_LOGIC; 
  signal system_controller_inst_n0054_6_CYSELG_950 : STD_LOGIC; 
  signal system_controller_inst_n0054_6_G : STD_LOGIC; 
  signal system_controller_inst_n0054_8_XORF_951 : STD_LOGIC; 
  signal system_controller_inst_n0054_8_CYINIT_952 : STD_LOGIC; 
  signal system_controller_inst_n0054_8_F : STD_LOGIC; 
  signal system_controller_inst_n0054_8_XORG_953 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0054_8_cyo : STD_LOGIC; 
  signal system_controller_inst_n0054_8_CYSELF_954 : STD_LOGIC; 
  signal system_controller_inst_n0054_8_CYMUXFAST_955 : STD_LOGIC; 
  signal system_controller_inst_n0054_8_CYAND_956 : STD_LOGIC; 
  signal system_controller_inst_n0054_8_FASTCARRY_957 : STD_LOGIC; 
  signal system_controller_inst_n0054_8_CYMUXG2_958 : STD_LOGIC; 
  signal system_controller_inst_n0054_8_CYMUXF2_959 : STD_LOGIC; 
  signal system_controller_inst_n0054_8_LOGIC_ZERO_960 : STD_LOGIC; 
  signal system_controller_inst_n0054_8_CYSELG_961 : STD_LOGIC; 
  signal system_controller_inst_n0054_8_G : STD_LOGIC; 
  signal system_controller_inst_n0056_26_XORF_962 : STD_LOGIC; 
  signal system_controller_inst_n0056_26_CYINIT_963 : STD_LOGIC; 
  signal system_controller_inst_n0056_26_F : STD_LOGIC; 
  signal system_controller_inst_n0056_26_XORG_964 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_26_cyo : STD_LOGIC; 
  signal system_controller_inst_n0056_26_CYSELF_965 : STD_LOGIC; 
  signal system_controller_inst_n0056_26_CYMUXFAST_966 : STD_LOGIC; 
  signal system_controller_inst_n0056_26_CYAND_967 : STD_LOGIC; 
  signal system_controller_inst_n0056_26_FASTCARRY_968 : STD_LOGIC; 
  signal system_controller_inst_n0056_26_CYMUXG2_969 : STD_LOGIC; 
  signal system_controller_inst_n0056_26_CYMUXF2_970 : STD_LOGIC; 
  signal system_controller_inst_n0056_26_LOGIC_ZERO_971 : STD_LOGIC; 
  signal system_controller_inst_n0056_26_CYSELG_972 : STD_LOGIC; 
  signal system_controller_inst_n0056_26_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F5MUX_973 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N166 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BXINV_974 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_DYMUX_975 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F6MUX_976 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N167 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BYINV_977 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_SRFFMUX_978 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CLKINV_979 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CEINV_980 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_F5MUX_981 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N168 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_BXINV_982 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N169 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIF_MUX_983 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIG_MUX_984 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_CLKINV_985 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_SRINV_986 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIF_MUX_987 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIG_MUX_988 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_CLKINV_989 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_SRINV_990 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_DIF_MUX_991 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_DIG_MUX_992 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_CLKINV_993 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_SRINV_994 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_DIF_MUX_995 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_DIG_MUX_996 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_CLKINV_997 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_SRINV_998 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIF_MUX_999 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIG_MUX_1000 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_CLKINV_1001 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_SRINV_1002 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIF_MUX_1003 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIG_MUX_1004 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_CLKINV_1005 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_SRINV_1006 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_DIF_MUX_1007 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_DIG_MUX_1008 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_CLKINV_1009 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_SRINV_1010 : STD_LOGIC; 
  signal system_controller_inst_n0054_10_XORF_1011 : STD_LOGIC; 
  signal system_controller_inst_n0054_10_CYINIT_1012 : STD_LOGIC; 
  signal system_controller_inst_n0054_10_F : STD_LOGIC; 
  signal system_controller_inst_n0054_10_XORG_1013 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0054_10_cyo : STD_LOGIC; 
  signal system_controller_inst_n0054_10_CYSELF_1014 : STD_LOGIC; 
  signal system_controller_inst_n0054_10_CYMUXFAST_1015 : STD_LOGIC; 
  signal system_controller_inst_n0054_10_CYAND_1016 : STD_LOGIC; 
  signal system_controller_inst_n0054_10_FASTCARRY_1017 : STD_LOGIC; 
  signal system_controller_inst_n0054_10_CYMUXG2_1018 : STD_LOGIC; 
  signal system_controller_inst_n0054_10_CYMUXF2_1019 : STD_LOGIC; 
  signal system_controller_inst_n0054_10_LOGIC_ZERO_1020 : STD_LOGIC; 
  signal system_controller_inst_n0054_10_CYSELG_1021 : STD_LOGIC; 
  signal system_controller_inst_n0054_10_G : STD_LOGIC; 
  signal system_controller_inst_n0055_21_XORF_1022 : STD_LOGIC; 
  signal system_controller_inst_n0055_21_LOGIC_ZERO_1023 : STD_LOGIC; 
  signal system_controller_inst_n0055_21_CYINIT_1024 : STD_LOGIC; 
  signal system_controller_inst_n0055_21_CYSELF_1025 : STD_LOGIC; 
  signal system_controller_inst_n0055_21_F : STD_LOGIC; 
  signal system_controller_inst_n0055_21_XORG_1026 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_21_cyo : STD_LOGIC; 
  signal system_controller_inst_current_input_address_22_rt_1027 : STD_LOGIC; 
  signal system_controller_inst_n0056_4_XORF_1028 : STD_LOGIC; 
  signal system_controller_inst_n0056_4_CYINIT_1029 : STD_LOGIC; 
  signal system_controller_inst_n0056_4_F : STD_LOGIC; 
  signal system_controller_inst_n0056_4_XORG_1030 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_4_cyo : STD_LOGIC; 
  signal system_controller_inst_n0056_4_CYSELF_1031 : STD_LOGIC; 
  signal system_controller_inst_n0056_4_CYMUXFAST_1032 : STD_LOGIC; 
  signal system_controller_inst_n0056_4_CYAND_1033 : STD_LOGIC; 
  signal system_controller_inst_n0056_4_FASTCARRY_1034 : STD_LOGIC; 
  signal system_controller_inst_n0056_4_CYMUXG2_1035 : STD_LOGIC; 
  signal system_controller_inst_n0056_4_CYMUXF2_1036 : STD_LOGIC; 
  signal system_controller_inst_n0056_4_LOGIC_ZERO_1037 : STD_LOGIC; 
  signal system_controller_inst_n0056_4_CYSELG_1038 : STD_LOGIC; 
  signal system_controller_inst_n0056_4_G : STD_LOGIC; 
  signal system_controller_inst_n0056_6_XORF_1039 : STD_LOGIC; 
  signal system_controller_inst_n0056_6_CYINIT_1040 : STD_LOGIC; 
  signal system_controller_inst_n0056_6_F : STD_LOGIC; 
  signal system_controller_inst_n0056_6_XORG_1041 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_6_cyo : STD_LOGIC; 
  signal system_controller_inst_n0056_6_CYSELF_1042 : STD_LOGIC; 
  signal system_controller_inst_n0056_6_CYMUXFAST_1043 : STD_LOGIC; 
  signal system_controller_inst_n0056_6_CYAND_1044 : STD_LOGIC; 
  signal system_controller_inst_n0056_6_FASTCARRY_1045 : STD_LOGIC; 
  signal system_controller_inst_n0056_6_CYMUXG2_1046 : STD_LOGIC; 
  signal system_controller_inst_n0056_6_CYMUXF2_1047 : STD_LOGIC; 
  signal system_controller_inst_n0056_6_LOGIC_ZERO_1048 : STD_LOGIC; 
  signal system_controller_inst_n0056_6_CYSELG_1049 : STD_LOGIC; 
  signal system_controller_inst_n0056_6_G : STD_LOGIC; 
  signal system_controller_inst_n0056_14_XORF_1050 : STD_LOGIC; 
  signal system_controller_inst_n0056_14_CYINIT_1051 : STD_LOGIC; 
  signal system_controller_inst_n0056_14_F : STD_LOGIC; 
  signal system_controller_inst_n0056_14_XORG_1052 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_14_cyo : STD_LOGIC; 
  signal system_controller_inst_n0056_14_CYSELF_1053 : STD_LOGIC; 
  signal system_controller_inst_n0056_14_CYMUXFAST_1054 : STD_LOGIC; 
  signal system_controller_inst_n0056_14_CYAND_1055 : STD_LOGIC; 
  signal system_controller_inst_n0056_14_FASTCARRY_1056 : STD_LOGIC; 
  signal system_controller_inst_n0056_14_CYMUXG2_1057 : STD_LOGIC; 
  signal system_controller_inst_n0056_14_CYMUXF2_1058 : STD_LOGIC; 
  signal system_controller_inst_n0056_14_LOGIC_ZERO_1059 : STD_LOGIC; 
  signal system_controller_inst_n0056_14_CYSELG_1060 : STD_LOGIC; 
  signal system_controller_inst_n0056_14_G : STD_LOGIC; 
  signal system_controller_inst_n0056_16_XORF_1061 : STD_LOGIC; 
  signal system_controller_inst_n0056_16_CYINIT_1062 : STD_LOGIC; 
  signal system_controller_inst_n0056_16_F : STD_LOGIC; 
  signal system_controller_inst_n0056_16_XORG_1063 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_16_cyo : STD_LOGIC; 
  signal system_controller_inst_n0056_16_CYSELF_1064 : STD_LOGIC; 
  signal system_controller_inst_n0056_16_CYMUXFAST_1065 : STD_LOGIC; 
  signal system_controller_inst_n0056_16_CYAND_1066 : STD_LOGIC; 
  signal system_controller_inst_n0056_16_FASTCARRY_1067 : STD_LOGIC; 
  signal system_controller_inst_n0056_16_CYMUXG2_1068 : STD_LOGIC; 
  signal system_controller_inst_n0056_16_CYMUXF2_1069 : STD_LOGIC; 
  signal system_controller_inst_n0056_16_LOGIC_ZERO_1070 : STD_LOGIC; 
  signal system_controller_inst_n0056_16_CYSELG_1071 : STD_LOGIC; 
  signal system_controller_inst_n0056_16_G : STD_LOGIC; 
  signal system_controller_inst_n0056_18_XORF_1072 : STD_LOGIC; 
  signal system_controller_inst_n0056_18_CYINIT_1073 : STD_LOGIC; 
  signal system_controller_inst_n0056_18_F : STD_LOGIC; 
  signal system_controller_inst_n0056_18_XORG_1074 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_18_cyo : STD_LOGIC; 
  signal system_controller_inst_n0056_18_CYSELF_1075 : STD_LOGIC; 
  signal system_controller_inst_n0056_18_CYMUXFAST_1076 : STD_LOGIC; 
  signal system_controller_inst_n0056_18_CYAND_1077 : STD_LOGIC; 
  signal system_controller_inst_n0056_18_FASTCARRY_1078 : STD_LOGIC; 
  signal system_controller_inst_n0056_18_CYMUXG2_1079 : STD_LOGIC; 
  signal system_controller_inst_n0056_18_CYMUXF2_1080 : STD_LOGIC; 
  signal system_controller_inst_n0056_18_LOGIC_ZERO_1081 : STD_LOGIC; 
  signal system_controller_inst_n0056_18_CYSELG_1082 : STD_LOGIC; 
  signal system_controller_inst_n0056_18_G : STD_LOGIC; 
  signal system_controller_inst_n0056_24_XORF_1083 : STD_LOGIC; 
  signal system_controller_inst_n0056_24_CYINIT_1084 : STD_LOGIC; 
  signal system_controller_inst_n0056_24_F : STD_LOGIC; 
  signal system_controller_inst_n0056_24_XORG_1085 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_24_cyo : STD_LOGIC; 
  signal system_controller_inst_n0056_24_CYSELF_1086 : STD_LOGIC; 
  signal system_controller_inst_n0056_24_CYMUXFAST_1087 : STD_LOGIC; 
  signal system_controller_inst_n0056_24_CYAND_1088 : STD_LOGIC; 
  signal system_controller_inst_n0056_24_FASTCARRY_1089 : STD_LOGIC; 
  signal system_controller_inst_n0056_24_CYMUXG2_1090 : STD_LOGIC; 
  signal system_controller_inst_n0056_24_CYMUXF2_1091 : STD_LOGIC; 
  signal system_controller_inst_n0056_24_LOGIC_ZERO_1092 : STD_LOGIC; 
  signal system_controller_inst_n0056_24_CYSELG_1093 : STD_LOGIC; 
  signal system_controller_inst_n0056_24_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_DIF_MUX_1094 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_DIG_MUX_1095 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_CLKINV_1096 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_SRINV_1097 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIF_MUX_1098 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIG_MUX_1099 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_CLKINV_1100 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_SRINV_1101 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIF_MUX_1102 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIG_MUX_1103 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_CLKINV_1104 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_SRINV_1105 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIF_MUX_1106 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIG_MUX_1107 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_CLKINV_1108 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_SRINV_1109 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIF_MUX_1110 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIG_MUX_1111 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_CLKINV_1112 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_SRINV_1113 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIF_MUX_1114 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIG_MUX_1115 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_CLKINV_1116 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_SRINV_1117 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIF_MUX_1118 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIG_MUX_1119 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_CLKINV_1120 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_SRINV_1121 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_DIF_MUX_1122 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_DIG_MUX_1123 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_CLKINV_1124 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_SRINV_1125 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_DIF_MUX_1126 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_DIG_MUX_1127 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_CLKINV_1128 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_SRINV_1129 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIF_MUX_1130 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIG_MUX_1131 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_CLKINV_1132 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_SRINV_1133 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIF_MUX_1134 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIG_MUX_1135 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_CLKINV_1136 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_SRINV_1137 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIF_MUX_1138 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIG_MUX_1139 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_CLKINV_1140 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_SRINV_1141 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIF_MUX_1142 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIG_MUX_1143 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_CLKINV_1144 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_SRINV_1145 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_DIF_MUX_1146 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_DIG_MUX_1147 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_CLKINV_1148 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_SRINV_1149 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_DIF_MUX_1150 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_DIG_MUX_1151 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_CLKINV_1152 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_SRINV_1153 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIF_MUX_1154 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIG_MUX_1155 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_CLKINV_1156 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_SRINV_1157 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIF_MUX_1158 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIG_MUX_1159 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_CLKINV_1160 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_SRINV_1161 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_DIF_MUX_1162 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_DIG_MUX_1163 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_CLKINV_1164 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_SRINV_1165 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_DIF_MUX_1166 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_DIG_MUX_1167 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_CLKINV_1168 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_SRINV_1169 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIF_MUX_1170 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIG_MUX_1171 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_CLKINV_1172 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_SRINV_1173 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIF_MUX_1174 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIG_MUX_1175 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_CLKINV_1176 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_SRINV_1177 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_DIF_MUX_1178 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_DIG_MUX_1179 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_CLKINV_1180 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_SRINV_1181 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_DIF_MUX_1182 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_DIG_MUX_1183 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_CLKINV_1184 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_SRINV_1185 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIF_MUX_1186 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIG_MUX_1187 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_CLKINV_1188 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_SRINV_1189 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIF_MUX_1190 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIG_MUX_1191 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_CLKINV_1192 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_SRINV_1193 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_DIF_MUX_1194 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_DIG_MUX_1195 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_CLKINV_1196 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_SRINV_1197 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_DIF_MUX_1198 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_DIG_MUX_1199 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_CLKINV_1200 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_SRINV_1201 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_DIF_MUX_1202 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_DIG_MUX_1203 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_CLKINV_1204 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_SRINV_1205 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_DIF_MUX_1206 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_DIG_MUX_1207 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_CLKINV_1208 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_SRINV_1209 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_DIF_MUX_1210 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_DIG_MUX_1211 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_CLKINV_1212 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_SRINV_1213 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_DIF_MUX_1214 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_DIG_MUX_1215 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_CLKINV_1216 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_SRINV_1217 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIF_MUX_1218 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIG_MUX_1219 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_CLKINV_1220 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_SRINV_1221 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIF_MUX_1222 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIG_MUX_1223 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_CLKINV_1224 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_SRINV_1225 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIF_MUX_1226 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIG_MUX_1227 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_CLKINV_1228 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_SRINV_1229 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIF_MUX_1230 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIG_MUX_1231 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_CLKINV_1232 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_SRINV_1233 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIF_MUX_1234 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIG_MUX_1235 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_CLKINV_1236 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_SRINV_1237 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIF_MUX_1238 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIG_MUX_1239 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_CLKINV_1240 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_SRINV_1241 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIF_MUX_1242 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIG_MUX_1243 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_CLKINV_1244 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_SRINV_1245 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIF_MUX_1246 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIG_MUX_1247 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_CLKINV_1248 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_SRINV_1249 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIF_MUX_1250 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIG_MUX_1251 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_CLKINV_1252 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_SRINV_1253 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIF_MUX_1254 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIG_MUX_1255 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_CLKINV_1256 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_SRINV_1257 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIF_MUX_1258 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIG_MUX_1259 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_CLKINV_1260 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_SRINV_1261 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIF_MUX_1262 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIG_MUX_1263 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_CLKINV_1264 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_SRINV_1265 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIF_MUX_1266 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIG_MUX_1267 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_CLKINV_1268 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_SRINV_1269 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIF_MUX_1270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIG_MUX_1271 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_CLKINV_1272 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_SRINV_1273 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_DIF_MUX_1274 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_DIG_MUX_1275 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_CLKINV_1276 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_SRINV_1277 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_DIF_MUX_1278 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_DIG_MUX_1279 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_CLKINV_1280 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_SRINV_1281 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIF_MUX_1282 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIG_MUX_1283 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_CLKINV_1284 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_SRINV_1285 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIF_MUX_1286 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIG_MUX_1287 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_CLKINV_1288 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_SRINV_1289 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_DIF_MUX_1290 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_DIG_MUX_1291 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_CLKINV_1292 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_SRINV_1293 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_DIF_MUX_1294 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_DIG_MUX_1295 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_CLKINV_1296 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_SRINV_1297 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIF_MUX_1298 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIG_MUX_1299 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_CLKINV_1300 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_SRINV_1301 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIF_MUX_1302 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIG_MUX_1303 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_CLKINV_1304 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_SRINV_1305 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_DIF_MUX_1306 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_DIG_MUX_1307 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_CLKINV_1308 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_SRINV_1309 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_DIF_MUX_1310 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_DIG_MUX_1311 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_CLKINV_1312 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_SRINV_1313 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIF_MUX_1314 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIG_MUX_1315 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_CLKINV_1316 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_SRINV_1317 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIF_MUX_1318 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIG_MUX_1319 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_CLKINV_1320 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_SRINV_1321 : STD_LOGIC; 
  signal ddr2_dqs_n_1_DIFFO_OUT : STD_LOGIC; 
  signal ddr2_dqs_n_1_T : STD_LOGIC; 
  signal led_o_1_O : STD_LOGIC; 
  signal led_o_2_O : STD_LOGIC; 
  signal pc_data_o_0_O : STD_LOGIC; 
  signal pc_data_o_1_O : STD_LOGIC; 
  signal pc_data_o_2_O : STD_LOGIC; 
  signal pc_data_o_3_O : STD_LOGIC; 
  signal ddr2_address_0_O : STD_LOGIC; 
  signal ddr2_address_0_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_0_OUTPUT_OFF_O1INV_1322 : STD_LOGIC; 
  signal pc_data_o_4_O : STD_LOGIC; 
  signal ddr2_address_1_O : STD_LOGIC; 
  signal ddr2_address_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_1_OUTPUT_OFF_O1INV_1323 : STD_LOGIC; 
  signal pc_data_o_5_O : STD_LOGIC; 
  signal ddr2_address_2_O : STD_LOGIC; 
  signal ddr2_address_2_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_2_OUTPUT_OFF_O1INV_1324 : STD_LOGIC; 
  signal pc_data_o_6_O : STD_LOGIC; 
  signal ddr2_address_3_O : STD_LOGIC; 
  signal ddr2_address_3_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_3_OUTPUT_OFF_O1INV_1325 : STD_LOGIC; 
  signal pc_data_o_7_O : STD_LOGIC; 
  signal ddr2_address_4_O : STD_LOGIC; 
  signal ddr2_address_4_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_4_OUTPUT_OFF_O1INV_1326 : STD_LOGIC; 
  signal pc_data_o_8_O : STD_LOGIC; 
  signal ddr2_address_5_O : STD_LOGIC; 
  signal ddr2_address_5_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_5_OUTPUT_OFF_O1INV_1327 : STD_LOGIC; 
  signal pc_data_o_9_O : STD_LOGIC; 
  signal ddr2_address_6_O : STD_LOGIC; 
  signal ddr2_address_6_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_6_OUTPUT_OFF_O1INV_1328 : STD_LOGIC; 
  signal ddr2_address_7_O : STD_LOGIC; 
  signal ddr2_address_7_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_7_OUTPUT_OFF_O1INV_1329 : STD_LOGIC; 
  signal ddr2_address_8_O : STD_LOGIC; 
  signal ddr2_address_8_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_8_OUTPUT_OFF_O1INV_1330 : STD_LOGIC; 
  signal ddr2_address_9_O : STD_LOGIC; 
  signal ddr2_address_9_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_9_OUTPUT_OFF_O1INV_1331 : STD_LOGIC; 
  signal ddr2_cke_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_cke_O : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_cke_q : STD_LOGIC; 
  signal ddr2_cke_OUTPUT_OFF_O1INVNOT : STD_LOGIC; 
  signal ddr2_csb_O : STD_LOGIC; 
  signal ddr2_ODT0_O : STD_LOGIC; 
  signal ddr2_web_O : STD_LOGIC; 
  signal ddr2_web_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q : STD_LOGIC; 
  signal ddr2_web_OUTPUT_OFF_O1INV_1332 : STD_LOGIC; 
  signal led_o_0_O : STD_LOGIC; 
  signal ddr2_dq_10_T : STD_LOGIC; 
  signal ddr2_dq_10_INBUF : STD_LOGIC; 
  signal ddr2_dq_1_T : STD_LOGIC; 
  signal ddr2_dq_1_INBUF : STD_LOGIC; 
  signal pc_data_o_18_O : STD_LOGIC; 
  signal ddr2_address_11_O : STD_LOGIC; 
  signal ddr2_address_11_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_11_OUTPUT_OFF_O1INV_1333 : STD_LOGIC; 
  signal pc_data_o_19_O : STD_LOGIC; 
  signal ddr2_address_12_O : STD_LOGIC; 
  signal ddr2_address_12_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_12_OUTPUT_OFF_O1INV_1334 : STD_LOGIC; 
  signal ddr2_dq_12_T : STD_LOGIC; 
  signal ddr2_dq_12_INBUF : STD_LOGIC; 
  signal ddr2_dq_12_OUTPUT_OTCLK2INV_1335 : STD_LOGIC; 
  signal ddr2_dq_12_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal mreset_i_INBUF : STD_LOGIC; 
  signal ddr2_dq_2_T : STD_LOGIC; 
  signal ddr2_dq_2_INBUF : STD_LOGIC; 
  signal ddr2_dq_2_OUTPUT_OTCLK2INV_1336 : STD_LOGIC; 
  signal ddr2_dq_2_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dqs_1_DIFFO_OUT : STD_LOGIC; 
  signal ddr2_dqs_1_T : STD_LOGIC; 
  signal ddr2_dqs_1_INBUF : STD_LOGIC; 
  signal ddr2_dqs_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dqs_1_OUTPUT_OTCLK2INV_1337 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1 : STD_LOGIC; 
  signal ddr2_dqs_1_OUTPUT_TFF_T2INV_1338 : STD_LOGIC; 
  signal ddr2_dq_3_T : STD_LOGIC; 
  signal ddr2_dq_3_INBUF : STD_LOGIC; 
  signal ddr2_dq_3_OUTPUT_OTCLK2INV_1339 : STD_LOGIC; 
  signal ddr2_dq_3_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_13_T : STD_LOGIC; 
  signal ddr2_dq_13_INBUF : STD_LOGIC; 
  signal ddr2_dq_13_OUTPUT_OTCLK2INV_1340 : STD_LOGIC; 
  signal ddr2_dq_13_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_4_T : STD_LOGIC; 
  signal ddr2_dq_4_INBUF : STD_LOGIC; 
  signal ddr2_dq_4_OUTPUT_OTCLK2INV_1341 : STD_LOGIC; 
  signal ddr2_dq_4_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_5_T : STD_LOGIC; 
  signal ddr2_dq_5_INBUF : STD_LOGIC; 
  signal ddr2_dq_10_OUTPUT_OTCLK2INV_1342 : STD_LOGIC; 
  signal ddr2_dq_10_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_11_T : STD_LOGIC; 
  signal ddr2_dq_11_INBUF : STD_LOGIC; 
  signal ddr2_dq_11_OUTPUT_OTCLK2INV_1343 : STD_LOGIC; 
  signal ddr2_dq_11_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_0_T : STD_LOGIC; 
  signal ddr2_dq_0_INBUF : STD_LOGIC; 
  signal ddr2_dq_0_OUTPUT_OTCLK2INV_1344 : STD_LOGIC; 
  signal ddr2_dq_0_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dqs_0_DIFFO_OUT : STD_LOGIC; 
  signal ddr2_dqs_0_T : STD_LOGIC; 
  signal ddr2_dqs_0_INBUF : STD_LOGIC; 
  signal ddr2_dqs_0_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dqs_0_OUTPUT_OTCLK2INV_1345 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1 : STD_LOGIC; 
  signal ddr2_dqs_0_OUTPUT_TFF_T2INV_1346 : STD_LOGIC; 
  signal pc_data_o_10_O : STD_LOGIC; 
  signal pc_data_o_11_O : STD_LOGIC; 
  signal pc_data_o_12_O : STD_LOGIC; 
  signal pc_data_o_20_O : STD_LOGIC; 
  signal pc_data_o_13_O : STD_LOGIC; 
  signal pc_data_o_21_O : STD_LOGIC; 
  signal pc_data_o_14_O : STD_LOGIC; 
  signal pc_data_o_15_O : STD_LOGIC; 
  signal pc_data_o_16_O : STD_LOGIC; 
  signal pc_data_o_17_O : STD_LOGIC; 
  signal ddr2_address_10_O : STD_LOGIC; 
  signal ddr2_address_10_OUTPUT_OFF_O1INV_1347 : STD_LOGIC; 
  signal ddr2_address_10_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_5_OUTPUT_OTCLK2INV_1348 : STD_LOGIC; 
  signal ddr2_dq_5_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_14_T : STD_LOGIC; 
  signal ddr2_dq_14_INBUF : STD_LOGIC; 
  signal ddr2_dq_14_OUTPUT_OTCLK2INV_1349 : STD_LOGIC; 
  signal ddr2_dq_14_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal brefclk_p_i_INBUF : STD_LOGIC; 
  signal ddr2_dq_6_T : STD_LOGIC; 
  signal ddr2_dq_6_INBUF : STD_LOGIC; 
  signal ddr2_dq_6_OUTPUT_OTCLK2INV_1350 : STD_LOGIC; 
  signal ddr2_dq_6_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr_rst_dqs_div_i_INBUF : STD_LOGIC; 
  signal ddr_rst_dqs_div_o_O : STD_LOGIC; 
  signal ddr_rst_dqs_div_o_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_rst_dqs_div_int : STD_LOGIC; 
  signal ddr_rst_dqs_div_o_OUTPUT_OFF_O1INV_1351 : STD_LOGIC; 
  signal ddr2_dq_7_T : STD_LOGIC; 
  signal ddr2_dq_7_INBUF : STD_LOGIC; 
  signal ddr2_dq_7_OUTPUT_OTCLK2INV_1352 : STD_LOGIC; 
  signal ddr2_dq_7_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en : STD_LOGIC; 
  signal ddr2_dq_7_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_7_OUTPUT_TFF_TFF1_RSTAND_1353 : STD_LOGIC; 
  signal ddr2_dqs_n_0_DIFFO_OUT : STD_LOGIC; 
  signal ddr2_dqs_n_0_T : STD_LOGIC; 
  signal ddr2_casb_O : STD_LOGIC; 
  signal ddr2_casb_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_casb_q : STD_LOGIC; 
  signal ddr2_casb_OUTPUT_OFF_O1INV_1354 : STD_LOGIC; 
  signal ddr2_dq_15_T : STD_LOGIC; 
  signal ddr2_dq_15_INBUF : STD_LOGIC; 
  signal ddr2_dq_15_OUTPUT_OTCLK2INV_1355 : STD_LOGIC; 
  signal ddr2_dq_15_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_8_T : STD_LOGIC; 
  signal ddr2_dq_8_INBUF : STD_LOGIC; 
  signal ddr2_dq_8_OUTPUT_OTCLK2INV_1356 : STD_LOGIC; 
  signal ddr2_dq_8_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_9_T : STD_LOGIC; 
  signal ddr2_dq_9_INBUF : STD_LOGIC; 
  signal system_controller_inst_current_input_data_0_DXMUX_1357 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_0_F5MUX_1358 : STD_LOGIC; 
  signal system_controller_inst_N443 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_0_BXINV_1359 : STD_LOGIC; 
  signal system_controller_inst_N442 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_0_CLKINV_1360 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_DXMUX_1361 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_F5MUX_1362 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N79 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_BXINV_1363 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_rt_1364 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_SRFFMUX_1365 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CLKINV_1366 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CEINV_1367 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_DXMUX_1368 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_F5MUX_1369 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N838 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_BXINV_1370 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N837 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_SRFFMUX_1371 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CLKINV_1372 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CEINV_1373 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_F5MUX_1374 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N836 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_BXINV_1375 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N835 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_F5MUX_1376 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N830 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_BXINV_1377 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N829 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_F5MUX_1378 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N834 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_BXINV_1379 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N833 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_DXMUX_1380 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_F5MUX_1381 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N828 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_BXINV_1382 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N827 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_SRFFMUX_1383 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CLKINV_1384 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CEINV_1385 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_DXMUX_1386 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_F5MUX_1387 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N671 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_BXINV_1388 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N670 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_SRFFMUX_1389 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_DXMUX_1390 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_F5MUX_1391 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N840 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_BXINV_1392 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N839 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_SRFFMUX_1393 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CLKINV_1394 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CEINV_1395 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_DYMUX_1396 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_SRFFMUX_1397 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CEINV_1398 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_REVUSED_1399 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_DYMUX_1400 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_SRFFMUX_1401 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CEINV_1402 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DYMUX_1403 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_SRFFMUX_1404 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CLKINV_1405 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CEINV_1406 : STD_LOGIC; 
  signal ddr2_dq_9_OUTPUT_OTCLK2INV_1407 : STD_LOGIC; 
  signal ddr2_dq_9_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_rasb_O : STD_LOGIC; 
  signal ddr2_rasb_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q : STD_LOGIC; 
  signal ddr2_rasb_OUTPUT_OFF_O1INV_1408 : STD_LOGIC; 
  signal ddr2_ba_0_O : STD_LOGIC; 
  signal ddr2_ba_0_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_ba_0_OUTPUT_OFF_O1INV_1409 : STD_LOGIC; 
  signal ddr2_ba_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_ba_1_O : STD_LOGIC; 
  signal ddr2_ba_1_OUTPUT_OFF_O1INV_1410 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_S_INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_I0_INV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_S_INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_I0_INV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_S_INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_I0_INV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS3 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS4 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS5 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS6 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS7 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_PSDONE : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFX180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFX : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKDV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK2X180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK2X : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK270 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_RSTINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFB_BUF_1411 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKIN_BUF_1412 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS3 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS4 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS5 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS6 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS7 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFX180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFX : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKDV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK2X180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK2X : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK270 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK90 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_PSCLKINV_1413 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_RSTINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFB_BUF_1414 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKIN_BUF_1415 : STD_LOGIC; 
  signal clk1_for_logic_S_INVNOT : STD_LOGIC; 
  signal clk1_for_logic_I0_INV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_DXMUX_1416 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_F5MUX_1417 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N832 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_BXINV_1418 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N831 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_SRFFMUX_1419 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CLKINV_1420 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CEINV_1421 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_DXMUX_1422 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_F5MUX_1423 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N669 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_BXINV_1424 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N668 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_SRFFMUX_1425 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_DXMUX_1426 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_F5MUX_1427 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N667 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_BXINV_1428 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N666 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_SRFFMUX_1429 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_DXMUX_1430 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_F5MUX_1431 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N57 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_BXINV_1432 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_rt_1433 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_SRFFMUX_1434 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_CLKINVNOT : STD_LOGIC; 
  signal user_cmd_ack_DXMUX_1435 : STD_LOGIC; 
  signal user_cmd_ack_F5MUX_1436 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N55 : STD_LOGIC; 
  signal user_cmd_ack_BXINV_1437 : STD_LOGIC; 
  signal user_cmd_ack_G : STD_LOGIC; 
  signal user_cmd_ack_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_DXMUX_1438 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_F5MUX_1439 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_rt_1440 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_BXINV_1441 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N58 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_SRFFMUX_1442 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CEINV_1443 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_DYMUX_1444 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_SRFFMUX_1445 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_CLKINV_1446 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_CEINV_1447 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_29_DYMUX_1448 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_29_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_29_CLKINV_1449 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_DYMUX_1450 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_SRFFMUX_1451 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DYMUX_1452 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_SRFFMUX_1453 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CEINV_1454 : STD_LOGIC; 
  signal user_output_data_20_DYMUX_1455 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_20_pack_1 : STD_LOGIC; 
  signal user_output_data_20_SRFFMUX_1456 : STD_LOGIC; 
  signal user_output_data_20_CLKINV_1457 : STD_LOGIC; 
  signal user_output_data_20_CEINV_1458 : STD_LOGIC; 
  signal user_output_data_21_DYMUX_1459 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_21_pack_1 : STD_LOGIC; 
  signal user_output_data_21_SRFFMUX_1460 : STD_LOGIC; 
  signal user_output_data_21_CLKINV_1461 : STD_LOGIC; 
  signal user_output_data_21_CEINV_1462 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_DYMUX_1463 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0213_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_SRFFMUX_1464 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DXMUX_1465 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DYMUX_1466 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0215_pack_2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_SRFFMUX_1467 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_DYMUX_1468 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_SRFFMUX_1469 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_current_input_data_3_DYMUX_1470 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_3_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_3_CLKINV_1471 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_5_DYMUX_1472 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_5_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_5_CLKINV_1473 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_7_DYMUX_1474 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_7_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_7_CLKINV_1475 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_9_DYMUX_1476 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_9_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_9_CLKINV_1477 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DYMUX_1478 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_SRFFMUX_1479 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_DYMUX_1480 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_value_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_SRFFMUX_1481 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_next_state_DYMUX_1482 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_N4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_next_state_SRFFMUX_1483 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_next_state_CLKINV_1484 : STD_LOGIC; 
  signal user_output_data_6_DYMUX_1485 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_6_pack_1 : STD_LOGIC; 
  signal user_output_data_6_SRFFMUX_1486 : STD_LOGIC; 
  signal user_output_data_6_CLKINV_1487 : STD_LOGIC; 
  signal user_output_data_6_CEINV_1488 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DXMUX_1489 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_out_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DYMUX_1490 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out_pack_2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_SRFFMUX_1491 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_DYMUX_1492 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_SRFFMUX_1493 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_CLKINV_1494 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_DYMUX_1495 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_SRFFMUX_1496 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_CLKINV_1497 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_DYMUX_1498 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_SRFFMUX_1499 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_CLKINV_1500 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_1_DYMUX_1501 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_1_SRFFMUX_1502 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DYMUX_1503 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_SRFFMUX_1504 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CEINV_1505 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_DYMUX_1506 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_SRFFMUX_1507 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_CLKINV_1508 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_DYMUX_1509 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_SRFFMUX_1510 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_DYMUX_1511 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_SRFFMUX_1512 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_DYMUX_1513 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_SRFFMUX_1514 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_DYMUX_1515 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_SRFFMUX_1516 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_DYMUX_1517 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_SRFFMUX_1518 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_12_DYMUX_1519 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_12_DIG_MUX_1520 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_12_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_12_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_15_DYMUX_1521 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_15_DIG_MUX_1522 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_15_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_15_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_DYMUX_1523 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0217_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_SRFFMUX_1524 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DXMUX_1525 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DYMUX_1526 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0200_pack_2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_SRFFMUX_1527 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal led_o_1_OBUF_DYMUX_1528 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0008_pack_1 : STD_LOGIC; 
  signal led_o_1_OBUF_SRFFMUX_1529 : STD_LOGIC; 
  signal led_o_1_OBUF_CLKINV_1530 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_1_DYMUX_1531 : STD_LOGIC; 
  signal system_controller_inst_n0052_1_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_1_CLKINV_1532 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_2_DYMUX_1533 : STD_LOGIC; 
  signal system_controller_inst_n0052_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_2_CLKINV_1534 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_DYMUX_1535 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0031_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_SRFFMUX_1536 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd3_DYMUX_1537 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd3_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd3_CLKINV_1538 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_DYMUX_1539 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_CLKINV_1540 : STD_LOGIC; 
  signal system_controller_inst_test_data_0_DYMUX_1541 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_0_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_0_CLKINV_1542 : STD_LOGIC; 
  signal system_controller_inst_test_data_1_DYMUX_1543 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_1_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_1_CLKINV_1544 : STD_LOGIC; 
  signal system_controller_inst_test_data_2_DYMUX_1545 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_2_CLKINV_1546 : STD_LOGIC; 
  signal system_controller_inst_test_data_4_DYMUX_1547 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_4_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_4_CLKINV_1548 : STD_LOGIC; 
  signal system_controller_inst_test_data_7_DYMUX_1549 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_7_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_7_CLKINV_1550 : STD_LOGIC; 
  signal system_controller_inst_test_data_8_DYMUX_1551 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_8_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_8_CLKINV_1552 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_DYMUX_1553 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_SRFFMUX_1554 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CLKINV_1555 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CEINV_1556 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_1_DYMUX_1557 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_1_SRFFMUX_1558 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_1_CLKINV_1559 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_1_CEINV_1560 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_DYMUX_1561 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_SRFFMUX_1562 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_CLKINV_1563 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_CEINV_1564 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_DYMUX_1565 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_SRFFMUX_1566 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_CLKINV_1567 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_CEINV_1568 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_DYMUX_1569 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_SRFFMUX_1570 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CLKINV_1571 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CEINV_1572 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_DYMUX_1573 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_SRFFMUX_1574 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CLKINV_1575 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CEINV_1576 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DYMUX_1577 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DIG_MUX_1578 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_CLKINV_1579 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DYMUX_1580 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DIG_MUX_1581 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_CLKINV_1582 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_2_DYMUX_1583 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_2_SRFFMUX_1584 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_2_CLKINV_1585 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_2_CEINV_1586 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_DYMUX_1587 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_SRFFMUX_1588 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CLKINV_1589 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CEINV_1590 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_DYMUX_1591 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_SRFFMUX_1592 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_DXMUX_1593 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N824_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_SRFFMUX_1594 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CLKINV_1595 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CEINV_1596 : STD_LOGIC; 
  signal user_command_register_2_DYMUX_1597 : STD_LOGIC; 
  signal user_command_register_2_CLKINV_1598 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_6_1_1599 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map226 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N370 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_DXMUX_1600 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_SRFFMUX_1601 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CLKINV_1602 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CEINV_1603 : STD_LOGIC; 
  signal user_input_data_7_DYMUX_1604 : STD_LOGIC; 
  signal user_input_data_7_CLKINV_1605 : STD_LOGIC; 
  signal user_input_data_7_CEINV_1606 : STD_LOGIC; 
  signal user_input_data_9_DYMUX_1607 : STD_LOGIC; 
  signal user_input_data_9_CLKINV_1608 : STD_LOGIC; 
  signal user_input_data_9_CEINV_1609 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_DYMUX_1610 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_SRFFMUX_1611 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_DXMUX_1612 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0002_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_SRFFMUX_1613 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_CLKINV_1614 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_DYMUX_1615 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_SRFFMUX_1616 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_CLKINV_1617 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_10_DXMUX_1618 : STD_LOGIC; 
  signal system_controller_inst_n0052_10_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N51_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_10_CLKINV_1619 : STD_LOGIC; 
  signal system_controller_inst_test_data_3_DXMUX_1620 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_3_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N61_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_3_CLKINV_1621 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_10_DXMUX_1622 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_10_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N71_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_10_CLKINV_1623 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_DYMUX_1624 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_SRFFMUX_1625 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_DYMUX_1626 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_SRFFMUX_1627 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_DYMUX_1628 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_SRFFMUX_1629 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_14_DYMUX_1630 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_14_SRFFMUX_1631 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_14_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_15_DYMUX_1632 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_15_SRFFMUX_1633 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_15_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_17_DYMUX_1634 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_17_SRFFMUX_1635 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_17_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90_DXMUX_1636 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90_CLKINV_1637 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_DXMUX_1638 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map100_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_SRFFMUX_1639 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CLKINV_1640 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CEINV_1641 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_DYMUX_1642 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_SRFFMUX_1643 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_CLKINV_1644 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_1_DYMUX_1645 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_1_SRFFMUX_1646 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_1_CLKINV_1647 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N38 : STD_LOGIC; 
  signal init_val_DXMUX_1648 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_DONE_value_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N51_pack_1 : STD_LOGIC; 
  signal init_val_SRFFMUX_1649 : STD_LOGIC; 
  signal init_val_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_N12 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_DXMUX_1650 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0322_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_SRFFMUX_1651 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_DYMUX_1652 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_SRFFMUX_1653 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CEINV_1654 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N131_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0020 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0021 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DXMUX_1655 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N29_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_SRFFMUX_1656 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0017 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_DXMUX_1657 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_SRFFMUX_1658 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_CLKINV_1659 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_DYMUX_1660 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_SRFFMUX_1661 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N634 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst180_r_DYMUX_1662 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst180_r_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_DXMUX_1663 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N822_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_SRFFMUX_1664 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CLKINV_1665 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CEINV_1666 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd6_DXMUX_1667 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd6_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N310_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd6_CLKINV_1668 : STD_LOGIC; 
  signal system_controller_inst_loop_count_2_DXMUX_1669 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N62_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_2_CLKINV_1670 : STD_LOGIC; 
  signal system_controller_inst_loop_count_11_DXMUX_1671 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_11_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N72_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_11_CLKINV_1672 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_1673 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_DXMUX_1674 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N279_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_SRFFMUX_1675 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_CLKINV_1676 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0202 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0210 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_DXMUX_1677 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_SRFFMUX_1678 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_CLKINV_1679 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0243 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0235 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0244 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N13_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0181_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_DXMUX_1680 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_SRFFMUX_1681 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CLKINV_1682 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CEINV_1683 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0247 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N15_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_DXMUX_1684 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0088_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N175_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_SRFFMUX_1685 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CLKINV_1686 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CEINV_1687 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_DXMUX_1688 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_SRFFMUX_1689 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CLKINV_1690 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CEINV_1691 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DXMUX_1692 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0268_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_SRFFMUX_1693 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0283 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N614_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_initialize_memory : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay3 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N257 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map379 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N660_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_DXMUX_1694 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_SRFFMUX_1695 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CLKINV_1696 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CEINV_1697 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_DXMUX_1698 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_SRFFMUX_1699 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CLKINV_1700 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CEINV_1701 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_delay_sel_4_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N105 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_0_DYMUX_1702 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_0_CLKINV_1703 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_1_DYMUX_1704 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_1_CLKINV_1705 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_2_DYMUX_1706 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_2_CLKINV_1707 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_7_DYMUX_1708 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_7_SRFFMUX_1709 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N650 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_8_DYMUX_1710 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_8_SRFFMUX_1711 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_9_DYMUX_1712 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_9_SRFFMUX_1713 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_9_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_DXMUX_1714 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N171_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_SRFFMUX_1715 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N501 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_DXMUX_1716 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N73_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N35_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_SRFFMUX_1717 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_3_DYMUX_1718 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_3_SRFFMUX_1719 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_3_CLKINV_1720 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_3_CEINV_1721 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_DXMUX_1722 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N63_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_SRFFMUX_1723 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map325 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map624 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N65_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_DXMUX_1724 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_value_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_SRFFMUX_1725 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_DXMUX_1726 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N816_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_SRFFMUX_1727 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CLKINV_1728 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CEINV_1729 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_DXMUX_1730 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map250_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_SRFFMUX_1731 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N551 : STD_LOGIC; 
  signal system_controller_inst_Ker01_map674 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst90_1_DYMUX_1732 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst90_1_SRFFMUX_1733 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst90_1_CLKINV_1734 : STD_LOGIC; 
  signal system_controller_inst_Ker91_map740 : STD_LOGIC; 
  signal system_controller_inst_N151_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_DXMUX_1735 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N658_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_SRFFMUX_1736 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_DYMUX_1737 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_SRFFMUX_1738 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_DYMUX_1739 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_SRFFMUX_1740 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_loop_count_0_DXMUX_1741 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_0_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N434_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_0_CLKINV_1742 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset_r_DYMUX_1743 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset_r_CLKINV_1744 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N646 : STD_LOGIC; 
  signal system_controller_inst_Ker91_map737 : STD_LOGIC; 
  signal system_controller_inst_Ker91_map728_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_DYMUX_1745 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst180_1_DYMUX_1746 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst180_1_SRFFMUX_1747 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst180_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_DYMUX_1748 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_SRFFMUX_1749 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_1_DYMUX_1750 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_1_SRFFMUX_1751 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_1_CLKINV_1752 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N448 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N441_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_8_DYMUX_1753 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_8_CLKINV_1754 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n02951_2_1755 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_1756 : STD_LOGIC; 
  signal auto_ref_req_DXMUX_1757 : STD_LOGIC; 
  signal auto_ref_req_REVUSED_1758 : STD_LOGIC; 
  signal auto_ref_req_SRFFMUX_1759 : STD_LOGIC; 
  signal auto_ref_req_CLKINVNOT : STD_LOGIC; 
  signal auto_ref_req_CEINV_1760 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_DXMUX_1761 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_SRFFMUX_1762 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CLKINV_1763 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CEINV_1764 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_DXMUX_1765 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_SRFFMUX_1766 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CLKINV_1767 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CEINV_1768 : STD_LOGIC; 
  signal system_controller_inst_test_data_26_DXMUX_1769 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_26_pack_1 : STD_LOGIC; 
  signal system_controller_inst_Ker62_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_26_CLKINV_1770 : STD_LOGIC; 
  signal system_controller_inst_test_data_19_DXMUX_1771 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_19_pack_1 : STD_LOGIC; 
  signal system_controller_inst_Ker621_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_19_CLKINV_1772 : STD_LOGIC; 
  signal system_controller_inst_N91 : STD_LOGIC; 
  signal system_controller_inst_n0074_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_10_DXMUX_1773 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_10_pack_1 : STD_LOGIC; 
  signal system_controller_inst_Ker622_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_10_CLKINV_1774 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N664_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_o_DYMUX_1775 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_o_SRFFMUX_1776 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_o_CLKINV_1777 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_1778 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_DYMUX_1779 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_SRFFMUX_1780 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_CLKINV_1781 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map502 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map501_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_DXMUX_1782 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_SRFFMUX_1783 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CEINV_1784 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0381_1785 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_6_DYMUX_1786 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_6_SRFFMUX_1787 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_DXMUX_1788 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_SRFFMUX_1789 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_CLKINV_1790 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_7_DYMUX_1791 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_7_SRFFMUX_1792 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_9_DYMUX_1793 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_9_SRFFMUX_1794 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_9_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map598 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map588_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_DXMUX_1795 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_SRFFMUX_1796 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_DXMUX_1797 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N25_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_SRFFMUX_1798 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_DXMUX_1799 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N26_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_SRFFMUX_1800 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DXMUX_1801 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N191_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_SRFFMUX_1802 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CEINV_1803 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_DYMUX_1804 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_SRFFMUX_1805 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_DYMUX_1806 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_SRFFMUX_1807 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_DYMUX_1808 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_SRFFMUX_1809 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_DYMUX_1810 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_SRFFMUX_1811 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_CLKINV_1812 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_DXMUX_1813 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_SRFFMUX_1814 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_CLKINV_1815 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_rst_calib_DYMUX_1816 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_rst_calib_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_DXMUX_1817 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N48_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_SRFFMUX_1818 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_DYMUX_1819 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_SRFFMUX_1820 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_current_input_data_1_DXMUX_1821 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_1_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N0_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_1_CLKINV_1822 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_DYMUX_1823 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_SRFFMUX_1824 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_divRst : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N461 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_5_DYMUX_1825 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_5_SRFFMUX_1826 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_DYMUX_1827 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_SRFFMUX_1828 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_DXMUX_1829 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N241_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_SRFFMUX_1830 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map81 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_DXMUX_1831 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0076_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N406_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_SRFFMUX_1832 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CLKINV_1833 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CEINV_1834 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_DXMUX_1835 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_SRFFMUX_1836 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CLKINV_1837 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CEINV_1838 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_DXMUX_1839 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map330_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_SRFFMUX_1840 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_1_DYMUX_1841 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_1_SRFFMUX_1842 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_DXMUX_1843 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_REVUSED_1844 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_SRFFMUX_1845 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CEINV_1846 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_1_DYMUX_1847 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_1_SRFFMUX_1848 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_DXMUX_1849 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_SRFFMUX_1850 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_CLKINV_1851 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_DXMUX_1852 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CLKINV_1853 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map486 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_n0011 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0081_1854 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map580 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N12 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_DXMUX_1855 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_SRFFMUX_1856 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CLKINV_1857 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CEINV_1858 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_DYMUX_1859 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_SRFFMUX_1860 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_CLKINV_1861 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_o_DYMUX_1862 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_o_SRFFMUX_1863 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_o_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_DXMUX_1864 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_SRFFMUX_1865 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CLKINV_1866 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CEINV_1867 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_o_DYMUX_1868 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_o_SRFFMUX_1869 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_o_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_1870 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_DYMUX_1871 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_CLKINV_1872 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map514 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0250_1873 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N192_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hexClk : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd8_DXMUX_1874 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd8_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd8_In_map574_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd8_CLKINV_1875 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_DYMUX_1876 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_SRFFMUX_1877 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_CLKINV_1878 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay3 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_DXMUX_1879 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_SRFFMUX_1880 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CLKINV_1881 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CEINV_1882 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_0_DYMUX_1883 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_DYMUX_1884 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_SRFFMUX_1885 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3_DYMUX_1886 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3_SRFFMUX_1887 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3_CLKINV_1888 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3_CEINV_1889 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_DYMUX_1890 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_CLKINV_1891 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_DYMUX_1892 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_SRFFMUX_1893 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_TP_port_0_DYMUX_1894 : STD_LOGIC; 
  signal system_controller_inst_TP_port_0_CLKINV_1895 : STD_LOGIC; 
  signal system_controller_inst_TP_port_0_CEINV_1896 : STD_LOGIC; 
  signal system_controller_inst_TP_port_11_DYMUX_1897 : STD_LOGIC; 
  signal system_controller_inst_TP_port_11_CLKINV_1898 : STD_LOGIC; 
  signal system_controller_inst_TP_port_11_CEINV_1899 : STD_LOGIC; 
  signal system_controller_inst_TP_port_20_DYMUX_1900 : STD_LOGIC; 
  signal system_controller_inst_TP_port_20_CLKINV_1901 : STD_LOGIC; 
  signal system_controller_inst_TP_port_20_CEINV_1902 : STD_LOGIC; 
  signal system_controller_inst_TP_port_4_DYMUX_1903 : STD_LOGIC; 
  signal system_controller_inst_TP_port_4_CLKINV_1904 : STD_LOGIC; 
  signal system_controller_inst_TP_port_4_CEINV_1905 : STD_LOGIC; 
  signal system_controller_inst_TP_port_21_DYMUX_1906 : STD_LOGIC; 
  signal system_controller_inst_TP_port_21_CLKINV_1907 : STD_LOGIC; 
  signal system_controller_inst_TP_port_21_CEINV_1908 : STD_LOGIC; 
  signal system_controller_inst_TP_port_13_DYMUX_1909 : STD_LOGIC; 
  signal system_controller_inst_TP_port_13_CLKINV_1910 : STD_LOGIC; 
  signal system_controller_inst_TP_port_13_CEINV_1911 : STD_LOGIC; 
  signal system_controller_inst_TP_port_6_DYMUX_1912 : STD_LOGIC; 
  signal system_controller_inst_TP_port_6_CLKINV_1913 : STD_LOGIC; 
  signal system_controller_inst_TP_port_6_CEINV_1914 : STD_LOGIC; 
  signal system_controller_inst_TP_port_15_DYMUX_1915 : STD_LOGIC; 
  signal system_controller_inst_TP_port_15_CLKINV_1916 : STD_LOGIC; 
  signal system_controller_inst_TP_port_15_CEINV_1917 : STD_LOGIC; 
  signal system_controller_inst_TP_port_7_DYMUX_1918 : STD_LOGIC; 
  signal system_controller_inst_TP_port_7_CLKINV_1919 : STD_LOGIC; 
  signal system_controller_inst_TP_port_7_CEINV_1920 : STD_LOGIC; 
  signal system_controller_inst_TP_port_8_DYMUX_1921 : STD_LOGIC; 
  signal system_controller_inst_TP_port_8_CLKINV_1922 : STD_LOGIC; 
  signal system_controller_inst_TP_port_8_CEINV_1923 : STD_LOGIC; 
  signal system_controller_inst_TP_port_17_DYMUX_1924 : STD_LOGIC; 
  signal system_controller_inst_TP_port_17_CLKINV_1925 : STD_LOGIC; 
  signal system_controller_inst_TP_port_17_CEINV_1926 : STD_LOGIC; 
  signal system_controller_inst_TP_port_9_DYMUX_1927 : STD_LOGIC; 
  signal system_controller_inst_TP_port_9_CLKINV_1928 : STD_LOGIC; 
  signal system_controller_inst_TP_port_9_CEINV_1929 : STD_LOGIC; 
  signal system_controller_inst_TP_port_18_DYMUX_1930 : STD_LOGIC; 
  signal system_controller_inst_TP_port_18_CLKINV_1931 : STD_LOGIC; 
  signal system_controller_inst_TP_port_18_CEINV_1932 : STD_LOGIC; 
  signal system_controller_inst_TP_port_19_DYMUX_1933 : STD_LOGIC; 
  signal system_controller_inst_TP_port_19_CLKINV_1934 : STD_LOGIC; 
  signal system_controller_inst_TP_port_19_CEINV_1935 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map620 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map611_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_DXMUX_1936 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N571_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_SRFFMUX_1937 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_DXMUX_1938 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_SRFFMUX_1939 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CLKINV_1940 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CEINV_1941 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_DYMUX_1942 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_Ker01_map672 : STD_LOGIC; 
  signal system_controller_inst_n0036_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_DYMUX_1943 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_CLKINV_1944 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_DXMUX_1945 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map622_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_SRFFMUX_1946 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_DYMUX_1947 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_SRFFMUX_1948 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_CLKINV_1949 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_CEINV_1950 : STD_LOGIC; 
  signal system_controller_inst_n0079 : STD_LOGIC; 
  signal user_config_register2_9_DYMUX_1951 : STD_LOGIC; 
  signal user_config_register2_9_CLKINV_1952 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_DXMUX_1953 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N268_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_SRFFMUX_1954 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_CLKINVNOT : STD_LOGIC; 
  signal user_config_register2_7_DYMUX_1955 : STD_LOGIC; 
  signal user_config_register2_7_CLKINV_1956 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_DYMUX_1957 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_SRFFMUX_1958 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_TP1_DYMUX_1959 : STD_LOGIC; 
  signal system_controller_inst_TP1_CLKINV_1960 : STD_LOGIC; 
  signal system_controller_inst_TP1_CEINV_1961 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_DXMUX_1962 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N820_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_SRFFMUX_1963 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CLKINV_1964 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CEINV_1965 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_DYMUX_1966 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_SRFFMUX_1967 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_CLKINV_1968 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N793_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N642 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_map194 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_DXMUX_1969 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N208_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_SRFFMUX_1970 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_DXMUX_1971 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N818_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_SRFFMUX_1972 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CLKINV_1973 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CEINV_1974 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1975 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_DXMUX_1976 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_SRFFMUX_1977 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CLKINV_1978 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CEINV_1979 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_DXMUX_1980 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_SRFFMUX_1981 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_CLKINV_1982 : STD_LOGIC; 
  signal system_controller_inst_TP_port_1_DXMUX_1983 : STD_LOGIC; 
  signal system_controller_inst_TP_port_1_DYMUX_1984 : STD_LOGIC; 
  signal system_controller_inst_TP_port_1_SRFFMUX_1985 : STD_LOGIC; 
  signal system_controller_inst_TP_port_1_CLKINV_1986 : STD_LOGIC; 
  signal system_controller_inst_TP_port_1_CEINV_1987 : STD_LOGIC; 
  signal system_controller_inst_TP_port_2_DXMUX_1988 : STD_LOGIC; 
  signal system_controller_inst_TP_port_2_DYMUX_1989 : STD_LOGIC; 
  signal system_controller_inst_TP_port_2_SRFFMUX_1990 : STD_LOGIC; 
  signal system_controller_inst_TP_port_2_CLKINV_1991 : STD_LOGIC; 
  signal system_controller_inst_TP_port_2_CEINV_1992 : STD_LOGIC; 
  signal system_controller_inst_TP_port_10_DXMUX_1993 : STD_LOGIC; 
  signal system_controller_inst_TP_port_10_DYMUX_1994 : STD_LOGIC; 
  signal system_controller_inst_TP_port_10_SRFFMUX_1995 : STD_LOGIC; 
  signal system_controller_inst_TP_port_10_CLKINV_1996 : STD_LOGIC; 
  signal system_controller_inst_TP_port_10_CEINV_1997 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_DXMUX_1998 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_8_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_DYMUX_1999 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_9_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_SRFFMUX_2000 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_DXMUX_2001 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_DYMUX_2002 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_SRFFMUX_2003 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_DXMUX_2004 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map336 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_SRFFMUX_2005 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_DXMUX_2006 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_DYMUX_2007 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_SRFFMUX_2008 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DXMUX_2009 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_10_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DYMUX_2010 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_11_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_SRFFMUX_2011 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DXMUX_2012 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DYMUX_2013 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_SRFFMUX_2014 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_TP_port_12_DXMUX_2015 : STD_LOGIC; 
  signal system_controller_inst_TP_port_12_DYMUX_2016 : STD_LOGIC; 
  signal system_controller_inst_TP_port_12_SRFFMUX_2017 : STD_LOGIC; 
  signal system_controller_inst_TP_port_12_CLKINV_2018 : STD_LOGIC; 
  signal system_controller_inst_TP_port_12_CEINV_2019 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DXMUX_2020 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DYMUX_2021 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_SRFFMUX_2022 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CEINV_2023 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_DYMUX_2024 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N19_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_SRFFMUX_2025 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_CEINV_2026 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5_DXMUX_2027 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N648 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5_SRFFMUX_2028 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5_CEINV_2029 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DXMUX_2030 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DYMUX_2031 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_SRFFMUX_2032 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_2033 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N644 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N106 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N108 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DXMUX_2034 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DYMUX_2035 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_SRFFMUX_2036 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CLKINV_2037 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CEINV_2038 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DXMUX_2039 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DYMUX_2040 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_SRFFMUX_2041 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CLKINV_2042 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CEINV_2043 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DXMUX_2044 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DYMUX_2045 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_SRFFMUX_2046 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CLKINV_2047 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CEINV_2048 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DXMUX_2049 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N276 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DYMUX_2050 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_2051 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_SRFFMUX_2052 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CLKINV_2053 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CEINV_2054 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DXMUX_2055 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DYMUX_2056 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_SRFFMUX_2057 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CLKINV_2058 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CEINV_2059 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DXMUX_2060 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DYMUX_2061 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_SRFFMUX_2062 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CLKINV_2063 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CEINV_2064 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DXMUX_2065 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DYMUX_2066 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_SRFFMUX_2067 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CLKINV_2068 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CEINV_2069 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N617 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N647 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DXMUX_2070 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DYMUX_2071 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_SRFFMUX_2072 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CLKINV_2073 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CEINV_2074 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_DXMUX_2075 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N590 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_SRFFMUX_2076 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CLKINV_2077 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CEINV_2078 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_DXMUX_2079 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_DYMUX_2080 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_SRFFMUX_2081 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CLKINV_2082 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CEINV_2083 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_DXMUX_2084 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_DYMUX_2085 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_SRFFMUX_2086 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CLKINV_2087 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CEINV_2088 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DXMUX_2089 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DYMUX_2090 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_SRFFMUX_2091 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CLKINV_2092 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CEINV_2093 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_DXMUX_2094 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_DYMUX_2095 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_SRFFMUX_2096 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CLKINV_2097 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CEINV_2098 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DXMUX_2099 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_42_2_2100 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DYMUX_2101 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N130_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_SRFFMUX_2102 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CLKINV_2103 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CEINV_2104 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DXMUX_2105 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DYMUX_2106 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_SRFFMUX_2107 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CLKINV_2108 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CEINV_2109 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DXMUX_2110 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DYMUX_2111 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_SRFFMUX_2112 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CLKINV_2113 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CEINV_2114 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DXMUX_2115 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_2116 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DYMUX_2117 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_42_1_2118 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_SRFFMUX_2119 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CLKINV_2120 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CEINV_2121 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DXMUX_2122 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DYMUX_2123 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_SRFFMUX_2124 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CLKINV_2125 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CEINV_2126 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DXMUX_2127 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DYMUX_2128 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_SRFFMUX_2129 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CLKINV_2130 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CEINV_2131 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DXMUX_2132 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DYMUX_2133 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_SRFFMUX_2134 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CLKINV_2135 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CEINV_2136 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DXMUX_2137 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DYMUX_2138 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_SRFFMUX_2139 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CLKINV_2140 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CEINV_2141 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_DXMUX_2142 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_DYMUX_2143 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_SRFFMUX_2144 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CLKINV_2145 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CEINV_2146 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DXMUX_2147 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DYMUX_2148 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N806_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_SRFFMUX_2149 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CLKINV_2150 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CEINV_2151 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_DXMUX_2152 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N814 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_DYMUX_2153 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N305 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_SRFFMUX_2154 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CLKINV_2155 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CEINV_2156 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_DXMUX_2157 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_DYMUX_2158 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N315 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_SRFFMUX_2159 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CLKINV_2160 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CEINV_2161 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_DXMUX_2162 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_DYMUX_2163 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_SRFFMUX_2164 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_CLKINV_2165 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_CEINV_2166 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DXMUX_2167 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DYMUX_2168 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_SRFFMUX_2169 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CLKINV_2170 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CEINV_2171 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_DXMUX_2172 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N709 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_SRFFMUX_2173 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CLKINV_2174 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CEINV_2175 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_DXMUX_2176 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N766 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_SRFFMUX_2177 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_CLKINV_2178 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_CEINV_2179 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DXMUX_2180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DYMUX_2181 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_SRFFMUX_2182 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CLKINV_2183 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CEINV_2184 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DXMUX_2185 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DYMUX_2186 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_SRFFMUX_2187 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CLKINV_2188 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CEINV_2189 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_DXMUX_2190 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_SRFFMUX_2191 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_CLKINV_2192 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_2193 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_REVUSED_2194 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_DYMUX_2195 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_SRFFMUX_2196 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_CLKINV_2197 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map619 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_DYMUX_2198 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_SRFFMUX_2199 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N674 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_DXMUX_2200 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_SRFFMUX_2201 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CLKINV_2202 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CEINV_2203 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_DXMUX_2204 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_DYMUX_2205 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_SRFFMUX_2206 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CLKINV_2207 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CEINV_2208 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DXMUX_2209 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DYMUX_2210 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_SRFFMUX_2211 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CLKINV_2212 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CEINV_2213 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_DXMUX_2214 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_DYMUX_2215 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_SRFFMUX_2216 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CLKINV_2217 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CEINV_2218 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_DXMUX_2219 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N736 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_SRFFMUX_2220 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CLKINV_2221 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CEINV_2222 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_DXMUX_2223 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_SRFFMUX_2224 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CLKINV_2225 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CEINV_2226 : STD_LOGIC; 
  signal user_output_data_2_DXMUX_2227 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_2_pack_1 : STD_LOGIC; 
  signal user_output_data_2_DYMUX_2228 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_5_pack_1 : STD_LOGIC; 
  signal user_output_data_2_SRFFMUX_2229 : STD_LOGIC; 
  signal user_output_data_2_CLKINV_2230 : STD_LOGIC; 
  signal user_output_data_2_CEINV_2231 : STD_LOGIC; 
  signal user_output_data_0_DXMUX_2232 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_0_pack_1 : STD_LOGIC; 
  signal user_output_data_0_DYMUX_2233 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_1_pack_1 : STD_LOGIC; 
  signal user_output_data_0_SRFFMUX_2234 : STD_LOGIC; 
  signal user_output_data_0_CLKINV_2235 : STD_LOGIC; 
  signal user_output_data_0_CEINV_2236 : STD_LOGIC; 
  signal user_output_data_11_DXMUX_2237 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_11_pack_1 : STD_LOGIC; 
  signal user_output_data_11_DYMUX_2238 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_12_pack_1 : STD_LOGIC; 
  signal user_output_data_11_SRFFMUX_2239 : STD_LOGIC; 
  signal user_output_data_11_CLKINV_2240 : STD_LOGIC; 
  signal user_output_data_11_CEINV_2241 : STD_LOGIC; 
  signal user_output_data_13_DXMUX_2242 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_13_pack_1 : STD_LOGIC; 
  signal user_output_data_13_DYMUX_2243 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_14_pack_1 : STD_LOGIC; 
  signal user_output_data_13_SRFFMUX_2244 : STD_LOGIC; 
  signal user_output_data_13_CLKINV_2245 : STD_LOGIC; 
  signal user_output_data_13_CEINV_2246 : STD_LOGIC; 
  signal user_output_data_24_DXMUX_2247 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_24_pack_1 : STD_LOGIC; 
  signal user_output_data_24_DYMUX_2248 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_25_pack_1 : STD_LOGIC; 
  signal user_output_data_24_SRFFMUX_2249 : STD_LOGIC; 
  signal user_output_data_24_CLKINV_2250 : STD_LOGIC; 
  signal user_output_data_24_CEINV_2251 : STD_LOGIC; 
  signal user_output_data_22_DXMUX_2252 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_22_pack_1 : STD_LOGIC; 
  signal user_output_data_22_DYMUX_2253 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_18_pack_1 : STD_LOGIC; 
  signal user_output_data_22_SRFFMUX_2254 : STD_LOGIC; 
  signal user_output_data_22_CLKINV_2255 : STD_LOGIC; 
  signal user_output_data_22_CEINV_2256 : STD_LOGIC; 
  signal user_output_data_23_DXMUX_2257 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_23_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_pack_1 : STD_LOGIC; 
  signal user_output_data_23_SRFFMUX_2258 : STD_LOGIC; 
  signal user_output_data_23_CLKINV_2259 : STD_LOGIC; 
  signal user_output_data_23_CEINV_2260 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N432 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194 : STD_LOGIC; 
  signal user_output_data_3_DXMUX_2261 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_3_pack_1 : STD_LOGIC; 
  signal user_output_data_3_DYMUX_2262 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_4_pack_1 : STD_LOGIC; 
  signal user_output_data_3_SRFFMUX_2263 : STD_LOGIC; 
  signal user_output_data_3_CLKINV_2264 : STD_LOGIC; 
  signal user_output_data_3_CEINV_2265 : STD_LOGIC; 
  signal user_output_data_10_DXMUX_2266 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_10_pack_1 : STD_LOGIC; 
  signal user_output_data_10_DYMUX_2267 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_15_pack_1 : STD_LOGIC; 
  signal user_output_data_10_SRFFMUX_2268 : STD_LOGIC; 
  signal user_output_data_10_CLKINV_2269 : STD_LOGIC; 
  signal user_output_data_10_CEINV_2270 : STD_LOGIC; 
  signal user_output_data_31_DXMUX_2271 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_31_pack_1 : STD_LOGIC; 
  signal user_output_data_31_DYMUX_2272 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_8_pack_1 : STD_LOGIC; 
  signal user_output_data_31_SRFFMUX_2273 : STD_LOGIC; 
  signal user_output_data_31_CLKINV_2274 : STD_LOGIC; 
  signal user_output_data_31_CEINV_2275 : STD_LOGIC; 
  signal user_output_data_27_DXMUX_2276 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_27_pack_1 : STD_LOGIC; 
  signal user_output_data_27_DYMUX_2277 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_28_pack_1 : STD_LOGIC; 
  signal user_output_data_27_SRFFMUX_2278 : STD_LOGIC; 
  signal user_output_data_27_CLKINV_2279 : STD_LOGIC; 
  signal user_output_data_27_CEINV_2280 : STD_LOGIC; 
  signal user_output_data_30_DXMUX_2281 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_30_pack_1 : STD_LOGIC; 
  signal user_output_data_30_DYMUX_2282 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_29_pack_1 : STD_LOGIC; 
  signal user_output_data_30_SRFFMUX_2283 : STD_LOGIC; 
  signal user_output_data_30_CLKINV_2284 : STD_LOGIC; 
  signal user_output_data_30_CEINV_2285 : STD_LOGIC; 
  signal user_output_data_26_DXMUX_2286 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_26_pack_1 : STD_LOGIC; 
  signal user_output_data_26_DYMUX_2287 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_7_pack_1 : STD_LOGIC; 
  signal user_output_data_26_SRFFMUX_2288 : STD_LOGIC; 
  signal user_output_data_26_CLKINV_2289 : STD_LOGIC; 
  signal user_output_data_26_CEINV_2290 : STD_LOGIC; 
  signal user_output_data_19_DXMUX_2291 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_19_pack_1 : STD_LOGIC; 
  signal user_output_data_19_DYMUX_2292 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_9_pack_1 : STD_LOGIC; 
  signal user_output_data_19_SRFFMUX_2293 : STD_LOGIC; 
  signal user_output_data_19_CLKINV_2294 : STD_LOGIC; 
  signal user_output_data_19_CEINV_2295 : STD_LOGIC; 
  signal user_output_data_16_DXMUX_2296 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_16_pack_1 : STD_LOGIC; 
  signal user_output_data_16_DYMUX_2297 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_17_pack_1 : STD_LOGIC; 
  signal user_output_data_16_SRFFMUX_2298 : STD_LOGIC; 
  signal user_output_data_16_CLKINV_2299 : STD_LOGIC; 
  signal user_output_data_16_CEINV_2300 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_DXMUX_2301 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_DYMUX_2302 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_SRFFMUX_2303 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_CLKINV_2304 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_DXMUX_2305 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0072_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_SRFFMUX_2306 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CLKINV_2307 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CEINV_2308 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_1_DXMUX_2309 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_2310 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_1_SRFFMUX_2311 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map507 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map596 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N418 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N423 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_DXMUX_2312 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map601 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_SRFFMUX_2313 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0213 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0198 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_DYMUX_2314 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_SRFFMUX_2315 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CLKINV_2316 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CEINV_2317 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0217 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_DYMUX_2318 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_SRFFMUX_2319 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CLKINV_2320 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CEINV_2321 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_DXMUX_2322 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_DYMUX_2323 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_SRFFMUX_2324 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_CLKINV_2325 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DXMUX_2326 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DYMUX_2327 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_SRFFMUX_2328 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_CLKINV_2329 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N371 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N59 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N01 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map85 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DXMUX_2330 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DYMUX_2331 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd_in_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_SRFFMUX_2332 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CEINV_2333 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map244 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_DYMUX_2334 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_SRFFMUX_2335 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CLKINV_2336 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CEINV_2337 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0215 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_DYMUX_2338 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_SRFFMUX_2339 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CLKINV_2340 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CEINV_2341 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_DXMUX_2342 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0083_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map91 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_SRFFMUX_2343 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CLKINV_2344 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CEINV_2345 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_DXMUX_2346 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N367 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_REVUSED_2347 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N69_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_SRFFMUX_2348 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CEINV_2349 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_DXMUX_2350 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_value_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N374 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_SRFFMUX_2351 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DXMUX_2352 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DYMUX_2353 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N298 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_SRFFMUX_2354 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CLKINV_2355 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CEINV_2356 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_DXMUX_2357 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_DYMUX_2358 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_SRFFMUX_2359 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CLKINV_2360 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CEINV_2361 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DXMUX_2362 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DYMUX_2363 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_SRFFMUX_2364 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_CLKINV_2365 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DXMUX_2366 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N550 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DYMUX_2367 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_SRFFMUX_2368 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_CLKINV_2369 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DXMUX_2370 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DYMUX_2371 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_SRFFMUX_2372 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_DXMUX_2373 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_DYMUX_2374 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_SRFFMUX_2375 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_CEINV_2376 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N518 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_DYMUX_2377 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_SRFFMUX_2378 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_CLKINV_2379 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_1_DXMUX_2380 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_1_DYMUX_2381 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_1_SRFFMUX_2382 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_1_CLKINV_2383 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_1_CEINV_2384 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_0_DXMUX_2385 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_0_DYMUX_2386 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_0_SRFFMUX_2387 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_0_CLKINV_2388 : STD_LOGIC; 
  signal mem_interface_top_inst_delay_sel_0_CEINV_2389 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay4 : STD_LOGIC; 
  signal user_config_register2_8_DYMUX_2390 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay2 : STD_LOGIC; 
  signal user_config_register2_8_CLKINV_2391 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DXMUX_2392 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DYMUX_2393 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_SRFFMUX_2394 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_current_input_data_17_DXMUX_2395 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_17_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_17_DYMUX_2396 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_11_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_17_SRFFMUX_2397 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_17_CLKINV_2398 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_11_DXMUX_2399 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_11_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_11_DYMUX_2400 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_16_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_11_SRFFMUX_2401 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_11_CLKINV_2402 : STD_LOGIC; 
  signal system_controller_inst_test_data_16_DXMUX_2403 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_16_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_16_DYMUX_2404 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_17_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_16_SRFFMUX_2405 : STD_LOGIC; 
  signal system_controller_inst_test_data_16_CLKINV_2406 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N654 : STD_LOGIC; 
  signal user_config_register1_12_DYMUX_2407 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_2408 : STD_LOGIC; 
  signal user_config_register1_12_CLKINV_2409 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N652 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_0_DYMUX_2410 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_0_CLKINV_2411 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_In4_1_2412 : STD_LOGIC; 
  signal user_command_register_1_DYMUX_2413 : STD_LOGIC; 
  signal user_command_register_1_CLKINV_2414 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_26_DXMUX_2415 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_26_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_26_DYMUX_2416 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_9_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_26_SRFFMUX_2417 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_26_CLKINV_2418 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_15_DXMUX_2419 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_15_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_15_DYMUX_2420 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_15_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_15_SRFFMUX_2421 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_15_CLKINV_2422 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_25_DXMUX_2423 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_25_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_25_DYMUX_2424 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_12_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_25_SRFFMUX_2425 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_25_CLKINV_2426 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_23_DXMUX_2427 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_23_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_23_DYMUX_2428 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_29_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_23_SRFFMUX_2429 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_23_CLKINV_2430 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_27_DXMUX_2431 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_27_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_27_DYMUX_2432 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_27_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_27_SRFFMUX_2433 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_27_CLKINV_2434 : STD_LOGIC; 
  signal system_controller_inst_test_data_22_DXMUX_2435 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_22_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_22_DYMUX_2436 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_28_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_22_SRFFMUX_2437 : STD_LOGIC; 
  signal system_controller_inst_test_data_22_CLKINV_2438 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_21_DXMUX_2439 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_21_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_21_DYMUX_2440 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_22_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_21_SRFFMUX_2441 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_21_CLKINV_2442 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N6 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_DYMUX_2443 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_SRFFMUX_2444 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_current_input_data_13_DXMUX_2445 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_13_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_13_DYMUX_2446 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_19_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_13_SRFFMUX_2447 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_13_CLKINV_2448 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_12_DXMUX_2449 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_12_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_12_DYMUX_2450 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_14_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_12_SRFFMUX_2451 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_12_CLKINV_2452 : STD_LOGIC; 
  signal system_controller_inst_test_data_20_DXMUX_2453 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_20_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_20_DYMUX_2454 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_24_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_20_SRFFMUX_2455 : STD_LOGIC; 
  signal system_controller_inst_test_data_20_CLKINV_2456 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_24_DXMUX_2457 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_24_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_24_DYMUX_2458 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_23_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_24_SRFFMUX_2459 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_24_CLKINV_2460 : STD_LOGIC; 
  signal system_controller_inst_test_data_21_DXMUX_2461 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_21_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_21_DYMUX_2462 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_25_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_21_SRFFMUX_2463 : STD_LOGIC; 
  signal system_controller_inst_test_data_21_CLKINV_2464 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_31_DXMUX_2465 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_31_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_31_DYMUX_2466 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_28_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_31_SRFFMUX_2467 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_31_CLKINV_2468 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N611 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_DYMUX_2469 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_SRFFMUX_2470 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map127 : STD_LOGIC; 
  signal user_config_register2_2_DYMUX_2471 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N656_pack_1 : STD_LOGIC; 
  signal user_config_register2_2_CLKINV_2472 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0282_2473 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_7_DYMUX_2474 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N204_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_7_CLKINV_2475 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0016 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_DYMUX_2476 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N72 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_SRFFMUX_2477 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst0_r_LOGIC_ONE_2478 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CYINIT_2479 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CYSELF_2480 : STD_LOGIC; 
  signal system_controller_inst_N8 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst0_r_DYMUX_2481 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst0_r_XORG_2482 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CYMUXG_2483 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_0_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst0_r_LOGIC_ZERO_2484 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CYSELG_2485 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst0_r_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CLKINV_2486 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_XORF_2487 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_CYINIT_2488 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_F : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_DYMUX_2489 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_XORG_2490 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_2_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_CYSELF_2491 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_CYMUXFAST_2492 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_CYAND_2493 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_FASTCARRY_2494 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_CYMUXG2_2495 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_CYMUXF2_2496 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_LOGIC_ZERO_2497 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_CYSELG_2498 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_G : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_SRFFMUX_2499 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_XORF_2500 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYINIT_2501 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_DYMUX_2502 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_XORG_2503 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_8_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYSELF_2504 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYMUXFAST_2505 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYAND_2506 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_FASTCARRY_2507 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYMUXG2_2508 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYMUXF2_2509 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_LOGIC_ZERO_2510 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYSELG_2511 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_SRFFMUX_2512 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CLKINV_2513 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CEINV_2514 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_XORF_2515 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYINIT_2516 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_DYMUX_2517 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_XORG_2518 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_10_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYSELF_2519 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYMUXFAST_2520 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYAND_2521 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_FASTCARRY_2522 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYMUXG2_2523 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYMUXF2_2524 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_LOGIC_ZERO_2525 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYSELG_2526 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_SRFFMUX_2527 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CLKINV_2528 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CEINV_2529 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_DXMUX_2530 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_XORF_2531 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYINIT_2532 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_DYMUX_2533 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_XORG_2534 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_12_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYSELF_2535 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYMUXFAST_2536 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYAND_2537 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_FASTCARRY_2538 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYMUXG2_2539 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYMUXF2_2540 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_LOGIC_ZERO_2541 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYSELG_2542 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_SRFFMUX_2543 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CLKINV_2544 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_XORF_2545 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYINIT_2546 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_DYMUX_2547 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_XORG_2548 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_20_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYSELF_2549 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYMUXFAST_2550 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYAND_2551 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_FASTCARRY_2552 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYMUXG2_2553 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYMUXF2_2554 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_LOGIC_ZERO_2555 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYSELG_2556 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_SRFFMUX_2557 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CLKINV_2558 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CEINV_2559 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_XORF_2560 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYINIT_2561 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_DYMUX_2562 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_XORG_2563 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_22_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYSELF_2564 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYMUXFAST_2565 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYAND_2566 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_FASTCARRY_2567 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYMUXG2_2568 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYMUXF2_2569 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_LOGIC_ZERO_2570 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYSELG_2571 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_SRFFMUX_2572 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CLKINV_2573 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CEINV_2574 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_XORF_2575 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYINIT_2576 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_DYMUX_2577 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_XORG_2578 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_28_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYSELF_2579 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYMUXFAST_2580 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYAND_2581 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_FASTCARRY_2582 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYMUXG2_2583 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYMUXF2_2584 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_LOGIC_ZERO_2585 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYSELG_2586 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_SRFFMUX_2587 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CLKINV_2588 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CEINV_2589 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_XORF_2590 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_LOGIC_ZERO_2591 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CYINIT_2592 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CYSELF_2593 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DYMUX_2594 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_XORG_2595 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0056_30_cyo : STD_LOGIC; 
  signal system_controller_inst_test_data_31_rt_2596 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_SRFFMUX_2597 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CLKINV_2598 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CEINV_2599 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_DXMUX_2600 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_DYMUX_2601 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_SRFFMUX_2602 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CLKINV_2603 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CEINV_2604 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_DXMUX_2605 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_DYMUX_2606 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_SRFFMUX_2607 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CLKINV_2608 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CEINV_2609 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0013 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_2_DYMUX_2610 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_39_1_2611 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_2_SRFFMUX_2612 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_2_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_test_data_5_DXMUX_2613 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_5_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_5_DYMUX_2614 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_6_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_5_SRFFMUX_2615 : STD_LOGIC; 
  signal system_controller_inst_test_data_5_CLKINV_2616 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_2_DXMUX_2617 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_2_DYMUX_2618 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_6_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_2_SRFFMUX_2619 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_2_CLKINV_2620 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_DXMUX_2621 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_DYMUX_2622 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_SRFFMUX_2623 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CLKINV_2624 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CEINV_2625 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_DXMUX_2626 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_DYMUX_2627 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_map190_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_SRFFMUX_2628 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_DYMUX_2629 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_map202_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_SRFFMUX_2630 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_wait_clk90_DYMUX_2631 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map635_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_wait_clk90_SRFFMUX_2632 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_wait_clk90_CLKINV_2633 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map637 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map629 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N619 : STD_LOGIC; 
  signal mem_interface_top_inst_wait_200us_DYMUX_2634 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_casb_cntrl : STD_LOGIC; 
  signal mem_interface_top_inst_wait_200us_SRFFMUX_2635 : STD_LOGIC; 
  signal mem_interface_top_inst_wait_200us_CLKINV_2636 : STD_LOGIC; 
  signal mem_interface_top_inst_wait_200us_CEINV_2637 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0022 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_DYMUX_2638 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0015 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_SRFFMUX_2639 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CEINV_2640 : STD_LOGIC; 
  signal system_controller_inst_N82 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst_1_DYMUX_2641 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst_1_SRFFMUX_2642 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst_1_CLKINV_2643 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DXMUX_2644 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DYMUX_2645 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_SRFFMUX_2646 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CLKINV_2647 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CEINV_2648 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_DXMUX_2649 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_DYMUX_2650 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_SRFFMUX_2651 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CLKINV_2652 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CEINV_2653 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_map182 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_DYMUX_2654 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N20_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_SRFFMUX_2655 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_2656 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map628 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_DYMUX_2657 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N662_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_SRFFMUX_2658 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_test_data_13_DXMUX_2659 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_13_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_13_DYMUX_2660 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_14_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_13_SRFFMUX_2661 : STD_LOGIC; 
  signal system_controller_inst_test_data_13_CLKINV_2662 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_18_DXMUX_2663 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_18_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_18_DYMUX_2664 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_18_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_18_SRFFMUX_2665 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_18_CLKINV_2666 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_20_DXMUX_2667 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_20_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_20_DYMUX_2668 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_30_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_20_SRFFMUX_2669 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_20_CLKINV_2670 : STD_LOGIC; 
  signal system_controller_inst_test_data_30_DXMUX_2671 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_30_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_30_DYMUX_2672 : STD_LOGIC; 
  signal system_controller_inst_next_test_data_31_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_data_30_SRFFMUX_2673 : STD_LOGIC; 
  signal system_controller_inst_test_data_30_CLKINV_2674 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_o_DYMUX_2675 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0380 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_o_SRFFMUX_2676 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_o_CLKINV_2677 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_4_DXMUX_2678 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_4_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_4_DYMUX_2679 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_8_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_4_SRFFMUX_2680 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_4_CLKINV_2681 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_DXMUX_2682 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_DYMUX_2683 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_SRFFMUX_2684 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CLKINV_2685 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CEINV_2686 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_n0004 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DXMUX_2687 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DYMUX_2688 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_SRFFMUX_2689 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CLKINV_2690 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CEINV_2691 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_DXMUX_2692 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_DYMUX_2693 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_SRFFMUX_2694 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CLKINV_2695 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CEINV_2696 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_DXMUX_2697 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_DYMUX_2698 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_SRFFMUX_2699 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_CLKINV_2700 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_CEINV_2701 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_DXMUX_2702 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_DYMUX_2703 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_SRFFMUX_2704 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CLKINV_2705 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CEINV_2706 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_DYMUX_2707 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0337_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_SRFFMUX_2708 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_rasb_cntrl : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_DYMUX_2709 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_web_cntrl : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_SRFFMUX_2710 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_DXMUX_2711 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_DYMUX_2712 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_SRFFMUX_2713 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DXMUX_2714 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DYMUX_2715 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_SRFFMUX_2716 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_current_reg1_7_DXMUX_2717 : STD_LOGIC; 
  signal system_controller_inst_n0053 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_7_DYMUX_2718 : STD_LOGIC; 
  signal system_controller_inst_next_reg3_1_pack_2 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_7_SRFFMUX_2719 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_7_CLKINV_2720 : STD_LOGIC; 
  signal system_controller_inst_N98 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_en_val_DYMUX_2721 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_en_val_SRFFMUX_2722 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_en_val_CLKINVNOT : STD_LOGIC; 
  signal user_input_data_0_DXMUX_2723 : STD_LOGIC; 
  signal user_input_data_0_DYMUX_2724 : STD_LOGIC; 
  signal user_input_data_0_SRFFMUX_2725 : STD_LOGIC; 
  signal user_input_data_0_CLKINV_2726 : STD_LOGIC; 
  signal user_input_data_0_CEINV_2727 : STD_LOGIC; 
  signal user_input_data_5_DXMUX_2728 : STD_LOGIC; 
  signal system_controller_inst_N440 : STD_LOGIC; 
  signal user_input_data_5_DYMUX_2729 : STD_LOGIC; 
  signal user_input_data_5_SRFFMUX_2730 : STD_LOGIC; 
  signal user_input_data_5_CLKINV_2731 : STD_LOGIC; 
  signal user_input_data_5_CEINV_2732 : STD_LOGIC; 
  signal user_input_data_2_DXMUX_2733 : STD_LOGIC; 
  signal system_controller_inst_N429 : STD_LOGIC; 
  signal user_input_data_2_DYMUX_2734 : STD_LOGIC; 
  signal user_input_data_2_SRFFMUX_2735 : STD_LOGIC; 
  signal user_input_data_2_CLKINV_2736 : STD_LOGIC; 
  signal user_input_data_2_CEINV_2737 : STD_LOGIC; 
  signal user_input_data_1_DXMUX_2738 : STD_LOGIC; 
  signal user_input_data_1_DYMUX_2739 : STD_LOGIC; 
  signal user_input_data_1_SRFFMUX_2740 : STD_LOGIC; 
  signal user_input_data_1_CLKINV_2741 : STD_LOGIC; 
  signal user_input_data_1_CEINV_2742 : STD_LOGIC; 
  signal user_input_data_21_DXMUX_2743 : STD_LOGIC; 
  signal user_input_data_21_DYMUX_2744 : STD_LOGIC; 
  signal user_input_data_21_SRFFMUX_2745 : STD_LOGIC; 
  signal user_input_data_21_CLKINV_2746 : STD_LOGIC; 
  signal user_input_data_21_CEINV_2747 : STD_LOGIC; 
  signal user_input_data_3_DXMUX_2748 : STD_LOGIC; 
  signal user_input_data_3_DYMUX_2749 : STD_LOGIC; 
  signal user_input_data_3_SRFFMUX_2750 : STD_LOGIC; 
  signal user_input_data_3_CLKINV_2751 : STD_LOGIC; 
  signal user_input_data_3_CEINV_2752 : STD_LOGIC; 
  signal user_input_data_27_DXMUX_2753 : STD_LOGIC; 
  signal user_input_data_27_DYMUX_2754 : STD_LOGIC; 
  signal user_input_data_27_SRFFMUX_2755 : STD_LOGIC; 
  signal user_input_data_27_CLKINV_2756 : STD_LOGIC; 
  signal user_input_data_27_CEINV_2757 : STD_LOGIC; 
  signal user_input_data_20_DXMUX_2758 : STD_LOGIC; 
  signal user_input_data_20_DYMUX_2759 : STD_LOGIC; 
  signal user_input_data_20_SRFFMUX_2760 : STD_LOGIC; 
  signal user_input_data_20_CLKINV_2761 : STD_LOGIC; 
  signal user_input_data_20_CEINV_2762 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DXMUX_2763 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DYMUX_2764 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_SRFFMUX_2765 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CLKINV_2766 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CEINV_2767 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_DXMUX_2768 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_DYMUX_2769 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_SRFFMUX_2770 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CLKINV_2771 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CEINV_2772 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DXMUX_2773 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DYMUX_2774 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_SRFFMUX_2775 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CLKINV_2776 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CEINV_2777 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DXMUX_2778 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DYMUX_2779 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_SRFFMUX_2780 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CLKINV_2781 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CEINV_2782 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_DXMUX_2783 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_DYMUX_2784 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_SRFFMUX_2785 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CLKINV_2786 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CEINV_2787 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_DXMUX_2788 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_DYMUX_2789 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_SRFFMUX_2790 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_CLKINV_2791 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_CEINV_2792 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_DXMUX_2793 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_DYMUX_2794 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map372 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_SRFFMUX_2795 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_DYMUX_2796 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_SRFFMUX_2797 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd5_DXMUX_2798 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd5_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd5_DYMUX_2799 : STD_LOGIC; 
  signal system_controller_inst_N181_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd5_SRFFMUX_2800 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd5_CLKINV_2801 : STD_LOGIC; 
  signal user_config_register1_5_DXMUX_2802 : STD_LOGIC; 
  signal user_config_register1_5_DYMUX_2803 : STD_LOGIC; 
  signal user_config_register1_5_SRFFMUX_2804 : STD_LOGIC; 
  signal user_config_register1_5_CLKINV_2805 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_DYMUX_2806 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N640_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_SRFFMUX_2807 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_CLKINV_2808 : STD_LOGIC; 
  signal system_controller_inst_N3411 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_DYMUX_2809 : STD_LOGIC; 
  signal system_controller_inst_n0034_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_SRFFMUX_2810 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_CLKINV_2811 : STD_LOGIC; 
  signal user_input_data_11_DXMUX_2812 : STD_LOGIC; 
  signal user_input_data_11_DYMUX_2813 : STD_LOGIC; 
  signal user_input_data_11_SRFFMUX_2814 : STD_LOGIC; 
  signal user_input_data_11_CLKINV_2815 : STD_LOGIC; 
  signal user_input_data_11_CEINV_2816 : STD_LOGIC; 
  signal user_input_data_31_DXMUX_2817 : STD_LOGIC; 
  signal user_input_data_31_DYMUX_2818 : STD_LOGIC; 
  signal user_input_data_31_SRFFMUX_2819 : STD_LOGIC; 
  signal user_input_data_31_CLKINV_2820 : STD_LOGIC; 
  signal user_input_data_31_CEINV_2821 : STD_LOGIC; 
  signal user_input_data_4_DXMUX_2822 : STD_LOGIC; 
  signal system_controller_inst_N430 : STD_LOGIC; 
  signal user_input_data_4_DYMUX_2823 : STD_LOGIC; 
  signal user_input_data_4_SRFFMUX_2824 : STD_LOGIC; 
  signal user_input_data_4_CLKINV_2825 : STD_LOGIC; 
  signal user_input_data_4_CEINV_2826 : STD_LOGIC; 
  signal user_input_data_25_DXMUX_2827 : STD_LOGIC; 
  signal user_input_data_25_DYMUX_2828 : STD_LOGIC; 
  signal user_input_data_25_SRFFMUX_2829 : STD_LOGIC; 
  signal user_input_data_25_CLKINV_2830 : STD_LOGIC; 
  signal user_input_data_25_CEINV_2831 : STD_LOGIC; 
  signal user_input_data_30_DXMUX_2832 : STD_LOGIC; 
  signal user_input_data_30_DYMUX_2833 : STD_LOGIC; 
  signal user_input_data_30_SRFFMUX_2834 : STD_LOGIC; 
  signal user_input_data_30_CLKINV_2835 : STD_LOGIC; 
  signal user_input_data_30_CEINV_2836 : STD_LOGIC; 
  signal user_input_data_16_DXMUX_2837 : STD_LOGIC; 
  signal user_input_data_16_DYMUX_2838 : STD_LOGIC; 
  signal user_input_data_16_SRFFMUX_2839 : STD_LOGIC; 
  signal user_input_data_16_CLKINV_2840 : STD_LOGIC; 
  signal user_input_data_16_CEINV_2841 : STD_LOGIC; 
  signal user_input_data_14_DXMUX_2842 : STD_LOGIC; 
  signal user_input_data_14_DYMUX_2843 : STD_LOGIC; 
  signal user_input_data_14_SRFFMUX_2844 : STD_LOGIC; 
  signal user_input_data_14_CLKINV_2845 : STD_LOGIC; 
  signal user_input_data_14_CEINV_2846 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DXMUX_2847 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DYMUX_2848 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_SRFFMUX_2849 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CLKINV_2850 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CEINV_2851 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_DXMUX_2852 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_DYMUX_2853 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_SRFFMUX_2854 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_CLKINV_2855 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_CEINV_2856 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DXMUX_2857 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DYMUX_2858 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_SRFFMUX_2859 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CLKINV_2860 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CEINV_2861 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_DXMUX_2862 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_DYMUX_2863 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_SRFFMUX_2864 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CLKINV_2865 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CEINV_2866 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_DXMUX_2867 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_DYMUX_2868 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_SRFFMUX_2869 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_DXMUX_2870 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_DYMUX_2871 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_SRFFMUX_2872 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_DXMUX_2873 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N85 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_DYMUX_2874 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_SRFFMUX_2875 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0245_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_DYMUX_2876 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N194_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_SRFFMUX_2877 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_burst_length_1_DYMUX_2878 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_map63_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_burst_length_1_SRFFMUX_2879 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_burst_length_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DXMUX_2880 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DYMUX_2881 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N70_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_SRFFMUX_2882 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_DXMUX_2883 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_DYMUX_2884 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd9_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_SRFFMUX_2885 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_CLKINV_2886 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd11_DXMUX_2887 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd11_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd11_DYMUX_2888 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd2_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd11_SRFFMUX_2889 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd11_CLKINV_2890 : STD_LOGIC; 
  signal system_controller_inst_Ker01_map656 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_In13_2_2891 : STD_LOGIC; 
  signal system_controller_inst_N427 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_DYMUX_2892 : STD_LOGIC; 
  signal system_controller_inst_n0066_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_SRFFMUX_2893 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_CLKINV_2894 : STD_LOGIC; 
  signal system_controller_inst_Ker19_map690 : STD_LOGIC; 
  signal system_controller_inst_Ker91_map735 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DXMUX_2895 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DIF_MUX_2896 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DYMUX_2897 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DIG_MUX_2898 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_CLKINV_2899 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_SRINV_2900 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DXMUX_2901 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DIF_MUX_2902 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DYMUX_2903 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DIG_MUX_2904 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_CLKINV_2905 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_SRINV_2906 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DXMUX_2907 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DIF_MUX_2908 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DYMUX_2909 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DIG_MUX_2910 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_CLKINV_2911 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_SRINV_2912 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DXMUX_2913 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DIF_MUX_2914 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DYMUX_2915 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DIG_MUX_2916 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_CLKINV_2917 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_SRINV_2918 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_DXMUX_2919 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_DYMUX_2920 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck180 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_DXMUX_2921 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck180 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_CLKINV_2922 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DXMUX_2923 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DIF_MUX_2924 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DYMUX_2925 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DIG_MUX_2926 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_CLKINV_2927 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_SRINV_2928 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_0_DXMUX_2929 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIF_MUX_2930 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_0_DYMUX_2931 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIG_MUX_2932 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_0_SRINV_2933 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N87 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_11_DYMUX_2934 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_11_CLKINV_2935 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_DXMUX_2936 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_DYMUX_2937 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_SRFFMUX_2938 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_CLKINVNOT : STD_LOGIC; 
  signal burst_done_DXMUX_2939 : STD_LOGIC; 
  signal burst_done_DYMUX_2940 : STD_LOGIC; 
  signal burst_done_SRFFMUX_2941 : STD_LOGIC; 
  signal burst_done_CLKINV_2942 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_DXMUX_2943 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_DYMUX_2944 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Write_enable_out_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_SRFFMUX_2945 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_current_reg3_0_DXMUX_2946 : STD_LOGIC; 
  signal system_controller_inst_next_reg3_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_reg3_0_DYMUX_2947 : STD_LOGIC; 
  signal system_controller_inst_next_burst_done_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_reg3_0_SRFFMUX_2948 : STD_LOGIC; 
  signal system_controller_inst_current_reg3_0_CLKINV_2949 : STD_LOGIC; 
  signal system_controller_inst_Ker01_map671 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd1_DYMUX_2950 : STD_LOGIC; 
  signal system_controller_inst_Ker0131_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd1_CLKINV_2951 : STD_LOGIC; 
  signal system_controller_inst_Ker91_map721 : STD_LOGIC; 
  signal system_controller_inst_Ker16_map682 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_1_2952 : STD_LOGIC; 
  signal system_controller_inst_N107 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_F5MUX_2953 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N53 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_BXINV_2954 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_DYMUX_2955 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_rt_2956 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_CLKINV_2957 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_DXMUX_2958 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_DYMUX_2959 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_SRFFMUX_2960 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DXMUX_2961 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DYMUX_2962 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_SRFFMUX_2963 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_DXMUX_2964 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_DYMUX_2965 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_SRFFMUX_2966 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_CLKINVNOT : STD_LOGIC; 
  signal user_input_address_6_DXMUX_2967 : STD_LOGIC; 
  signal user_input_address_6_DYMUX_2968 : STD_LOGIC; 
  signal user_input_address_6_SRFFMUX_2969 : STD_LOGIC; 
  signal user_input_address_6_CLKINV_2970 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_DXMUX_2971 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_DYMUX_2972 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_SRFFMUX_2973 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_DXMUX_2974 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_DYMUX_2975 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_SRFFMUX_2976 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DXMUX_2977 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DYMUX_2978 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_SRFFMUX_2979 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_DXMUX_2980 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_DYMUX_2981 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_SRFFMUX_2982 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_current_input_address_22_DXMUX_2983 : STD_LOGIC; 
  signal system_controller_inst_n0052_22_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N436 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_22_CLKINV_2984 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_DXMUX_2985 : STD_LOGIC; 
  signal system_controller_inst_N01 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_DYMUX_2986 : STD_LOGIC; 
  signal system_controller_inst_N1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_SRFFMUX_2987 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_loop_count_4_DXMUX_2988 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_4_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N17 : STD_LOGIC; 
  signal system_controller_inst_loop_count_4_CLKINV_2989 : STD_LOGIC; 
  signal system_controller_inst_loop_count_1_DXMUX_2990 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_1_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_1_DYMUX_2991 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd7_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_1_SRFFMUX_2992 : STD_LOGIC; 
  signal system_controller_inst_loop_count_1_CLKINV_2993 : STD_LOGIC; 
  signal system_controller_inst_Ker19_map686 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_0_map715 : STD_LOGIC; 
  signal system_controller_inst_loop_count_9_DXMUX_2994 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_9_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N100 : STD_LOGIC; 
  signal system_controller_inst_loop_count_9_CLKINV_2995 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0378 : STD_LOGIC; 
  signal system_controller_inst_Ker15_map702 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DXMUX_2996 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DYMUX_2997 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_SRFFMUX_2998 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CEINV_2999 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DXMUX_3000 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DIF_MUX_3001 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DYMUX_3002 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DIG_MUX_3003 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_CLKINV_3004 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_SRINV_3005 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_DXMUX_3006 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIF_MUX_3007 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_DYMUX_3008 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIG_MUX_3009 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_3010 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_SRINV_3011 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DXMUX_3012 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DIF_MUX_3013 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DYMUX_3014 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DIG_MUX_3015 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_CLKINV_3016 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_SRINV_3017 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DXMUX_3018 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DIF_MUX_3019 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DYMUX_3020 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DIG_MUX_3021 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_CLKINV_3022 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_SRINV_3023 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_DXMUX_3024 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_DYMUX_3025 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_CLKINV_3026 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_14_DXMUX_3027 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIF_MUX_3028 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_14_DYMUX_3029 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIG_MUX_3030 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV_3031 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_14_SRINV_3032 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_7_DXMUX_3033 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_7_DIF_MUX_3034 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_7_DYMUX_3035 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_7_DIG_MUX_3036 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_7_SRINV_3037 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_DXMUX_3038 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_SRFFMUX_3039 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay4 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DYMUX_3040 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_SRFFMUX_3041 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CLKINV_3042 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CEINV_3043 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_DXMUX_3044 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_SRFFMUX_3045 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_DXMUX_3046 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_DYMUX_3047 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_SRFFMUX_3048 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CLKINV_3049 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CEINV_3050 : STD_LOGIC; 
  signal user_input_address_2_DXMUX_3051 : STD_LOGIC; 
  signal user_input_address_2_DYMUX_3052 : STD_LOGIC; 
  signal user_input_address_2_SRFFMUX_3053 : STD_LOGIC; 
  signal user_input_address_2_CLKINV_3054 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_5_DXMUX_3055 : STD_LOGIC; 
  signal system_controller_inst_n0052_5_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_5_DYMUX_3056 : STD_LOGIC; 
  signal system_controller_inst_n0052_8_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_5_SRFFMUX_3057 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_5_CLKINV_3058 : STD_LOGIC; 
  signal user_input_address_1_DXMUX_3059 : STD_LOGIC; 
  signal user_input_address_1_DYMUX_3060 : STD_LOGIC; 
  signal user_input_address_1_SRFFMUX_3061 : STD_LOGIC; 
  signal user_input_address_1_CLKINV_3062 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_DXMUX_3063 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_DYMUX_3064 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_SRFFMUX_3065 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_DXMUX_3066 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_DYMUX_3067 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_SRFFMUX_3068 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_N5 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_DYMUX_3069 : STD_LOGIC; 
  signal system_controller_inst_Ker91_map744 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_SRFFMUX_3070 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_CLKINVNOT : STD_LOGIC; 
  signal user_input_address_13_LOGIC_ZERO_3071 : STD_LOGIC; 
  signal user_input_address_13_CYINIT_3072 : STD_LOGIC; 
  signal user_input_address_13_CYSELF_3073 : STD_LOGIC; 
  signal user_input_address_13_F : STD_LOGIC; 
  signal user_input_address_13_DYMUX_3074 : STD_LOGIC; 
  signal user_input_address_13_CYMUXG_3075 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_and_cyo3 : STD_LOGIC; 
  signal user_input_address_13_LOGIC_ONE_3076 : STD_LOGIC; 
  signal user_input_address_13_CYSELG_3077 : STD_LOGIC; 
  signal system_controller_inst_N18 : STD_LOGIC; 
  signal user_input_address_13_CLKINV_3078 : STD_LOGIC; 
  signal user_input_address_22_DXMUX_3079 : STD_LOGIC; 
  signal user_input_address_22_CYINIT_3080 : STD_LOGIC; 
  signal user_input_address_22_CYSELF_3081 : STD_LOGIC; 
  signal system_controller_inst_N19 : STD_LOGIC; 
  signal user_input_address_22_DYMUX_3082 : STD_LOGIC; 
  signal user_input_address_22_CYMUXG_3083 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo7 : STD_LOGIC; 
  signal user_input_address_22_LOGIC_ONE_3084 : STD_LOGIC; 
  signal user_input_address_22_CYSELG_3085 : STD_LOGIC; 
  signal system_controller_inst_N20 : STD_LOGIC; 
  signal user_input_address_22_SRFFMUX_3086 : STD_LOGIC; 
  signal user_input_address_22_CLKINV_3087 : STD_LOGIC; 
  signal system_controller_inst_loop_count_10_DXMUX_3088 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_10_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N419 : STD_LOGIC; 
  signal system_controller_inst_loop_count_10_CLKINV_3089 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DXMUX_3090 : STD_LOGIC; 
  signal system_controller_inst_N110 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DYMUX_3091 : STD_LOGIC; 
  signal system_controller_inst_Ker19_map688_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_CLKINV_3092 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_DXMUX_3093 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_DIF_MUX_3094 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_DYMUX_3095 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_DIG_MUX_3096 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_CLKINV_3097 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_SRINV_3098 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DXMUX_3099 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DIF_MUX_3100 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DYMUX_3101 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DIG_MUX_3102 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_CLKINV_3103 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_SRINV_3104 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DXMUX_3105 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DYMUX_3106 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_CLKINV_3107 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DXMUX_3108 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DYMUX_3109 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_CLKINV_3110 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DXMUX_3111 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DIF_MUX_3112 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DYMUX_3113 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DIG_MUX_3114 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_CLKINV_3115 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_SRINV_3116 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DXMUX_3117 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DIF_MUX_3118 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DYMUX_3119 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DIG_MUX_3120 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_CLKINV_3121 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_SRINV_3122 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DXMUX_3123 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DYMUX_3124 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DIG_MUX_3125 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_CLKINV_3126 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_DXMUX_3127 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_DYMUX_3128 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_SRFFMUX_3129 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CLKINV_3130 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CEINV_3131 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_delay_sel_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_DYMUX_3132 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay3 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_SRFFMUX_3133 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CLKINV_3134 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CEINV_3135 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_DXMUX_3136 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay3 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_SRFFMUX_3137 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CLKINV_3138 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CEINV_3139 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_DXMUX_3140 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_DYMUX_3141 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_SRFFMUX_3142 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_CLKINV_3143 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_CEINV_3144 : STD_LOGIC; 
  signal user_input_address_3_DXMUX_3145 : STD_LOGIC; 
  signal user_input_address_3_DYMUX_3146 : STD_LOGIC; 
  signal user_input_address_3_SRFFMUX_3147 : STD_LOGIC; 
  signal user_input_address_3_CLKINV_3148 : STD_LOGIC; 
  signal user_input_address_17_DXMUX_3149 : STD_LOGIC; 
  signal user_input_address_17_DYMUX_3150 : STD_LOGIC; 
  signal user_input_address_17_SRFFMUX_3151 : STD_LOGIC; 
  signal user_input_address_17_CLKINV_3152 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_DXMUX_3153 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_DYMUX_3154 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_SRFFMUX_3155 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_current_input_address_14_DXMUX_3156 : STD_LOGIC; 
  signal system_controller_inst_n0052_14_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_14_DYMUX_3157 : STD_LOGIC; 
  signal system_controller_inst_n0052_15_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_14_SRFFMUX_3158 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_14_CLKINV_3159 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_6_DXMUX_3160 : STD_LOGIC; 
  signal system_controller_inst_n0052_6_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_6_DYMUX_3161 : STD_LOGIC; 
  signal system_controller_inst_n0052_7_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_6_SRFFMUX_3162 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_6_CLKINV_3163 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_12_DXMUX_3164 : STD_LOGIC; 
  signal system_controller_inst_n0052_12_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_12_DYMUX_3165 : STD_LOGIC; 
  signal system_controller_inst_n0052_9_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_12_SRFFMUX_3166 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_12_CLKINV_3167 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_11_DXMUX_3168 : STD_LOGIC; 
  signal system_controller_inst_n0052_11_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_11_DYMUX_3169 : STD_LOGIC; 
  signal system_controller_inst_n0052_16_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_11_SRFFMUX_3170 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_11_CLKINV_3171 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_20_DXMUX_3172 : STD_LOGIC; 
  signal system_controller_inst_n0052_20_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N361 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_20_CLKINV_3173 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_21_DXMUX_3174 : STD_LOGIC; 
  signal system_controller_inst_n0052_21_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_21_DYMUX_3175 : STD_LOGIC; 
  signal system_controller_inst_n0052_13_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_21_SRFFMUX_3176 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_21_CLKINV_3177 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_18_DXMUX_3178 : STD_LOGIC; 
  signal system_controller_inst_n0052_18_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_18_DYMUX_3179 : STD_LOGIC; 
  signal system_controller_inst_n0052_19_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_18_SRFFMUX_3180 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_18_CLKINV_3181 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_17_DXMUX_3182 : STD_LOGIC; 
  signal system_controller_inst_n0052_17_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N231 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_17_CLKINV_3183 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_0_XORF_3184 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_0_CYINIT_3185 : STD_LOGIC; 
  signal system_controller_inst_loop_count_12_rt_3186 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_0_DYMUX_3187 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_0_DIG_MUX_3188 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_0_WSG : STD_LOGIC; 
  signal system_controller_inst_loop_count_6_DXMUX_3189 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_6_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_6_DYMUX_3190 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_12_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_6_SRFFMUX_3191 : STD_LOGIC; 
  signal system_controller_inst_loop_count_6_CLKINV_3192 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DXMUX_3193 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIF_MUX_3194 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DYMUX_3195 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIG_MUX_3196 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV_3197 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_SRINV_3198 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_DXMUX_3199 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0241_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_REVUSED_3200 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0248 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_SRFFMUX_3201 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CEINV_3202 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0242 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_DYMUX_3203 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N10_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_SRFFMUX_3204 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_CEINV_3205 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DXMUX_3206 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0385_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_SRFFMUX_3207 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CEINV_3208 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DXMUX_3209 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DIF_MUX_3210 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DYMUX_3211 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DIG_MUX_3212 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_CLKINV_3213 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_SRINV_3214 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_6_DXMUX_3215 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_6_DIF_MUX_3216 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_6_DYMUX_3217 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_6_DIG_MUX_3218 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_6_SRINV_3219 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_12_DXMUX_3220 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_12_DIF_MUX_3221 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_12_DYMUX_3222 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_12_DIG_MUX_3223 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_12_CLKINV_3224 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_12_SRINV_3225 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_8_DXMUX_3226 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_8_DIF_MUX_3227 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_8_DYMUX_3228 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_8_DIG_MUX_3229 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_8_SRINV_3230 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_8_DXMUX_3231 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_8_DIF_MUX_3232 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_8_DYMUX_3233 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_8_DIG_MUX_3234 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_8_CLKINV_3235 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_8_SRINV_3236 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delayed : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_5_DYMUX_3237 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_5_DIG_MUX_3238 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_5_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_DXMUX_3239 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay4 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_DYMUX_3240 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_CLKINV_3241 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_DXMUX_3242 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_DYMUX_3243 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_SRFFMUX_3244 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CLKINV_3245 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CEINV_3246 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_DXMUX_3247 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay4 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_DYMUX_3248 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_CLKINV_3249 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_6_DXMUX_3250 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_6_DIF_MUX_3251 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_6_DYMUX_3252 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_6_DIG_MUX_3253 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_6_CLKINV_3254 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_6_SRINV_3255 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_1_DYMUX_3256 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_1_DIG_MUX_3257 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_1_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_0_DXMUX_3258 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_0_DIF_MUX_3259 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_0_DYMUX_3260 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_0_DIG_MUX_3261 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_0_CLKINV_3262 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_0_SRINV_3263 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_2_DXMUX_3264 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIF_MUX_3265 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_2_DYMUX_3266 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIG_MUX_3267 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV_3268 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_2_SRINV_3269 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_3_DXMUX_3270 : STD_LOGIC; 
  signal system_controller_inst_n0052_3_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_3_DYMUX_3271 : STD_LOGIC; 
  signal system_controller_inst_n0052_4_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_3_SRFFMUX_3272 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_3_CLKINV_3273 : STD_LOGIC; 
  signal user_input_address_10_DXMUX_3274 : STD_LOGIC; 
  signal user_input_address_10_XORF_3275 : STD_LOGIC; 
  signal user_input_address_10_CYINIT_3276 : STD_LOGIC; 
  signal user_input_address_10_F : STD_LOGIC; 
  signal user_input_address_10_DYMUX_3277 : STD_LOGIC; 
  signal user_input_address_10_XORG_3278 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_13_cyo : STD_LOGIC; 
  signal user_input_address_10_CYSELF_3279 : STD_LOGIC; 
  signal user_input_address_10_CYMUXFAST_3280 : STD_LOGIC; 
  signal user_input_address_10_CYAND_3281 : STD_LOGIC; 
  signal user_input_address_10_FASTCARRY_3282 : STD_LOGIC; 
  signal user_input_address_10_CYMUXG2_3283 : STD_LOGIC; 
  signal user_input_address_10_CYMUXF2_3284 : STD_LOGIC; 
  signal user_input_address_10_LOGIC_ZERO_3285 : STD_LOGIC; 
  signal user_input_address_10_CYSELG_3286 : STD_LOGIC; 
  signal user_input_address_10_G : STD_LOGIC; 
  signal user_input_address_10_SRFFMUX_3287 : STD_LOGIC; 
  signal user_input_address_10_CLKINV_3288 : STD_LOGIC; 
  signal user_input_address_12_DXMUX_3289 : STD_LOGIC; 
  signal user_input_address_12_XORF_3290 : STD_LOGIC; 
  signal user_input_address_12_CYINIT_3291 : STD_LOGIC; 
  signal user_input_address_12_F : STD_LOGIC; 
  signal user_input_address_12_DYMUX_3292 : STD_LOGIC; 
  signal user_input_address_12_XORG_3293 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_15_cyo : STD_LOGIC; 
  signal user_input_address_12_CYSELF_3294 : STD_LOGIC; 
  signal user_input_address_12_CYMUXFAST_3295 : STD_LOGIC; 
  signal user_input_address_12_CYAND_3296 : STD_LOGIC; 
  signal user_input_address_12_FASTCARRY_3297 : STD_LOGIC; 
  signal user_input_address_12_CYMUXG2_3298 : STD_LOGIC; 
  signal user_input_address_12_CYMUXF2_3299 : STD_LOGIC; 
  signal user_input_address_12_LOGIC_ZERO_3300 : STD_LOGIC; 
  signal user_input_address_12_CYSELG_3301 : STD_LOGIC; 
  signal user_input_address_12_G : STD_LOGIC; 
  signal user_input_address_12_SRFFMUX_3302 : STD_LOGIC; 
  signal user_input_address_12_CLKINV_3303 : STD_LOGIC; 
  signal user_input_address_9_XORF_3304 : STD_LOGIC; 
  signal user_input_address_9_CYINIT_3305 : STD_LOGIC; 
  signal user_input_address_9_F : STD_LOGIC; 
  signal user_input_address_9_DYMUX_3306 : STD_LOGIC; 
  signal user_input_address_9_XORG_3307 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_17_cyo : STD_LOGIC; 
  signal user_input_address_9_CYSELF_3308 : STD_LOGIC; 
  signal user_input_address_9_CYMUXFAST_3309 : STD_LOGIC; 
  signal user_input_address_9_CYAND_3310 : STD_LOGIC; 
  signal user_input_address_9_FASTCARRY_3311 : STD_LOGIC; 
  signal user_input_address_9_CYMUXG2_3312 : STD_LOGIC; 
  signal user_input_address_9_CYMUXF2_3313 : STD_LOGIC; 
  signal user_input_address_9_LOGIC_ZERO_3314 : STD_LOGIC; 
  signal user_input_address_9_CYSELG_3315 : STD_LOGIC; 
  signal user_input_address_9_G : STD_LOGIC; 
  signal user_input_address_9_CLKINV_3316 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_XORF_3317 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYINIT_3318 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_DYMUX_3319 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_XORG_3320 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_19_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYSELF_3321 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYMUXFAST_3322 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYAND_3323 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_FASTCARRY_3324 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYMUXG2_3325 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYMUXF2_3326 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_LOGIC_ZERO_3327 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYSELG_3328 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_SRFFMUX_3329 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_loop_count_3_DXMUX_3330 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_3_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_3_DYMUX_3331 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_7_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_3_SRFFMUX_3332 : STD_LOGIC; 
  signal system_controller_inst_loop_count_3_CLKINV_3333 : STD_LOGIC; 
  signal system_controller_inst_Mcompar_n0037_nor_cyo5 : STD_LOGIC; 
  signal system_controller_inst_N432_LOGIC_ONE_3334 : STD_LOGIC; 
  signal system_controller_inst_N432_CYINIT_3335 : STD_LOGIC; 
  signal system_controller_inst_N432_CYSELF_3336 : STD_LOGIC; 
  signal system_controller_inst_N16 : STD_LOGIC; 
  signal system_controller_inst_N432 : STD_LOGIC; 
  signal system_controller_inst_Ker19_map693 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2_DYMUX_3337 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2_DIG_MUX_3338 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2_CLKINV_3339 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2_WSG : STD_LOGIC; 
  signal system_controller_inst_loop_count_5_DXMUX_3340 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_5_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_5_DYMUX_3341 : STD_LOGIC; 
  signal system_controller_inst_next_loop_count_8_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_5_SRFFMUX_3342 : STD_LOGIC; 
  signal system_controller_inst_loop_count_5_CLKINV_3343 : STD_LOGIC; 
  signal system_controller_inst_Ker15_map710 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_REVUSED_3344 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_DYMUX_3345 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_SRFFMUX_3346 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CEINV_3347 : STD_LOGIC; 
  signal user_input_address_14_DXMUX_3348 : STD_LOGIC; 
  signal user_input_address_14_DYMUX_3349 : STD_LOGIC; 
  signal user_input_address_14_SRFFMUX_3350 : STD_LOGIC; 
  signal user_input_address_14_CLKINV_3351 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_LOGIC_ONE_3352 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CYINIT_3353 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CYSELF_3354 : STD_LOGIC; 
  signal system_controller_inst_N7 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_DYMUX_3355 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_XORG_3356 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CYMUXG_3357 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_1_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_LOGIC_ZERO_3358 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CYSELG_3359 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_SRFFMUX_3360 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CLKINVNOT : STD_LOGIC; 
  signal user_input_address_11_DXMUX_3361 : STD_LOGIC; 
  signal user_input_address_11_XORF_3362 : STD_LOGIC; 
  signal user_input_address_11_CYINIT_3363 : STD_LOGIC; 
  signal user_input_address_11_F : STD_LOGIC; 
  signal user_input_address_11_DYMUX_3364 : STD_LOGIC; 
  signal user_input_address_11_XORG_3365 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_3_cyo : STD_LOGIC; 
  signal user_input_address_11_CYSELF_3366 : STD_LOGIC; 
  signal user_input_address_11_CYMUXFAST_3367 : STD_LOGIC; 
  signal user_input_address_11_CYAND_3368 : STD_LOGIC; 
  signal user_input_address_11_FASTCARRY_3369 : STD_LOGIC; 
  signal user_input_address_11_CYMUXG2_3370 : STD_LOGIC; 
  signal user_input_address_11_CYMUXF2_3371 : STD_LOGIC; 
  signal user_input_address_11_LOGIC_ZERO_3372 : STD_LOGIC; 
  signal user_input_address_11_CYSELG_3373 : STD_LOGIC; 
  signal user_input_address_11_G : STD_LOGIC; 
  signal user_input_address_11_SRFFMUX_3374 : STD_LOGIC; 
  signal user_input_address_11_CLKINV_3375 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_DXMUX_3376 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_XORF_3377 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYINIT_3378 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_DYMUX_3379 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_XORG_3380 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_5_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYSELF_3381 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYMUXFAST_3382 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYAND_3383 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_FASTCARRY_3384 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYMUXG2_3385 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYMUXF2_3386 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_LOGIC_ZERO_3387 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYSELG_3388 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_SRFFMUX_3389 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_XORF_3390 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYINIT_3391 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_DYMUX_3392 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_XORG_3393 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_7_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYSELF_3394 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYMUXFAST_3395 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYAND_3396 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_FASTCARRY_3397 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYMUXG2_3398 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYMUXF2_3399 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_LOGIC_ZERO_3400 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYSELG_3401 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_SRFFMUX_3402 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_DXMUX_3403 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_XORF_3404 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYINIT_3405 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_DYMUX_3406 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_XORG_3407 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_9_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYSELF_3408 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYMUXFAST_3409 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYAND_3410 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_FASTCARRY_3411 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYMUXG2_3412 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYMUXF2_3413 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_LOGIC_ZERO_3414 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYSELG_3415 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_SRFFMUX_3416 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_XORF_3417 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYINIT_3418 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_DYMUX_3419 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_XORG_3420 : STD_LOGIC; 
  signal system_controller_inst_system_controller_n0055_11_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYSELF_3421 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYMUXFAST_3422 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYAND_3423 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_FASTCARRY_3424 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYMUXG2_3425 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYMUXF2_3426 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_LOGIC_ZERO_3427 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYSELG_3428 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_SRFFMUX_3429 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_n0000 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_1_DYMUX_3430 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_1_DIG_MUX_3431 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_1_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DXMUX_3432 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DIF_MUX_3433 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DYMUX_3434 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DIG_MUX_3435 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_CLKINV_3436 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_SRINV_3437 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_13_DXMUX_3438 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_13_DIF_MUX_3439 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_13_DYMUX_3440 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_13_DIG_MUX_3441 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_13_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_13_SRINV_3442 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_9_DXMUX_3443 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_9_DIF_MUX_3444 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_9_DYMUX_3445 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_9_DIG_MUX_3446 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_9_CLKINV_3447 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_9_SRINV_3448 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DXMUX_3449 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DIF_MUX_3450 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DYMUX_3451 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DIG_MUX_3452 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_CLKINV_3453 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_SRINV_3454 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_DXMUX_3455 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_DYMUX_3456 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay5 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_CLKINV_3457 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_DYMUX_3458 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay3 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_CLKINV_3459 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_DYMUX_3460 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay5 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_SRFFMUX_3461 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CLKINV_3462 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CEINV_3463 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_DXMUX_3464 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay3 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_SRFFMUX_3465 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CLKINV_3466 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CEINV_3467 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_4_DXMUX_3468 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_4_DIF_MUX_3469 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_4_DYMUX_3470 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_4_DIG_MUX_3471 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_4_CLKINV_3472 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_4_SRINV_3473 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_3_DXMUX_3474 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_3_DIF_MUX_3475 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_3_DYMUX_3476 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_3_DIG_MUX_3477 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_3_SRINV_3478 : STD_LOGIC; 
  signal ddr2_clk0b_OUTPUT_OFF_O1INV_3479 : STD_LOGIC; 
  signal ddr2_clk0b_OUTPUT_OFF_O2INV_3480 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0b_q : STD_LOGIC; 
  signal ddr2_clk0b_OUTPUT_OTCLK2INVNOT : STD_LOGIC; 
  signal ddr2_clk0b_OUTPUT_OTCLK1INV_3481 : STD_LOGIC; 
  signal ddr2_dqs_n_0_OUTPUT_TFF_T2INV_3482 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N : STD_LOGIC; 
  signal ddr2_dqs_n_0_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dqs_n_0_OUTPUT_OTCLK2INV_3483 : STD_LOGIC; 
  signal ddr2_dqs_n_1_OUTPUT_TFF_T2INV_3484 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_N : STD_LOGIC; 
  signal ddr2_dqs_n_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dqs_n_1_OUTPUT_OTCLK2INV_3485 : STD_LOGIC; 
  signal ddr2_clk0_OUTPUT_OFF_O1INV_3486 : STD_LOGIC; 
  signal ddr2_clk0_OUTPUT_OFF_O2INV_3487 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0_q : STD_LOGIC; 
  signal ddr2_clk0_OUTPUT_OTCLK2INVNOT : STD_LOGIC; 
  signal ddr2_clk0_OUTPUT_OTCLK1INV_3488 : STD_LOGIC; 
  signal ddr2_dm_0_OUTPUT_OFF_O1INV_3489 : STD_LOGIC; 
  signal ddr2_dm_0_OUTPUT_OFF_O2INV_3490 : STD_LOGIC; 
  signal ddr2_dm_0_OUTPUT_OTCLK2INV_3491 : STD_LOGIC; 
  signal ddr2_dm_0_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dm_1_OUTPUT_OFF_O1INV_3492 : STD_LOGIC; 
  signal ddr2_dm_1_OUTPUT_OFF_O2INV_3493 : STD_LOGIC; 
  signal ddr2_dm_1_OUTPUT_OTCLK2INV_3494 : STD_LOGIC; 
  signal ddr2_dm_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q_N : STD_LOGIC; 
  signal ddr2_dqs_n_1_OUTPUT_OFF_O2INV_3495 : STD_LOGIC; 
  signal ddr2_dqs_n_1_OUTPUT_OFF_O1INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q_N : STD_LOGIC; 
  signal ddr2_dqs_n_0_OUTPUT_OFF_O2INV_3496 : STD_LOGIC; 
  signal ddr2_dqs_n_0_OUTPUT_OFF_O1INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_en : STD_LOGIC; 
  signal ddr2_dq_15_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_15_OUTPUT_TFF_TFF1_RSTAND_3497 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en : STD_LOGIC; 
  signal ddr2_dq_8_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_8_OUTPUT_TFF_TFF1_RSTAND_3498 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en : STD_LOGIC; 
  signal ddr2_dq_9_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_9_OUTPUT_TFF_TFF1_RSTAND_3499 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en : STD_LOGIC; 
  signal ddr2_dq_12_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_12_OUTPUT_TFF_TFF1_RSTAND_3500 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_en : STD_LOGIC; 
  signal ddr2_dq_2_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_2_OUTPUT_TFF_TFF1_RSTAND_3501 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en : STD_LOGIC; 
  signal ddr2_dq_3_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_3_OUTPUT_TFF_TFF1_RSTAND_3502 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en : STD_LOGIC; 
  signal ddr2_dq_13_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_13_OUTPUT_TFF_TFF1_RSTAND_3503 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en : STD_LOGIC; 
  signal ddr2_dq_4_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_4_OUTPUT_TFF_TFF1_RSTAND_3504 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en : STD_LOGIC; 
  signal ddr2_dq_5_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_5_OUTPUT_TFF_TFF1_RSTAND_3505 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en : STD_LOGIC; 
  signal ddr2_dq_14_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_14_OUTPUT_TFF_TFF1_RSTAND_3506 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en : STD_LOGIC; 
  signal ddr2_dq_6_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_6_OUTPUT_TFF_TFF1_RSTAND_3507 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en : STD_LOGIC; 
  signal ddr2_dq_10_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_10_OUTPUT_TFF_TFF1_RSTAND_3508 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_en : STD_LOGIC; 
  signal ddr2_dq_11_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_11_OUTPUT_TFF_TFF1_RSTAND_3509 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en : STD_LOGIC; 
  signal ddr2_dq_0_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal ddr2_dq_0_OUTPUT_TFF_TFF1_RSTAND_3510 : STD_LOGIC; 
  signal ddr2_dq_1_OUTPUT_TFF_TFF1_RST : STD_LOGIC; 
  signal ddr2_dq_1_OUTPUT_TFF_T1INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en : STD_LOGIC; 
  signal ddr2_dq_1_OUTPUT_OTCLK2INV_3511 : STD_LOGIC; 
  signal ddr2_dq_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_10_OUTPUT_OFF_O2INV_3512 : STD_LOGIC; 
  signal ddr2_dq_10_OUTPUT_OFF_O1INV_3513 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_11_OUTPUT_OFF_O2INV_3514 : STD_LOGIC; 
  signal ddr2_dq_11_OUTPUT_OFF_O1INV_3515 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_0_OUTPUT_OFF_O2INV_3516 : STD_LOGIC; 
  signal ddr2_dq_0_OUTPUT_OFF_O1INV_3517 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q : STD_LOGIC; 
  signal ddr2_dqs_0_OUTPUT_OFF_O2INVNOT : STD_LOGIC; 
  signal ddr2_dqs_0_OUTPUT_OFF_O1INV_3518 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_1_OUTPUT_OFF_O2INV_3519 : STD_LOGIC; 
  signal ddr2_dq_1_OUTPUT_OFF_O1INV_3520 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_12_OUTPUT_OFF_O2INV_3521 : STD_LOGIC; 
  signal ddr2_dq_12_OUTPUT_OFF_O1INV_3522 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_G_RAMOUT : STD_LOGIC; 
  signal system_controller_inst_current_input_address_10_FFX_RSTAND_3523 : STD_LOGIC; 
  signal system_controller_inst_test_data_3_FFX_RSTAND_3524 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_10_FFX_RSTAND_3525 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_15_OUTPUT_OFF_O2INV_3526 : STD_LOGIC; 
  signal ddr2_dq_15_OUTPUT_OFF_O1INV_3527 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_8_OUTPUT_OFF_O2INV_3528 : STD_LOGIC; 
  signal ddr2_dq_8_OUTPUT_OFF_O1INV_3529 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_9_OUTPUT_OFF_O2INV_3530 : STD_LOGIC; 
  signal ddr2_dq_9_OUTPUT_OFF_O1INV_3531 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal system_controller_inst_loop_count_9_FFX_RSTAND_3532 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_6_OUTPUT_OFF_O2INV_3533 : STD_LOGIC; 
  signal ddr2_dq_6_OUTPUT_OFF_O1INV_3534 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_7_OUTPUT_OFF_O2INV_3535 : STD_LOGIC; 
  signal ddr2_dq_7_OUTPUT_OFF_O1INV_3536 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_2_OUTPUT_OFF_O2INV_3537 : STD_LOGIC; 
  signal ddr2_dq_2_OUTPUT_OFF_O1INV_3538 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q : STD_LOGIC; 
  signal ddr2_dqs_1_OUTPUT_OFF_O2INVNOT : STD_LOGIC; 
  signal ddr2_dqs_1_OUTPUT_OFF_O1INV_3539 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_3_OUTPUT_OFF_O2INV_3540 : STD_LOGIC; 
  signal ddr2_dq_3_OUTPUT_OFF_O1INV_3541 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_13_OUTPUT_OFF_O2INV_3542 : STD_LOGIC; 
  signal ddr2_dq_13_OUTPUT_OFF_O1INV_3543 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_4_OUTPUT_OFF_O2INV_3544 : STD_LOGIC; 
  signal ddr2_dq_4_OUTPUT_OFF_O1INV_3545 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_5_OUTPUT_OFF_O2INV_3546 : STD_LOGIC; 
  signal ddr2_dq_5_OUTPUT_OFF_O1INV_3547 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_14_OUTPUT_OFF_O2INV_3548 : STD_LOGIC; 
  signal ddr2_dq_14_OUTPUT_OFF_O1INV_3549 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_1_FFY_RSTAND_3550 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_2_FFY_RSTAND_3551 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_0_FFX_RSTAND_3552 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_29_FFY_RSTAND_3553 : STD_LOGIC; 
  signal user_command_register_2_FFY_RSTAND_3554 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_3_FFY_RSTAND_3555 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_5_FFY_RSTAND_3556 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_7_FFY_RSTAND_3557 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_9_FFY_RSTAND_3558 : STD_LOGIC; 
  signal system_controller_inst_test_data_2_FFY_RSTAND_3559 : STD_LOGIC; 
  signal system_controller_inst_test_data_4_FFY_RSTAND_3560 : STD_LOGIC; 
  signal system_controller_inst_test_data_7_FFY_RSTAND_3561 : STD_LOGIC; 
  signal system_controller_inst_test_data_8_FFY_RSTAND_3562 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd3_FFY_RSTAND_3563 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_FFY_RSTAND_3564 : STD_LOGIC; 
  signal system_controller_inst_test_data_0_FFY_RSTAND_3565 : STD_LOGIC; 
  signal system_controller_inst_test_data_1_FFY_RSTAND_3566 : STD_LOGIC; 
  signal user_input_data_7_FFY_RSTAND_3567 : STD_LOGIC; 
  signal user_input_data_9_FFY_RSTAND_3568 : STD_LOGIC; 
  signal system_controller_inst_loop_count_0_FFX_RSTAND_3569 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd6_FFX_RSTAND_3570 : STD_LOGIC; 
  signal system_controller_inst_loop_count_2_FFX_RSTAND_3571 : STD_LOGIC; 
  signal system_controller_inst_loop_count_11_FFX_RSTAND_3572 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_1_FFY_RSTAND_3573 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_2_FFY_RSTAND_3574 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_0_FFY_RSTAND_3575 : STD_LOGIC; 
  signal system_controller_inst_test_data_26_FFX_RSTAND_3576 : STD_LOGIC; 
  signal system_controller_inst_test_data_19_FFX_RSTAND_3577 : STD_LOGIC; 
  signal system_controller_inst_test_data_10_FFX_RSTAND_3578 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_1_FFX_RSTAND_3579 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_FFY_RSTAND_3580 : STD_LOGIC; 
  signal system_controller_inst_TP_port_0_FFY_RSTAND_3581 : STD_LOGIC; 
  signal system_controller_inst_TP_port_11_FFY_RSTAND_3582 : STD_LOGIC; 
  signal system_controller_inst_TP_port_20_FFY_RSTAND_3583 : STD_LOGIC; 
  signal system_controller_inst_TP_port_4_FFY_RSTAND_3584 : STD_LOGIC; 
  signal system_controller_inst_TP_port_21_FFY_RSTAND_3585 : STD_LOGIC; 
  signal system_controller_inst_TP_port_13_FFY_RSTAND_3586 : STD_LOGIC; 
  signal system_controller_inst_TP_port_6_FFY_RSTAND_3587 : STD_LOGIC; 
  signal system_controller_inst_TP_port_15_FFY_RSTAND_3588 : STD_LOGIC; 
  signal system_controller_inst_TP_port_7_FFY_RSTAND_3589 : STD_LOGIC; 
  signal system_controller_inst_TP_port_8_FFY_RSTAND_3590 : STD_LOGIC; 
  signal system_controller_inst_TP_port_17_FFY_RSTAND_3591 : STD_LOGIC; 
  signal system_controller_inst_TP_port_9_FFY_RSTAND_3592 : STD_LOGIC; 
  signal system_controller_inst_TP_port_18_FFY_RSTAND_3593 : STD_LOGIC; 
  signal system_controller_inst_TP_port_19_FFY_RSTAND_3594 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd8_FFX_RSTAND_3595 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_0_FFY_RSTAND_3596 : STD_LOGIC; 
  signal user_config_register2_9_FFY_RSTAND_3597 : STD_LOGIC; 
  signal user_config_register2_7_FFY_RSTAND_3598 : STD_LOGIC; 
  signal system_controller_inst_TP1_FFY_RSTAND_3599 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_FFY_RSTAND_3600 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_FFY_RSTAND_3601 : STD_LOGIC; 
  signal user_config_register2_8_FFY_RSTAND_3602 : STD_LOGIC; 
  signal user_config_register1_12_FFY_RSTAND_3603 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_0_FFY_RSTAND_3604 : STD_LOGIC; 
  signal user_command_register_1_FFY_RSTAND_3605 : STD_LOGIC; 
  signal user_config_register2_2_FFY_RSTAND_3606 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_7_FFY_RSTAND_3607 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_20_FFX_RSTAND_3608 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_22_FFX_RSTAND_3609 : STD_LOGIC; 
  signal system_controller_inst_loop_count_4_FFX_RSTAND_3610 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_11_FFY_RSTAND_3611 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd1_FFY_RSTAND_3612 : STD_LOGIC; 
  signal system_controller_inst_loop_count_10_FFX_RSTAND_3613 : STD_LOGIC; 
  signal user_input_address_13_FFY_RSTAND_3614 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_17_FFX_RSTAND_3615 : STD_LOGIC; 
  signal user_input_address_9_FFY_RSTAND_3616 : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U2_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U2_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U1_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U1_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM0_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM0_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM1_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM1_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_N_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_N_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_N_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_N_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_dq : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal system_controller_inst_compare_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal system_controller_inst_loop_count : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254 : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_Counter200 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal user_output_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal system_controller_inst_n0054 : STD_LOGIC_VECTOR ( 12 downto 1 ); 
  signal system_controller_inst_current_input_address : STD_LOGIC_VECTOR ( 22 downto 1 ); 
  signal system_controller_inst_n0055 : STD_LOGIC_VECTOR ( 22 downto 2 ); 
  signal system_controller_inst_test_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal system_controller_inst_n0056 : STD_LOGIC_VECTOR ( 31 downto 1 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal system_controller_inst_TP_port : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal system_controller_inst_current_input_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal user_command_register : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal system_controller_inst_next_reg3 : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal system_controller_inst_current_reg3 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal user_input_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_delay_sel : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal user_input_address : STD_LOGIC_VECTOR ( 22 downto 1 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg : STD_LOGIC_VECTOR ( 22 downto 1 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_burst_length : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft : STD_LOGIC_VECTOR ( 7 downto 4 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal mem_interface_top_inst_delay_sel : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_ddr_address_cntrl : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_mask_o : STD_LOGIC_VECTOR ( 1 downto 0 ); 
begin
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0d2inv_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_BUF2_1 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X44Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90d2inv_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_BUF2_2 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X45Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DXMUX_112
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_n0003_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DYMUX_113
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_SRFFMUX_114
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_CLKINV_115
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DXMUX_116
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_n0003_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DYMUX_117
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_SRFFMUX_118
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X72Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DXMUX_119
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_n0003_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DYMUX_120
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_SRFFMUX_121
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_CLKINV_122
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DXMUX_123
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DYMUX_124
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_hexClk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_CLKINV_125
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DXMUX_126
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DYMUX_127
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_CLKINV_128
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_3,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DXMUX_129
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_n0003_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DYMUX_130
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_SRFFMUX_131
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X74Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X75Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X75Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay5,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay5_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_five : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X75Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay4_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay5
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_DXMUX_132
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk270_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_SRFFMUX_133
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_DXMUX_134
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk270_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_SRFFMUX_135
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay4,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay2,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_three : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X90Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      ADR1 => mem_interface_top_inst_ddr2_top0_delay_sel_0_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay1_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay2
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_DXMUX_136
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk90_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_SRFFMUX_137
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_CLKINV_138
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_DXMUX_139
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk90_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_SRFFMUX_140
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_CLKINV_141
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay5,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_five : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X91Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_delay_sel_3_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay4_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay5
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_DXMUX_142
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DXMUX_143
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DYMUX_144
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_CLKINV_145
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone2 : X_LUT4
    generic map(
      INIT => X"FFAA",
      LOC => "SLICE_X87Y42"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DXMUX_146
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DYMUX_147
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_CLKINV_148
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone2 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X87Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DXMUX_149
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DYMUX_150
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DXMUX_151
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DYMUX_152
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay4,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay2,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_three : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X88Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay1_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_delay_sel_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay2
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay5,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_five : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X89Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_delay_sel_3_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay4_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay5
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay5,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_five : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X89Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_delay_sel_3_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay4_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay5
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DXMUX_153
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DYMUX_154
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_SRFFMUX_155
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CLKINV_156
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CEINV : X_INV
    generic map(
      LOC => "SLICE_X88Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DXMUX_157
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DYMUX_158
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_SRFFMUX_159
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CLKINV_160
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CEINV : X_INV
    generic map(
      LOC => "SLICE_X88Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DXMUX_161
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DYMUX_162
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_SRFFMUX_163
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CLKINV_164
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CEINV_165
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DXMUX_166
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DYMUX_167
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_SRFFMUX_168
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CLKINV_169
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CEINV_170
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_DXMUX_171
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_DYMUX_172
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_SRFFMUX_173
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_CEINV_174
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_DXMUX_175
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_DYMUX_176
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_SRFFMUX_177
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_CEINV_178
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_DXMUX_179
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_DYMUX_180
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_SRFFMUX_181
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_CEINV_182
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_DXMUX_183
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_DYMUX_184
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_SRFFMUX_185
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_CEINV_186
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DXMUX_187
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DYMUX_188
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_SRFFMUX_189
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CLKINV_190
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CEINV : X_INV
    generic map(
      LOC => "SLICE_X88Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_DXMUX_191
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_DYMUX_192
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_SRFFMUX_193
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CLKINV_194
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CEINV : X_INV
    generic map(
      LOC => "SLICE_X88Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DXMUX_195
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DYMUX_196
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_SRFFMUX_197
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CLKINV_198
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CEINV_199
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DXMUX_200
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DYMUX_201
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_SRFFMUX_202
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CLKINV_203
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CEINV_204
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_DXMUX_205
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_DYMUX_206
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_SRFFMUX_207
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_CEINV_208
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_DXMUX_209
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_DYMUX_210
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_SRFFMUX_211
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_CEINV_212
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_DXMUX_213
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_DYMUX_214
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_SRFFMUX_215
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_CEINV_216
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_DXMUX_217
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_DYMUX_218
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_SRFFMUX_219
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_CEINV_220
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DXMUX_221
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DYMUX_222
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_SRFFMUX_223
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CLKINV_224
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CEINV : X_INV
    generic map(
      LOC => "SLICE_X88Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DXMUX_225
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DYMUX_226
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_SRFFMUX_227
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CLKINV_228
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CEINV : X_INV
    generic map(
      LOC => "SLICE_X88Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DXMUX_229
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DYMUX_230
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_SRFFMUX_231
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CLKINV_232
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CEINV_233
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DXMUX_234
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DYMUX_235
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_SRFFMUX_236
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CLKINV_237
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CEINV_238
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_DXMUX_239
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_DYMUX_240
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_SRFFMUX_241
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_CEINV_242
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DXMUX_243
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DYMUX_244
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_SRFFMUX_245
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CEINV_246
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_DXMUX_247
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_DYMUX_248
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_SRFFMUX_249
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_CEINV_250
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DXMUX_251
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DYMUX_252
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_SRFFMUX_253
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CEINV_254
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DXMUX_255
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DYMUX_256
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_SRFFMUX_257
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CLKINV_258
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CEINV : X_INV
    generic map(
      LOC => "SLICE_X88Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_DXMUX_259
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_DYMUX_260
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_SRFFMUX_261
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CLKINV_262
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CEINV : X_INV
    generic map(
      LOC => "SLICE_X88Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DXMUX_263
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DYMUX_264
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_SRFFMUX_265
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CLKINV_266
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CEINV_267
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DXMUX_268
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DYMUX_269
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_SRFFMUX_270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CLKINV_271
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CEINV_272
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DXMUX_273
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DYMUX_274
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_SRFFMUX_275
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CEINV_276
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DXMUX_277
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DYMUX_278
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_SRFFMUX_279
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CEINV_280
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DXMUX_281
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DYMUX_282
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_SRFFMUX_283
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CEINV_284
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DXMUX_285
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DYMUX_286
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_SRFFMUX_287
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CEINV_288
    );
  system_controller_inst_compare_data_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X59Y34"
    )
    port map (
      O => system_controller_inst_compare_data_0_LOGIC_ZERO_296
    );
  system_controller_inst_compare_data_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X59Y34"
    )
    port map (
      O => system_controller_inst_compare_data_0_LOGIC_ONE_290
    );
  system_controller_inst_compare_data_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Result_0_pack_1,
      O => system_controller_inst_compare_data_0_DXMUX_289
    );
  system_controller_inst_compare_data_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y34"
    )
    port map (
      IA => system_controller_inst_compare_data_0_LOGIC_ONE_290,
      IB => system_controller_inst_compare_data_0_CYINIT_291,
      SEL => system_controller_inst_compare_data_0_CYSELF_292,
      O => system_controller_inst_system_controller_Result_0_cyo
    );
  system_controller_inst_compare_data_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => system_controller_inst_compare_data_0_CYINIT_291
    );
  system_controller_inst_compare_data_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Result_0_pack_1,
      O => system_controller_inst_compare_data_0_CYSELF_292
    );
  system_controller_inst_compare_data_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_0_XORG_294,
      O => system_controller_inst_compare_data_0_DYMUX_293
    );
  system_controller_inst_compare_data_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y34"
    )
    port map (
      I0 => system_controller_inst_system_controller_Result_0_cyo,
      I1 => system_controller_inst_compare_data_0_G,
      O => system_controller_inst_compare_data_0_XORG_294
    );
  system_controller_inst_compare_data_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_0_CYMUXG_295,
      O => system_controller_inst_system_controller_Result_1_cyo
    );
  system_controller_inst_compare_data_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X59Y34"
    )
    port map (
      IA => system_controller_inst_compare_data_0_LOGIC_ZERO_296,
      IB => system_controller_inst_system_controller_Result_0_cyo,
      SEL => system_controller_inst_compare_data_0_CYSELG_297,
      O => system_controller_inst_compare_data_0_CYMUXG_295
    );
  system_controller_inst_compare_data_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_0_G,
      O => system_controller_inst_compare_data_0_CYSELG_297
    );
  system_controller_inst_compare_data_0_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_compare_data_0_SRFFMUX_298
    );
  system_controller_inst_compare_data_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_compare_data_0_CLKINV_299
    );
  system_controller_inst_compare_data_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_compare_data_0_CEINV_300
    );
  system_controller_inst_compare_data_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X59Y35"
    )
    port map (
      O => system_controller_inst_compare_data_2_LOGIC_ZERO_312
    );
  system_controller_inst_compare_data_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_2_XORF_302,
      O => system_controller_inst_compare_data_2_DXMUX_301
    );
  system_controller_inst_compare_data_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y35"
    )
    port map (
      I0 => system_controller_inst_compare_data_2_CYINIT_303,
      I1 => system_controller_inst_compare_data_2_F,
      O => system_controller_inst_compare_data_2_XORF_302
    );
  system_controller_inst_compare_data_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y35"
    )
    port map (
      IA => system_controller_inst_compare_data_2_LOGIC_ZERO_312,
      IB => system_controller_inst_compare_data_2_LOGIC_ZERO_312,
      SEL => system_controller_inst_compare_data_2_CYSELF_306,
      O => system_controller_inst_compare_data_2_CYMUXF2_311
    );
  system_controller_inst_compare_data_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y35"
    )
    port map (
      IA => system_controller_inst_compare_data_2_LOGIC_ZERO_312,
      IB => system_controller_inst_compare_data_2_CYINIT_303,
      SEL => system_controller_inst_compare_data_2_CYSELF_306,
      O => system_controller_inst_system_controller_Result_2_cyo
    );
  system_controller_inst_compare_data_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_1_cyo,
      O => system_controller_inst_compare_data_2_CYINIT_303
    );
  system_controller_inst_compare_data_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_2_F,
      O => system_controller_inst_compare_data_2_CYSELF_306
    );
  system_controller_inst_compare_data_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_2_XORG_305,
      O => system_controller_inst_compare_data_2_DYMUX_304
    );
  system_controller_inst_compare_data_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y35"
    )
    port map (
      I0 => system_controller_inst_system_controller_Result_2_cyo,
      I1 => system_controller_inst_compare_data_2_G,
      O => system_controller_inst_compare_data_2_XORG_305
    );
  system_controller_inst_compare_data_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_2_CYMUXFAST_307,
      O => system_controller_inst_system_controller_Result_3_cyo
    );
  system_controller_inst_compare_data_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X59Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_1_cyo,
      O => system_controller_inst_compare_data_2_FASTCARRY_309
    );
  system_controller_inst_compare_data_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X59Y35"
    )
    port map (
      I0 => system_controller_inst_compare_data_2_CYSELG_313,
      I1 => system_controller_inst_compare_data_2_CYSELF_306,
      O => system_controller_inst_compare_data_2_CYAND_308
    );
  system_controller_inst_compare_data_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X59Y35"
    )
    port map (
      IA => system_controller_inst_compare_data_2_CYMUXG2_310,
      IB => system_controller_inst_compare_data_2_FASTCARRY_309,
      SEL => system_controller_inst_compare_data_2_CYAND_308,
      O => system_controller_inst_compare_data_2_CYMUXFAST_307
    );
  system_controller_inst_compare_data_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y35"
    )
    port map (
      IA => system_controller_inst_compare_data_2_LOGIC_ZERO_312,
      IB => system_controller_inst_compare_data_2_CYMUXF2_311,
      SEL => system_controller_inst_compare_data_2_CYSELG_313,
      O => system_controller_inst_compare_data_2_CYMUXG2_310
    );
  system_controller_inst_compare_data_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_2_G,
      O => system_controller_inst_compare_data_2_CYSELG_313
    );
  system_controller_inst_compare_data_2_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_compare_data_2_SRFFMUX_314
    );
  system_controller_inst_compare_data_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_compare_data_2_CLKINV_315
    );
  system_controller_inst_compare_data_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_compare_data_2_CEINV_316
    );
  system_controller_inst_compare_data_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X59Y36"
    )
    port map (
      O => system_controller_inst_compare_data_4_LOGIC_ZERO_328
    );
  system_controller_inst_compare_data_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_4_XORF_318,
      O => system_controller_inst_compare_data_4_DXMUX_317
    );
  system_controller_inst_compare_data_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y36"
    )
    port map (
      I0 => system_controller_inst_compare_data_4_CYINIT_319,
      I1 => system_controller_inst_compare_data_4_F,
      O => system_controller_inst_compare_data_4_XORF_318
    );
  system_controller_inst_compare_data_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y36"
    )
    port map (
      IA => system_controller_inst_compare_data_4_LOGIC_ZERO_328,
      IB => system_controller_inst_compare_data_4_LOGIC_ZERO_328,
      SEL => system_controller_inst_compare_data_4_CYSELF_322,
      O => system_controller_inst_compare_data_4_CYMUXF2_327
    );
  system_controller_inst_compare_data_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y36"
    )
    port map (
      IA => system_controller_inst_compare_data_4_LOGIC_ZERO_328,
      IB => system_controller_inst_compare_data_4_CYINIT_319,
      SEL => system_controller_inst_compare_data_4_CYSELF_322,
      O => system_controller_inst_system_controller_Result_4_cyo
    );
  system_controller_inst_compare_data_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_3_cyo,
      O => system_controller_inst_compare_data_4_CYINIT_319
    );
  system_controller_inst_compare_data_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_4_F,
      O => system_controller_inst_compare_data_4_CYSELF_322
    );
  system_controller_inst_compare_data_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_4_XORG_321,
      O => system_controller_inst_compare_data_4_DYMUX_320
    );
  system_controller_inst_compare_data_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y36"
    )
    port map (
      I0 => system_controller_inst_system_controller_Result_4_cyo,
      I1 => system_controller_inst_compare_data_4_G,
      O => system_controller_inst_compare_data_4_XORG_321
    );
  system_controller_inst_compare_data_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_4_CYMUXFAST_323,
      O => system_controller_inst_system_controller_Result_5_cyo
    );
  system_controller_inst_compare_data_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X59Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_3_cyo,
      O => system_controller_inst_compare_data_4_FASTCARRY_325
    );
  system_controller_inst_compare_data_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X59Y36"
    )
    port map (
      I0 => system_controller_inst_compare_data_4_CYSELG_329,
      I1 => system_controller_inst_compare_data_4_CYSELF_322,
      O => system_controller_inst_compare_data_4_CYAND_324
    );
  system_controller_inst_compare_data_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X59Y36"
    )
    port map (
      IA => system_controller_inst_compare_data_4_CYMUXG2_326,
      IB => system_controller_inst_compare_data_4_FASTCARRY_325,
      SEL => system_controller_inst_compare_data_4_CYAND_324,
      O => system_controller_inst_compare_data_4_CYMUXFAST_323
    );
  system_controller_inst_compare_data_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y36"
    )
    port map (
      IA => system_controller_inst_compare_data_4_LOGIC_ZERO_328,
      IB => system_controller_inst_compare_data_4_CYMUXF2_327,
      SEL => system_controller_inst_compare_data_4_CYSELG_329,
      O => system_controller_inst_compare_data_4_CYMUXG2_326
    );
  system_controller_inst_compare_data_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_4_G,
      O => system_controller_inst_compare_data_4_CYSELG_329
    );
  system_controller_inst_compare_data_4_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_compare_data_4_SRFFMUX_330
    );
  system_controller_inst_compare_data_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_compare_data_4_CLKINV_331
    );
  system_controller_inst_compare_data_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_compare_data_4_CEINV_332
    );
  system_controller_inst_compare_data_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X59Y37"
    )
    port map (
      O => system_controller_inst_compare_data_6_LOGIC_ZERO_344
    );
  system_controller_inst_compare_data_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_6_XORF_334,
      O => system_controller_inst_compare_data_6_DXMUX_333
    );
  system_controller_inst_compare_data_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y37"
    )
    port map (
      I0 => system_controller_inst_compare_data_6_CYINIT_335,
      I1 => system_controller_inst_compare_data_6_F,
      O => system_controller_inst_compare_data_6_XORF_334
    );
  system_controller_inst_compare_data_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y37"
    )
    port map (
      IA => system_controller_inst_compare_data_6_LOGIC_ZERO_344,
      IB => system_controller_inst_compare_data_6_LOGIC_ZERO_344,
      SEL => system_controller_inst_compare_data_6_CYSELF_338,
      O => system_controller_inst_compare_data_6_CYMUXF2_343
    );
  system_controller_inst_compare_data_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y37"
    )
    port map (
      IA => system_controller_inst_compare_data_6_LOGIC_ZERO_344,
      IB => system_controller_inst_compare_data_6_CYINIT_335,
      SEL => system_controller_inst_compare_data_6_CYSELF_338,
      O => system_controller_inst_system_controller_Result_6_cyo
    );
  system_controller_inst_compare_data_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_5_cyo,
      O => system_controller_inst_compare_data_6_CYINIT_335
    );
  system_controller_inst_compare_data_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_6_F,
      O => system_controller_inst_compare_data_6_CYSELF_338
    );
  system_controller_inst_compare_data_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_6_XORG_337,
      O => system_controller_inst_compare_data_6_DYMUX_336
    );
  system_controller_inst_compare_data_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y37"
    )
    port map (
      I0 => system_controller_inst_system_controller_Result_6_cyo,
      I1 => system_controller_inst_compare_data_6_G,
      O => system_controller_inst_compare_data_6_XORG_337
    );
  system_controller_inst_compare_data_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_6_CYMUXFAST_339,
      O => system_controller_inst_system_controller_Result_7_cyo
    );
  system_controller_inst_compare_data_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X59Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_5_cyo,
      O => system_controller_inst_compare_data_6_FASTCARRY_341
    );
  system_controller_inst_compare_data_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X59Y37"
    )
    port map (
      I0 => system_controller_inst_compare_data_6_CYSELG_345,
      I1 => system_controller_inst_compare_data_6_CYSELF_338,
      O => system_controller_inst_compare_data_6_CYAND_340
    );
  system_controller_inst_compare_data_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X59Y37"
    )
    port map (
      IA => system_controller_inst_compare_data_6_CYMUXG2_342,
      IB => system_controller_inst_compare_data_6_FASTCARRY_341,
      SEL => system_controller_inst_compare_data_6_CYAND_340,
      O => system_controller_inst_compare_data_6_CYMUXFAST_339
    );
  system_controller_inst_compare_data_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y37"
    )
    port map (
      IA => system_controller_inst_compare_data_6_LOGIC_ZERO_344,
      IB => system_controller_inst_compare_data_6_CYMUXF2_343,
      SEL => system_controller_inst_compare_data_6_CYSELG_345,
      O => system_controller_inst_compare_data_6_CYMUXG2_342
    );
  system_controller_inst_compare_data_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_6_G,
      O => system_controller_inst_compare_data_6_CYSELG_345
    );
  system_controller_inst_compare_data_6_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_compare_data_6_SRFFMUX_346
    );
  system_controller_inst_compare_data_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_compare_data_6_CLKINV_347
    );
  system_controller_inst_compare_data_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_compare_data_6_CEINV_348
    );
  system_controller_inst_compare_data_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X59Y38"
    )
    port map (
      O => system_controller_inst_compare_data_8_LOGIC_ZERO_360
    );
  system_controller_inst_compare_data_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_8_XORF_350,
      O => system_controller_inst_compare_data_8_DXMUX_349
    );
  system_controller_inst_compare_data_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y38"
    )
    port map (
      I0 => system_controller_inst_compare_data_8_CYINIT_351,
      I1 => system_controller_inst_compare_data_8_F,
      O => system_controller_inst_compare_data_8_XORF_350
    );
  system_controller_inst_compare_data_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y38"
    )
    port map (
      IA => system_controller_inst_compare_data_8_LOGIC_ZERO_360,
      IB => system_controller_inst_compare_data_8_LOGIC_ZERO_360,
      SEL => system_controller_inst_compare_data_8_CYSELF_354,
      O => system_controller_inst_compare_data_8_CYMUXF2_359
    );
  system_controller_inst_compare_data_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y38"
    )
    port map (
      IA => system_controller_inst_compare_data_8_LOGIC_ZERO_360,
      IB => system_controller_inst_compare_data_8_CYINIT_351,
      SEL => system_controller_inst_compare_data_8_CYSELF_354,
      O => system_controller_inst_system_controller_Result_8_cyo
    );
  system_controller_inst_compare_data_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_7_cyo,
      O => system_controller_inst_compare_data_8_CYINIT_351
    );
  system_controller_inst_compare_data_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_8_F,
      O => system_controller_inst_compare_data_8_CYSELF_354
    );
  system_controller_inst_compare_data_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_8_XORG_353,
      O => system_controller_inst_compare_data_8_DYMUX_352
    );
  system_controller_inst_compare_data_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y38"
    )
    port map (
      I0 => system_controller_inst_system_controller_Result_8_cyo,
      I1 => system_controller_inst_compare_data_8_G,
      O => system_controller_inst_compare_data_8_XORG_353
    );
  system_controller_inst_compare_data_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_8_CYMUXFAST_355,
      O => system_controller_inst_system_controller_Result_9_cyo
    );
  system_controller_inst_compare_data_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_7_cyo,
      O => system_controller_inst_compare_data_8_FASTCARRY_357
    );
  system_controller_inst_compare_data_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X59Y38"
    )
    port map (
      I0 => system_controller_inst_compare_data_8_CYSELG_361,
      I1 => system_controller_inst_compare_data_8_CYSELF_354,
      O => system_controller_inst_compare_data_8_CYAND_356
    );
  system_controller_inst_compare_data_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X59Y38"
    )
    port map (
      IA => system_controller_inst_compare_data_8_CYMUXG2_358,
      IB => system_controller_inst_compare_data_8_FASTCARRY_357,
      SEL => system_controller_inst_compare_data_8_CYAND_356,
      O => system_controller_inst_compare_data_8_CYMUXFAST_355
    );
  system_controller_inst_compare_data_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y38"
    )
    port map (
      IA => system_controller_inst_compare_data_8_LOGIC_ZERO_360,
      IB => system_controller_inst_compare_data_8_CYMUXF2_359,
      SEL => system_controller_inst_compare_data_8_CYSELG_361,
      O => system_controller_inst_compare_data_8_CYMUXG2_358
    );
  system_controller_inst_compare_data_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_8_G,
      O => system_controller_inst_compare_data_8_CYSELG_361
    );
  system_controller_inst_compare_data_8_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_compare_data_8_SRFFMUX_362
    );
  system_controller_inst_compare_data_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_compare_data_8_CLKINV_363
    );
  system_controller_inst_compare_data_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_compare_data_8_CEINV_364
    );
  system_controller_inst_compare_data_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X59Y39"
    )
    port map (
      O => system_controller_inst_compare_data_10_LOGIC_ZERO_376
    );
  system_controller_inst_compare_data_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_10_XORF_366,
      O => system_controller_inst_compare_data_10_DXMUX_365
    );
  system_controller_inst_compare_data_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y39"
    )
    port map (
      I0 => system_controller_inst_compare_data_10_CYINIT_367,
      I1 => system_controller_inst_compare_data_10_F,
      O => system_controller_inst_compare_data_10_XORF_366
    );
  system_controller_inst_compare_data_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y39"
    )
    port map (
      IA => system_controller_inst_compare_data_10_LOGIC_ZERO_376,
      IB => system_controller_inst_compare_data_10_LOGIC_ZERO_376,
      SEL => system_controller_inst_compare_data_10_CYSELF_370,
      O => system_controller_inst_compare_data_10_CYMUXF2_375
    );
  system_controller_inst_compare_data_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y39"
    )
    port map (
      IA => system_controller_inst_compare_data_10_LOGIC_ZERO_376,
      IB => system_controller_inst_compare_data_10_CYINIT_367,
      SEL => system_controller_inst_compare_data_10_CYSELF_370,
      O => system_controller_inst_system_controller_Result_10_cyo
    );
  system_controller_inst_compare_data_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_9_cyo,
      O => system_controller_inst_compare_data_10_CYINIT_367
    );
  system_controller_inst_compare_data_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_10_F,
      O => system_controller_inst_compare_data_10_CYSELF_370
    );
  system_controller_inst_compare_data_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_10_XORG_369,
      O => system_controller_inst_compare_data_10_DYMUX_368
    );
  system_controller_inst_compare_data_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y39"
    )
    port map (
      I0 => system_controller_inst_system_controller_Result_10_cyo,
      I1 => system_controller_inst_compare_data_10_G,
      O => system_controller_inst_compare_data_10_XORG_369
    );
  system_controller_inst_compare_data_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_10_CYMUXFAST_371,
      O => system_controller_inst_system_controller_Result_11_cyo
    );
  system_controller_inst_compare_data_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X59Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_9_cyo,
      O => system_controller_inst_compare_data_10_FASTCARRY_373
    );
  system_controller_inst_compare_data_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X59Y39"
    )
    port map (
      I0 => system_controller_inst_compare_data_10_CYSELG_377,
      I1 => system_controller_inst_compare_data_10_CYSELF_370,
      O => system_controller_inst_compare_data_10_CYAND_372
    );
  system_controller_inst_compare_data_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X59Y39"
    )
    port map (
      IA => system_controller_inst_compare_data_10_CYMUXG2_374,
      IB => system_controller_inst_compare_data_10_FASTCARRY_373,
      SEL => system_controller_inst_compare_data_10_CYAND_372,
      O => system_controller_inst_compare_data_10_CYMUXFAST_371
    );
  system_controller_inst_compare_data_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y39"
    )
    port map (
      IA => system_controller_inst_compare_data_10_LOGIC_ZERO_376,
      IB => system_controller_inst_compare_data_10_CYMUXF2_375,
      SEL => system_controller_inst_compare_data_10_CYSELG_377,
      O => system_controller_inst_compare_data_10_CYMUXG2_374
    );
  system_controller_inst_compare_data_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_10_G,
      O => system_controller_inst_compare_data_10_CYSELG_377
    );
  system_controller_inst_compare_data_10_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_compare_data_10_SRFFMUX_378
    );
  system_controller_inst_compare_data_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_compare_data_10_CLKINV_379
    );
  system_controller_inst_compare_data_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_compare_data_10_CEINV_380
    );
  system_controller_inst_compare_data_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X59Y40"
    )
    port map (
      O => system_controller_inst_compare_data_12_LOGIC_ZERO_392
    );
  system_controller_inst_compare_data_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_12_XORF_382,
      O => system_controller_inst_compare_data_12_DXMUX_381
    );
  system_controller_inst_compare_data_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y40"
    )
    port map (
      I0 => system_controller_inst_compare_data_12_CYINIT_383,
      I1 => system_controller_inst_compare_data_12_F,
      O => system_controller_inst_compare_data_12_XORF_382
    );
  system_controller_inst_compare_data_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y40"
    )
    port map (
      IA => system_controller_inst_compare_data_12_LOGIC_ZERO_392,
      IB => system_controller_inst_compare_data_12_LOGIC_ZERO_392,
      SEL => system_controller_inst_compare_data_12_CYSELF_386,
      O => system_controller_inst_compare_data_12_CYMUXF2_391
    );
  system_controller_inst_compare_data_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y40"
    )
    port map (
      IA => system_controller_inst_compare_data_12_LOGIC_ZERO_392,
      IB => system_controller_inst_compare_data_12_CYINIT_383,
      SEL => system_controller_inst_compare_data_12_CYSELF_386,
      O => system_controller_inst_system_controller_Result_12_cyo
    );
  system_controller_inst_compare_data_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_11_cyo,
      O => system_controller_inst_compare_data_12_CYINIT_383
    );
  system_controller_inst_compare_data_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_12_F,
      O => system_controller_inst_compare_data_12_CYSELF_386
    );
  system_controller_inst_compare_data_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_12_XORG_385,
      O => system_controller_inst_compare_data_12_DYMUX_384
    );
  system_controller_inst_compare_data_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y40"
    )
    port map (
      I0 => system_controller_inst_system_controller_Result_12_cyo,
      I1 => system_controller_inst_compare_data_12_G,
      O => system_controller_inst_compare_data_12_XORG_385
    );
  system_controller_inst_compare_data_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_12_CYMUXFAST_387,
      O => system_controller_inst_system_controller_Result_13_cyo
    );
  system_controller_inst_compare_data_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X59Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_11_cyo,
      O => system_controller_inst_compare_data_12_FASTCARRY_389
    );
  system_controller_inst_compare_data_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X59Y40"
    )
    port map (
      I0 => system_controller_inst_compare_data_12_CYSELG_393,
      I1 => system_controller_inst_compare_data_12_CYSELF_386,
      O => system_controller_inst_compare_data_12_CYAND_388
    );
  system_controller_inst_compare_data_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X59Y40"
    )
    port map (
      IA => system_controller_inst_compare_data_12_CYMUXG2_390,
      IB => system_controller_inst_compare_data_12_FASTCARRY_389,
      SEL => system_controller_inst_compare_data_12_CYAND_388,
      O => system_controller_inst_compare_data_12_CYMUXFAST_387
    );
  system_controller_inst_compare_data_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y40"
    )
    port map (
      IA => system_controller_inst_compare_data_12_LOGIC_ZERO_392,
      IB => system_controller_inst_compare_data_12_CYMUXF2_391,
      SEL => system_controller_inst_compare_data_12_CYSELG_393,
      O => system_controller_inst_compare_data_12_CYMUXG2_390
    );
  system_controller_inst_compare_data_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_12_G,
      O => system_controller_inst_compare_data_12_CYSELG_393
    );
  system_controller_inst_compare_data_12_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_compare_data_12_SRFFMUX_394
    );
  system_controller_inst_compare_data_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_compare_data_12_CLKINV_395
    );
  system_controller_inst_compare_data_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_compare_data_12_CEINV_396
    );
  system_controller_inst_compare_data_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X59Y41"
    )
    port map (
      O => system_controller_inst_compare_data_14_LOGIC_ZERO_408
    );
  system_controller_inst_compare_data_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_14_XORF_398,
      O => system_controller_inst_compare_data_14_DXMUX_397
    );
  system_controller_inst_compare_data_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y41"
    )
    port map (
      I0 => system_controller_inst_compare_data_14_CYINIT_399,
      I1 => system_controller_inst_compare_data_14_F,
      O => system_controller_inst_compare_data_14_XORF_398
    );
  system_controller_inst_compare_data_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y41"
    )
    port map (
      IA => system_controller_inst_compare_data_14_LOGIC_ZERO_408,
      IB => system_controller_inst_compare_data_14_LOGIC_ZERO_408,
      SEL => system_controller_inst_compare_data_14_CYSELF_402,
      O => system_controller_inst_compare_data_14_CYMUXF2_407
    );
  system_controller_inst_compare_data_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y41"
    )
    port map (
      IA => system_controller_inst_compare_data_14_LOGIC_ZERO_408,
      IB => system_controller_inst_compare_data_14_CYINIT_399,
      SEL => system_controller_inst_compare_data_14_CYSELF_402,
      O => system_controller_inst_system_controller_Result_14_cyo
    );
  system_controller_inst_compare_data_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_13_cyo,
      O => system_controller_inst_compare_data_14_CYINIT_399
    );
  system_controller_inst_compare_data_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_14_F,
      O => system_controller_inst_compare_data_14_CYSELF_402
    );
  system_controller_inst_compare_data_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_14_XORG_401,
      O => system_controller_inst_compare_data_14_DYMUX_400
    );
  system_controller_inst_compare_data_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y41"
    )
    port map (
      I0 => system_controller_inst_system_controller_Result_14_cyo,
      I1 => system_controller_inst_compare_data_14_G,
      O => system_controller_inst_compare_data_14_XORG_401
    );
  system_controller_inst_compare_data_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_14_CYMUXFAST_403,
      O => system_controller_inst_system_controller_Result_15_cyo
    );
  system_controller_inst_compare_data_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X59Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_13_cyo,
      O => system_controller_inst_compare_data_14_FASTCARRY_405
    );
  system_controller_inst_compare_data_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X59Y41"
    )
    port map (
      I0 => system_controller_inst_compare_data_14_CYSELG_409,
      I1 => system_controller_inst_compare_data_14_CYSELF_402,
      O => system_controller_inst_compare_data_14_CYAND_404
    );
  system_controller_inst_compare_data_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X59Y41"
    )
    port map (
      IA => system_controller_inst_compare_data_14_CYMUXG2_406,
      IB => system_controller_inst_compare_data_14_FASTCARRY_405,
      SEL => system_controller_inst_compare_data_14_CYAND_404,
      O => system_controller_inst_compare_data_14_CYMUXFAST_403
    );
  system_controller_inst_compare_data_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y41"
    )
    port map (
      IA => system_controller_inst_compare_data_14_LOGIC_ZERO_408,
      IB => system_controller_inst_compare_data_14_CYMUXF2_407,
      SEL => system_controller_inst_compare_data_14_CYSELG_409,
      O => system_controller_inst_compare_data_14_CYMUXG2_406
    );
  system_controller_inst_compare_data_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_14_G,
      O => system_controller_inst_compare_data_14_CYSELG_409
    );
  system_controller_inst_compare_data_14_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_compare_data_14_SRFFMUX_410
    );
  system_controller_inst_compare_data_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_compare_data_14_CLKINV_411
    );
  system_controller_inst_compare_data_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_compare_data_14_CEINV_412
    );
  system_controller_inst_compare_data_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X59Y42"
    )
    port map (
      O => system_controller_inst_compare_data_16_LOGIC_ZERO_424
    );
  system_controller_inst_compare_data_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_16_XORF_414,
      O => system_controller_inst_compare_data_16_DXMUX_413
    );
  system_controller_inst_compare_data_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y42"
    )
    port map (
      I0 => system_controller_inst_compare_data_16_CYINIT_415,
      I1 => system_controller_inst_compare_data_16_F,
      O => system_controller_inst_compare_data_16_XORF_414
    );
  system_controller_inst_compare_data_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y42"
    )
    port map (
      IA => system_controller_inst_compare_data_16_LOGIC_ZERO_424,
      IB => system_controller_inst_compare_data_16_LOGIC_ZERO_424,
      SEL => system_controller_inst_compare_data_16_CYSELF_418,
      O => system_controller_inst_compare_data_16_CYMUXF2_423
    );
  system_controller_inst_compare_data_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y42"
    )
    port map (
      IA => system_controller_inst_compare_data_16_LOGIC_ZERO_424,
      IB => system_controller_inst_compare_data_16_CYINIT_415,
      SEL => system_controller_inst_compare_data_16_CYSELF_418,
      O => system_controller_inst_system_controller_Result_16_cyo
    );
  system_controller_inst_compare_data_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_15_cyo,
      O => system_controller_inst_compare_data_16_CYINIT_415
    );
  system_controller_inst_compare_data_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_16_F,
      O => system_controller_inst_compare_data_16_CYSELF_418
    );
  system_controller_inst_compare_data_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_16_XORG_417,
      O => system_controller_inst_compare_data_16_DYMUX_416
    );
  system_controller_inst_compare_data_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y42"
    )
    port map (
      I0 => system_controller_inst_system_controller_Result_16_cyo,
      I1 => system_controller_inst_compare_data_16_G,
      O => system_controller_inst_compare_data_16_XORG_417
    );
  system_controller_inst_compare_data_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_16_CYMUXFAST_419,
      O => system_controller_inst_system_controller_Result_17_cyo
    );
  system_controller_inst_compare_data_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X59Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_15_cyo,
      O => system_controller_inst_compare_data_16_FASTCARRY_421
    );
  system_controller_inst_compare_data_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X59Y42"
    )
    port map (
      I0 => system_controller_inst_compare_data_16_CYSELG_425,
      I1 => system_controller_inst_compare_data_16_CYSELF_418,
      O => system_controller_inst_compare_data_16_CYAND_420
    );
  system_controller_inst_compare_data_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X59Y42"
    )
    port map (
      IA => system_controller_inst_compare_data_16_CYMUXG2_422,
      IB => system_controller_inst_compare_data_16_FASTCARRY_421,
      SEL => system_controller_inst_compare_data_16_CYAND_420,
      O => system_controller_inst_compare_data_16_CYMUXFAST_419
    );
  system_controller_inst_compare_data_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y42"
    )
    port map (
      IA => system_controller_inst_compare_data_16_LOGIC_ZERO_424,
      IB => system_controller_inst_compare_data_16_CYMUXF2_423,
      SEL => system_controller_inst_compare_data_16_CYSELG_425,
      O => system_controller_inst_compare_data_16_CYMUXG2_422
    );
  system_controller_inst_compare_data_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_16_G,
      O => system_controller_inst_compare_data_16_CYSELG_425
    );
  system_controller_inst_compare_data_16_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_compare_data_16_SRFFMUX_426
    );
  system_controller_inst_compare_data_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_compare_data_16_CLKINV_427
    );
  system_controller_inst_compare_data_16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_compare_data_16_CEINV_428
    );
  system_controller_inst_compare_data_18_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X59Y43"
    )
    port map (
      O => system_controller_inst_compare_data_18_LOGIC_ZERO_440
    );
  system_controller_inst_compare_data_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_18_XORF_430,
      O => system_controller_inst_compare_data_18_DXMUX_429
    );
  system_controller_inst_compare_data_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y43"
    )
    port map (
      I0 => system_controller_inst_compare_data_18_CYINIT_431,
      I1 => system_controller_inst_compare_data_18_F,
      O => system_controller_inst_compare_data_18_XORF_430
    );
  system_controller_inst_compare_data_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y43"
    )
    port map (
      IA => system_controller_inst_compare_data_18_LOGIC_ZERO_440,
      IB => system_controller_inst_compare_data_18_LOGIC_ZERO_440,
      SEL => system_controller_inst_compare_data_18_CYSELF_434,
      O => system_controller_inst_compare_data_18_CYMUXF2_439
    );
  system_controller_inst_compare_data_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y43"
    )
    port map (
      IA => system_controller_inst_compare_data_18_LOGIC_ZERO_440,
      IB => system_controller_inst_compare_data_18_CYINIT_431,
      SEL => system_controller_inst_compare_data_18_CYSELF_434,
      O => system_controller_inst_system_controller_Result_18_cyo
    );
  system_controller_inst_compare_data_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_17_cyo,
      O => system_controller_inst_compare_data_18_CYINIT_431
    );
  system_controller_inst_compare_data_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_18_F,
      O => system_controller_inst_compare_data_18_CYSELF_434
    );
  system_controller_inst_compare_data_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_18_XORG_433,
      O => system_controller_inst_compare_data_18_DYMUX_432
    );
  system_controller_inst_compare_data_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y43"
    )
    port map (
      I0 => system_controller_inst_system_controller_Result_18_cyo,
      I1 => system_controller_inst_compare_data_18_G,
      O => system_controller_inst_compare_data_18_XORG_433
    );
  system_controller_inst_compare_data_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_18_CYMUXFAST_435,
      O => system_controller_inst_system_controller_Result_19_cyo
    );
  system_controller_inst_compare_data_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X59Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_17_cyo,
      O => system_controller_inst_compare_data_18_FASTCARRY_437
    );
  system_controller_inst_compare_data_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X59Y43"
    )
    port map (
      I0 => system_controller_inst_compare_data_18_CYSELG_441,
      I1 => system_controller_inst_compare_data_18_CYSELF_434,
      O => system_controller_inst_compare_data_18_CYAND_436
    );
  system_controller_inst_compare_data_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X59Y43"
    )
    port map (
      IA => system_controller_inst_compare_data_18_CYMUXG2_438,
      IB => system_controller_inst_compare_data_18_FASTCARRY_437,
      SEL => system_controller_inst_compare_data_18_CYAND_436,
      O => system_controller_inst_compare_data_18_CYMUXFAST_435
    );
  system_controller_inst_compare_data_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y43"
    )
    port map (
      IA => system_controller_inst_compare_data_18_LOGIC_ZERO_440,
      IB => system_controller_inst_compare_data_18_CYMUXF2_439,
      SEL => system_controller_inst_compare_data_18_CYSELG_441,
      O => system_controller_inst_compare_data_18_CYMUXG2_438
    );
  system_controller_inst_compare_data_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_18_G,
      O => system_controller_inst_compare_data_18_CYSELG_441
    );
  system_controller_inst_compare_data_18_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_compare_data_18_SRFFMUX_442
    );
  system_controller_inst_compare_data_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_compare_data_18_CLKINV_443
    );
  system_controller_inst_compare_data_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_compare_data_18_CEINV_444
    );
  system_controller_inst_compare_data_20_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X59Y44"
    )
    port map (
      O => system_controller_inst_compare_data_20_LOGIC_ZERO_456
    );
  system_controller_inst_compare_data_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_20_XORF_446,
      O => system_controller_inst_compare_data_20_DXMUX_445
    );
  system_controller_inst_compare_data_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y44"
    )
    port map (
      I0 => system_controller_inst_compare_data_20_CYINIT_447,
      I1 => system_controller_inst_compare_data_20_F,
      O => system_controller_inst_compare_data_20_XORF_446
    );
  system_controller_inst_compare_data_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y44"
    )
    port map (
      IA => system_controller_inst_compare_data_20_LOGIC_ZERO_456,
      IB => system_controller_inst_compare_data_20_LOGIC_ZERO_456,
      SEL => system_controller_inst_compare_data_20_CYSELF_450,
      O => system_controller_inst_compare_data_20_CYMUXF2_455
    );
  system_controller_inst_compare_data_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y44"
    )
    port map (
      IA => system_controller_inst_compare_data_20_LOGIC_ZERO_456,
      IB => system_controller_inst_compare_data_20_CYINIT_447,
      SEL => system_controller_inst_compare_data_20_CYSELF_450,
      O => system_controller_inst_system_controller_Result_20_cyo
    );
  system_controller_inst_compare_data_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_19_cyo,
      O => system_controller_inst_compare_data_20_CYINIT_447
    );
  system_controller_inst_compare_data_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_20_F,
      O => system_controller_inst_compare_data_20_CYSELF_450
    );
  system_controller_inst_compare_data_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_20_XORG_449,
      O => system_controller_inst_compare_data_20_DYMUX_448
    );
  system_controller_inst_compare_data_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y44"
    )
    port map (
      I0 => system_controller_inst_system_controller_Result_20_cyo,
      I1 => system_controller_inst_compare_data_20_G,
      O => system_controller_inst_compare_data_20_XORG_449
    );
  system_controller_inst_compare_data_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_20_CYMUXFAST_451,
      O => system_controller_inst_system_controller_Result_21_cyo
    );
  system_controller_inst_compare_data_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X59Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_19_cyo,
      O => system_controller_inst_compare_data_20_FASTCARRY_453
    );
  system_controller_inst_compare_data_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X59Y44"
    )
    port map (
      I0 => system_controller_inst_compare_data_20_CYSELG_457,
      I1 => system_controller_inst_compare_data_20_CYSELF_450,
      O => system_controller_inst_compare_data_20_CYAND_452
    );
  system_controller_inst_compare_data_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X59Y44"
    )
    port map (
      IA => system_controller_inst_compare_data_20_CYMUXG2_454,
      IB => system_controller_inst_compare_data_20_FASTCARRY_453,
      SEL => system_controller_inst_compare_data_20_CYAND_452,
      O => system_controller_inst_compare_data_20_CYMUXFAST_451
    );
  system_controller_inst_compare_data_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y44"
    )
    port map (
      IA => system_controller_inst_compare_data_20_LOGIC_ZERO_456,
      IB => system_controller_inst_compare_data_20_CYMUXF2_455,
      SEL => system_controller_inst_compare_data_20_CYSELG_457,
      O => system_controller_inst_compare_data_20_CYMUXG2_454
    );
  system_controller_inst_compare_data_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_20_G,
      O => system_controller_inst_compare_data_20_CYSELG_457
    );
  system_controller_inst_compare_data_20_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_compare_data_20_SRFFMUX_458
    );
  system_controller_inst_compare_data_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_compare_data_20_CLKINV_459
    );
  system_controller_inst_compare_data_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_compare_data_20_CEINV_460
    );
  system_controller_inst_compare_data_22_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X59Y45"
    )
    port map (
      O => system_controller_inst_compare_data_22_LOGIC_ZERO_472
    );
  system_controller_inst_compare_data_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_22_XORF_462,
      O => system_controller_inst_compare_data_22_DXMUX_461
    );
  system_controller_inst_compare_data_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y45"
    )
    port map (
      I0 => system_controller_inst_compare_data_22_CYINIT_463,
      I1 => system_controller_inst_compare_data_22_F,
      O => system_controller_inst_compare_data_22_XORF_462
    );
  system_controller_inst_compare_data_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y45"
    )
    port map (
      IA => system_controller_inst_compare_data_22_LOGIC_ZERO_472,
      IB => system_controller_inst_compare_data_22_LOGIC_ZERO_472,
      SEL => system_controller_inst_compare_data_22_CYSELF_466,
      O => system_controller_inst_compare_data_22_CYMUXF2_471
    );
  system_controller_inst_compare_data_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y45"
    )
    port map (
      IA => system_controller_inst_compare_data_22_LOGIC_ZERO_472,
      IB => system_controller_inst_compare_data_22_CYINIT_463,
      SEL => system_controller_inst_compare_data_22_CYSELF_466,
      O => system_controller_inst_system_controller_Result_22_cyo
    );
  system_controller_inst_compare_data_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_21_cyo,
      O => system_controller_inst_compare_data_22_CYINIT_463
    );
  system_controller_inst_compare_data_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_22_F,
      O => system_controller_inst_compare_data_22_CYSELF_466
    );
  system_controller_inst_compare_data_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_22_XORG_465,
      O => system_controller_inst_compare_data_22_DYMUX_464
    );
  system_controller_inst_compare_data_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y45"
    )
    port map (
      I0 => system_controller_inst_system_controller_Result_22_cyo,
      I1 => system_controller_inst_compare_data_22_G,
      O => system_controller_inst_compare_data_22_XORG_465
    );
  system_controller_inst_compare_data_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_22_CYMUXFAST_467,
      O => system_controller_inst_system_controller_Result_23_cyo
    );
  system_controller_inst_compare_data_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X59Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_21_cyo,
      O => system_controller_inst_compare_data_22_FASTCARRY_469
    );
  system_controller_inst_compare_data_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X59Y45"
    )
    port map (
      I0 => system_controller_inst_compare_data_22_CYSELG_473,
      I1 => system_controller_inst_compare_data_22_CYSELF_466,
      O => system_controller_inst_compare_data_22_CYAND_468
    );
  system_controller_inst_compare_data_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X59Y45"
    )
    port map (
      IA => system_controller_inst_compare_data_22_CYMUXG2_470,
      IB => system_controller_inst_compare_data_22_FASTCARRY_469,
      SEL => system_controller_inst_compare_data_22_CYAND_468,
      O => system_controller_inst_compare_data_22_CYMUXFAST_467
    );
  system_controller_inst_compare_data_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y45"
    )
    port map (
      IA => system_controller_inst_compare_data_22_LOGIC_ZERO_472,
      IB => system_controller_inst_compare_data_22_CYMUXF2_471,
      SEL => system_controller_inst_compare_data_22_CYSELG_473,
      O => system_controller_inst_compare_data_22_CYMUXG2_470
    );
  system_controller_inst_compare_data_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_22_G,
      O => system_controller_inst_compare_data_22_CYSELG_473
    );
  system_controller_inst_compare_data_22_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_compare_data_22_SRFFMUX_474
    );
  system_controller_inst_compare_data_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_compare_data_22_CLKINV_475
    );
  system_controller_inst_compare_data_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_compare_data_22_CEINV_476
    );
  system_controller_inst_Mcompar_n0037_nor_cyo4_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X91Y23"
    )
    port map (
      O => system_controller_inst_Mcompar_n0037_nor_cyo4_LOGIC_ONE_484
    );
  system_controller_inst_Mcompar_n0037_nor_cyo4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X91Y23"
    )
    port map (
      O => system_controller_inst_Mcompar_n0037_nor_cyo4_LOGIC_ZERO_477
    );
  system_controller_inst_Mcompar_n0037_nor_cyo4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y23"
    )
    port map (
      IA => system_controller_inst_Mcompar_n0037_nor_cyo4_LOGIC_ZERO_477,
      IB => system_controller_inst_Mcompar_n0037_nor_cyo4_LOGIC_ZERO_477,
      SEL => system_controller_inst_Mcompar_n0037_nor_cyo4_CYSELF_478,
      O => system_controller_inst_Mcompar_n0037_nor_cyo4_CYMUXF2_483
    );
  system_controller_inst_Mcompar_n0037_nor_cyo4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X91Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N14,
      O => system_controller_inst_Mcompar_n0037_nor_cyo4_CYSELF_478
    );
  system_controller_inst_Mcompar_n0037_nor_cyo4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X91Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Mcompar_n0037_nor_cyo3_CYMUXG_620,
      O => system_controller_inst_Mcompar_n0037_nor_cyo4_FASTCARRY_481
    );
  system_controller_inst_Mcompar_n0037_nor_cyo4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X91Y23"
    )
    port map (
      I0 => system_controller_inst_Mcompar_n0037_nor_cyo4_CYSELG_485,
      I1 => system_controller_inst_Mcompar_n0037_nor_cyo4_CYSELF_478,
      O => system_controller_inst_Mcompar_n0037_nor_cyo4_CYAND_480
    );
  system_controller_inst_Mcompar_n0037_nor_cyo4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X91Y23"
    )
    port map (
      IA => system_controller_inst_Mcompar_n0037_nor_cyo4_CYMUXG2_482,
      IB => system_controller_inst_Mcompar_n0037_nor_cyo4_FASTCARRY_481,
      SEL => system_controller_inst_Mcompar_n0037_nor_cyo4_CYAND_480,
      O => system_controller_inst_Mcompar_n0037_nor_cyo4_CYMUXFAST_479
    );
  system_controller_inst_Mcompar_n0037_nor_cyo4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y23"
    )
    port map (
      IA => system_controller_inst_Mcompar_n0037_nor_cyo4_LOGIC_ONE_484,
      IB => system_controller_inst_Mcompar_n0037_nor_cyo4_CYMUXF2_483,
      SEL => system_controller_inst_Mcompar_n0037_nor_cyo4_CYSELG_485,
      O => system_controller_inst_Mcompar_n0037_nor_cyo4_CYMUXG2_482
    );
  system_controller_inst_Mcompar_n0037_nor_cyo4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X91Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N15,
      O => system_controller_inst_Mcompar_n0037_nor_cyo4_CYSELG_485
    );
  system_controller_inst_Mcompar_n0037_and_cyo5_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X89Y22"
    )
    port map (
      O => system_controller_inst_Mcompar_n0037_and_cyo5_LOGIC_ZERO_489
    );
  system_controller_inst_Mcompar_n0037_and_cyo5_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X89Y22"
    )
    port map (
      IA => system_controller_inst_Mcompar_n0037_and_cyo5_LOGIC_ZERO_489,
      IB => system_controller_inst_Mcompar_n0037_and_cyo5_CYINIT_486,
      SEL => system_controller_inst_Mcompar_n0037_and_cyo5_CYSELF_487,
      O => system_controller_inst_Mcompar_n0037_and_cyo4
    );
  system_controller_inst_Mcompar_n0037_and_cyo5_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X89Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_Mcompar_n0037_and_cyo5_CYINIT_486
    );
  system_controller_inst_Mcompar_n0037_and_cyo5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X89Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N22,
      O => system_controller_inst_Mcompar_n0037_and_cyo5_CYSELF_487
    );
  system_controller_inst_Mcompar_n0037_and_cyo5_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X89Y22"
    )
    port map (
      IA => system_controller_inst_Mcompar_n0037_and_cyo5_LOGIC_ZERO_489,
      IB => system_controller_inst_Mcompar_n0037_and_cyo4,
      SEL => system_controller_inst_Mcompar_n0037_and_cyo5_CYSELG_490,
      O => system_controller_inst_Mcompar_n0037_and_cyo5_CYMUXG_488
    );
  system_controller_inst_Mcompar_n0037_and_cyo5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X89Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N23,
      O => system_controller_inst_Mcompar_n0037_and_cyo5_CYSELG_490
    );
  system_controller_inst_N24_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X89Y23"
    )
    port map (
      O => system_controller_inst_N24_LOGIC_ONE_491
    );
  system_controller_inst_N24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N24_pack_1,
      O => system_controller_inst_N24
    );
  system_controller_inst_N24_XBMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Mcompar_n0037_nor_cyo9,
      O => system_controller_inst_Mcompar_n0037_nor_cyo9_0
    );
  system_controller_inst_N24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X89Y23"
    )
    port map (
      IA => system_controller_inst_N24_LOGIC_ONE_491,
      IB => system_controller_inst_N24_CYINIT_492,
      SEL => system_controller_inst_N24_CYSELF_493,
      O => system_controller_inst_Mcompar_n0037_nor_cyo9
    );
  system_controller_inst_N24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X89Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Mcompar_n0037_and_cyo5_CYMUXG_488,
      O => system_controller_inst_N24_CYINIT_492
    );
  system_controller_inst_N24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X89Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N24_pack_1,
      O => system_controller_inst_N24_CYSELF_493
    );
  system_controller_inst_N24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker16_map679,
      O => system_controller_inst_Ker16_map679_0
    );
  system_controller_inst_Ker165 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X89Y23"
    )
    port map (
      ADR0 => system_controller_inst_N24,
      ADR1 => system_controller_inst_loop_count(4),
      ADR2 => system_controller_inst_loop_count(8),
      ADR3 => system_controller_inst_loop_count(3),
      O => system_controller_inst_Ker16_map679
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X36Y0"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ZERO_499
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X36Y0"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ONE_494
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y0"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ONE_494,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYINIT_495,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELF_496,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_0_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYINIT_495
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N5,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELF_496
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_XORG_497,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y0"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_0_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_XORG_497
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYMUXG_498,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_1_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X36Y0"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ZERO_499,
      IB => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_0_cyo,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELG_500,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYMUXG_498
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELG_500
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X36Y1"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_510
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORF_501,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y1"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYINIT_502,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORF_501
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y1"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_510,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_510,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF_504,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXF2_509
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y1"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_510,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYINIT_502,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF_504,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_2_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_1_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYINIT_502
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF_504
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORG_503,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y1"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_2_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORG_503
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXFAST_505,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_3_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_1_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_FASTCARRY_507
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y1"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELG_511,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF_504,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYAND_506
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y1"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXG2_508,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_FASTCARRY_507,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYAND_506,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXFAST_505
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y1"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_510,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXF2_509,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELG_511,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXG2_508
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELG_511
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X36Y2"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_521
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORF_512,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y2"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYINIT_513,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORF_512
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y2"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_521,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_521,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF_515,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXF2_520
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y2"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_521,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYINIT_513,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF_515,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_4_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_3_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYINIT_513
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF_515
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORG_514,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y2"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_4_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORG_514
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXFAST_516,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_5_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_3_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_FASTCARRY_518
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y2"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELG_522,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF_515,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYAND_517
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y2"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXG2_519,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_FASTCARRY_518,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYAND_517,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXFAST_516
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y2"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_521,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXF2_520,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELG_522,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXG2_519
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELG_522
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X36Y3"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_532
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORF_523,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y3"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYINIT_524,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORF_523
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y3"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_532,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_532,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF_526,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXF2_531
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y3"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_532,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYINIT_524,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF_526,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_6_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_5_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYINIT_524
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF_526
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORG_525,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y3"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_6_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORG_525
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXFAST_527,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_7_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_5_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_FASTCARRY_529
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y3"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELG_533,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF_526,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYAND_528
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y3"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXG2_530,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_FASTCARRY_529,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYAND_528,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXFAST_527
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y3"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_532,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXF2_531,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELG_533,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXG2_530
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELG_533
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X36Y4"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_543
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORF_534,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(8)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y4"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYINIT_535,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORF_534
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y4"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_543,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_543,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF_537,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXF2_542
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y4"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_543,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYINIT_535,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF_537,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_8_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_7_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYINIT_535
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF_537
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORG_536,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y4"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_8_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORG_536
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X36Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_7_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_FASTCARRY_540
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X36Y4"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELG_544,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF_537,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYAND_539
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X36Y4"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXG2_541,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_FASTCARRY_540,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYAND_539,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXFAST_538
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y4"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_543,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXF2_542,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELG_544,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXG2_541
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X36Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELG_544
    );
  system_controller_inst_compare_data_24_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X59Y46"
    )
    port map (
      O => system_controller_inst_compare_data_24_LOGIC_ZERO_556
    );
  system_controller_inst_compare_data_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_24_XORF_546,
      O => system_controller_inst_compare_data_24_DXMUX_545
    );
  system_controller_inst_compare_data_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y46"
    )
    port map (
      I0 => system_controller_inst_compare_data_24_CYINIT_547,
      I1 => system_controller_inst_compare_data_24_F,
      O => system_controller_inst_compare_data_24_XORF_546
    );
  system_controller_inst_compare_data_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y46"
    )
    port map (
      IA => system_controller_inst_compare_data_24_LOGIC_ZERO_556,
      IB => system_controller_inst_compare_data_24_LOGIC_ZERO_556,
      SEL => system_controller_inst_compare_data_24_CYSELF_550,
      O => system_controller_inst_compare_data_24_CYMUXF2_555
    );
  system_controller_inst_compare_data_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y46"
    )
    port map (
      IA => system_controller_inst_compare_data_24_LOGIC_ZERO_556,
      IB => system_controller_inst_compare_data_24_CYINIT_547,
      SEL => system_controller_inst_compare_data_24_CYSELF_550,
      O => system_controller_inst_system_controller_Result_24_cyo
    );
  system_controller_inst_compare_data_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_23_cyo,
      O => system_controller_inst_compare_data_24_CYINIT_547
    );
  system_controller_inst_compare_data_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_24_F,
      O => system_controller_inst_compare_data_24_CYSELF_550
    );
  system_controller_inst_compare_data_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_24_XORG_549,
      O => system_controller_inst_compare_data_24_DYMUX_548
    );
  system_controller_inst_compare_data_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y46"
    )
    port map (
      I0 => system_controller_inst_system_controller_Result_24_cyo,
      I1 => system_controller_inst_compare_data_24_G,
      O => system_controller_inst_compare_data_24_XORG_549
    );
  system_controller_inst_compare_data_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_24_CYMUXFAST_551,
      O => system_controller_inst_system_controller_Result_25_cyo
    );
  system_controller_inst_compare_data_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X59Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_23_cyo,
      O => system_controller_inst_compare_data_24_FASTCARRY_553
    );
  system_controller_inst_compare_data_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X59Y46"
    )
    port map (
      I0 => system_controller_inst_compare_data_24_CYSELG_557,
      I1 => system_controller_inst_compare_data_24_CYSELF_550,
      O => system_controller_inst_compare_data_24_CYAND_552
    );
  system_controller_inst_compare_data_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X59Y46"
    )
    port map (
      IA => system_controller_inst_compare_data_24_CYMUXG2_554,
      IB => system_controller_inst_compare_data_24_FASTCARRY_553,
      SEL => system_controller_inst_compare_data_24_CYAND_552,
      O => system_controller_inst_compare_data_24_CYMUXFAST_551
    );
  system_controller_inst_compare_data_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y46"
    )
    port map (
      IA => system_controller_inst_compare_data_24_LOGIC_ZERO_556,
      IB => system_controller_inst_compare_data_24_CYMUXF2_555,
      SEL => system_controller_inst_compare_data_24_CYSELG_557,
      O => system_controller_inst_compare_data_24_CYMUXG2_554
    );
  system_controller_inst_compare_data_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_24_G,
      O => system_controller_inst_compare_data_24_CYSELG_557
    );
  system_controller_inst_compare_data_24_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_compare_data_24_SRFFMUX_558
    );
  system_controller_inst_compare_data_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_compare_data_24_CLKINV_559
    );
  system_controller_inst_compare_data_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_compare_data_24_CEINV_560
    );
  system_controller_inst_compare_data_26_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X59Y47"
    )
    port map (
      O => system_controller_inst_compare_data_26_LOGIC_ZERO_572
    );
  system_controller_inst_compare_data_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_26_XORF_562,
      O => system_controller_inst_compare_data_26_DXMUX_561
    );
  system_controller_inst_compare_data_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y47"
    )
    port map (
      I0 => system_controller_inst_compare_data_26_CYINIT_563,
      I1 => system_controller_inst_compare_data_26_F,
      O => system_controller_inst_compare_data_26_XORF_562
    );
  system_controller_inst_compare_data_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y47"
    )
    port map (
      IA => system_controller_inst_compare_data_26_LOGIC_ZERO_572,
      IB => system_controller_inst_compare_data_26_LOGIC_ZERO_572,
      SEL => system_controller_inst_compare_data_26_CYSELF_566,
      O => system_controller_inst_compare_data_26_CYMUXF2_571
    );
  system_controller_inst_compare_data_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y47"
    )
    port map (
      IA => system_controller_inst_compare_data_26_LOGIC_ZERO_572,
      IB => system_controller_inst_compare_data_26_CYINIT_563,
      SEL => system_controller_inst_compare_data_26_CYSELF_566,
      O => system_controller_inst_system_controller_Result_26_cyo
    );
  system_controller_inst_compare_data_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_25_cyo,
      O => system_controller_inst_compare_data_26_CYINIT_563
    );
  system_controller_inst_compare_data_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_26_F,
      O => system_controller_inst_compare_data_26_CYSELF_566
    );
  system_controller_inst_compare_data_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_26_XORG_565,
      O => system_controller_inst_compare_data_26_DYMUX_564
    );
  system_controller_inst_compare_data_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y47"
    )
    port map (
      I0 => system_controller_inst_system_controller_Result_26_cyo,
      I1 => system_controller_inst_compare_data_26_G,
      O => system_controller_inst_compare_data_26_XORG_565
    );
  system_controller_inst_compare_data_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_26_CYMUXFAST_567,
      O => system_controller_inst_system_controller_Result_27_cyo
    );
  system_controller_inst_compare_data_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X59Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_25_cyo,
      O => system_controller_inst_compare_data_26_FASTCARRY_569
    );
  system_controller_inst_compare_data_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X59Y47"
    )
    port map (
      I0 => system_controller_inst_compare_data_26_CYSELG_573,
      I1 => system_controller_inst_compare_data_26_CYSELF_566,
      O => system_controller_inst_compare_data_26_CYAND_568
    );
  system_controller_inst_compare_data_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X59Y47"
    )
    port map (
      IA => system_controller_inst_compare_data_26_CYMUXG2_570,
      IB => system_controller_inst_compare_data_26_FASTCARRY_569,
      SEL => system_controller_inst_compare_data_26_CYAND_568,
      O => system_controller_inst_compare_data_26_CYMUXFAST_567
    );
  system_controller_inst_compare_data_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y47"
    )
    port map (
      IA => system_controller_inst_compare_data_26_LOGIC_ZERO_572,
      IB => system_controller_inst_compare_data_26_CYMUXF2_571,
      SEL => system_controller_inst_compare_data_26_CYSELG_573,
      O => system_controller_inst_compare_data_26_CYMUXG2_570
    );
  system_controller_inst_compare_data_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_26_G,
      O => system_controller_inst_compare_data_26_CYSELG_573
    );
  system_controller_inst_compare_data_26_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_compare_data_26_SRFFMUX_574
    );
  system_controller_inst_compare_data_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_compare_data_26_CLKINV_575
    );
  system_controller_inst_compare_data_26_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_compare_data_26_CEINV_576
    );
  system_controller_inst_compare_data_28_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X59Y48"
    )
    port map (
      O => system_controller_inst_compare_data_28_LOGIC_ZERO_588
    );
  system_controller_inst_compare_data_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_28_XORF_578,
      O => system_controller_inst_compare_data_28_DXMUX_577
    );
  system_controller_inst_compare_data_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y48"
    )
    port map (
      I0 => system_controller_inst_compare_data_28_CYINIT_579,
      I1 => system_controller_inst_compare_data_28_F,
      O => system_controller_inst_compare_data_28_XORF_578
    );
  system_controller_inst_compare_data_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y48"
    )
    port map (
      IA => system_controller_inst_compare_data_28_LOGIC_ZERO_588,
      IB => system_controller_inst_compare_data_28_LOGIC_ZERO_588,
      SEL => system_controller_inst_compare_data_28_CYSELF_582,
      O => system_controller_inst_compare_data_28_CYMUXF2_587
    );
  system_controller_inst_compare_data_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y48"
    )
    port map (
      IA => system_controller_inst_compare_data_28_LOGIC_ZERO_588,
      IB => system_controller_inst_compare_data_28_CYINIT_579,
      SEL => system_controller_inst_compare_data_28_CYSELF_582,
      O => system_controller_inst_system_controller_Result_28_cyo
    );
  system_controller_inst_compare_data_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_27_cyo,
      O => system_controller_inst_compare_data_28_CYINIT_579
    );
  system_controller_inst_compare_data_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_28_F,
      O => system_controller_inst_compare_data_28_CYSELF_582
    );
  system_controller_inst_compare_data_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_28_XORG_581,
      O => system_controller_inst_compare_data_28_DYMUX_580
    );
  system_controller_inst_compare_data_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y48"
    )
    port map (
      I0 => system_controller_inst_system_controller_Result_28_cyo,
      I1 => system_controller_inst_compare_data_28_G,
      O => system_controller_inst_compare_data_28_XORG_581
    );
  system_controller_inst_compare_data_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X59Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_Result_27_cyo,
      O => system_controller_inst_compare_data_28_FASTCARRY_585
    );
  system_controller_inst_compare_data_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X59Y48"
    )
    port map (
      I0 => system_controller_inst_compare_data_28_CYSELG_589,
      I1 => system_controller_inst_compare_data_28_CYSELF_582,
      O => system_controller_inst_compare_data_28_CYAND_584
    );
  system_controller_inst_compare_data_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X59Y48"
    )
    port map (
      IA => system_controller_inst_compare_data_28_CYMUXG2_586,
      IB => system_controller_inst_compare_data_28_FASTCARRY_585,
      SEL => system_controller_inst_compare_data_28_CYAND_584,
      O => system_controller_inst_compare_data_28_CYMUXFAST_583
    );
  system_controller_inst_compare_data_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X59Y48"
    )
    port map (
      IA => system_controller_inst_compare_data_28_LOGIC_ZERO_588,
      IB => system_controller_inst_compare_data_28_CYMUXF2_587,
      SEL => system_controller_inst_compare_data_28_CYSELG_589,
      O => system_controller_inst_compare_data_28_CYMUXG2_586
    );
  system_controller_inst_compare_data_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X59Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_28_G,
      O => system_controller_inst_compare_data_28_CYSELG_589
    );
  system_controller_inst_compare_data_28_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_compare_data_28_SRFFMUX_590
    );
  system_controller_inst_compare_data_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_compare_data_28_CLKINV_591
    );
  system_controller_inst_compare_data_28_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_compare_data_28_CEINV_592
    );
  system_controller_inst_compare_data_30_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X59Y49"
    )
    port map (
      O => system_controller_inst_compare_data_30_LOGIC_ZERO_595
    );
  system_controller_inst_compare_data_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_30_XORF_594,
      O => system_controller_inst_compare_data_30_DXMUX_593
    );
  system_controller_inst_compare_data_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X59Y49"
    )
    port map (
      I0 => system_controller_inst_compare_data_30_CYINIT_596,
      I1 => system_controller_inst_compare_data_30_F,
      O => system_controller_inst_compare_data_30_XORF_594
    );
  system_controller_inst_compare_data_30_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X59Y49"
    )
    port map (
      IA => system_controller_inst_compare_data_30_LOGIC_ZERO_595,
      IB => system_controller_inst_compare_data_30_CYINIT_596,
      SEL => system_controller_inst_compare_data_30_CYSELF_597,
      O => system_controller_inst_system_controller_Result_30_cyo
    );
  system_controller_inst_compare_data_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X59Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_28_CYMUXFAST_583,
      O => system_controller_inst_compare_data_30_CYINIT_596
    );
  system_controller_inst_compare_data_30_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X59Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_30_F,
      O => system_controller_inst_compare_data_30_CYSELF_597
    );
  system_controller_inst_compare_data_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_compare_data_30_XORG_599,
      O => system_controller_inst_compare_data_30_DYMUX_598
    );
  system_controller_inst_compare_data_30_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X59Y49"
    )
    port map (
      I0 => system_controller_inst_system_controller_Result_30_cyo,
      I1 => system_controller_inst_compare_data_31_rt_600,
      O => system_controller_inst_compare_data_30_XORG_599
    );
  system_controller_inst_compare_data_30_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_compare_data_30_SRFFMUX_601
    );
  system_controller_inst_compare_data_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_compare_data_30_CLKINV_602
    );
  system_controller_inst_compare_data_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_compare_data_30_CEINV_603
    );
  system_controller_inst_compare_data_31_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X59Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_compare_data(31),
      ADR3 => VCC,
      O => system_controller_inst_compare_data_31_rt_600
    );
  system_controller_inst_Mcompar_n0037_nor_cyo_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X88Y22"
    )
    port map (
      O => system_controller_inst_Mcompar_n0037_nor_cyo_LOGIC_ONE_609
    );
  system_controller_inst_Mcompar_n0037_nor_cyo_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X88Y22"
    )
    port map (
      O => system_controller_inst_Mcompar_n0037_nor_cyo_LOGIC_ZERO_604
    );
  system_controller_inst_Mcompar_n0037_nor_cyo_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X88Y22"
    )
    port map (
      IA => system_controller_inst_Mcompar_n0037_nor_cyo_LOGIC_ZERO_604,
      IB => system_controller_inst_Mcompar_n0037_nor_cyo_CYINIT_605,
      SEL => system_controller_inst_Mcompar_n0037_nor_cyo_CYSELF_606,
      O => system_controller_inst_Mcompar_n0037_and_cyo
    );
  system_controller_inst_Mcompar_n0037_nor_cyo_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X88Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_Mcompar_n0037_nor_cyo_CYINIT_605
    );
  system_controller_inst_Mcompar_n0037_nor_cyo_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X88Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_loop_count_1_rt_607,
      O => system_controller_inst_Mcompar_n0037_nor_cyo_CYSELF_606
    );
  system_controller_inst_Mcompar_n0037_nor_cyo_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X88Y22"
    )
    port map (
      IA => system_controller_inst_Mcompar_n0037_nor_cyo_LOGIC_ONE_609,
      IB => system_controller_inst_Mcompar_n0037_and_cyo,
      SEL => system_controller_inst_Mcompar_n0037_nor_cyo_CYSELG_610,
      O => system_controller_inst_Mcompar_n0037_nor_cyo_CYMUXG_608
    );
  system_controller_inst_Mcompar_n0037_nor_cyo_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X88Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N9,
      O => system_controller_inst_Mcompar_n0037_nor_cyo_CYSELG_610
    );
  system_controller_inst_Mcompar_n0037_nor_cyo2_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X88Y23"
    )
    port map (
      O => system_controller_inst_Mcompar_n0037_nor_cyo2_LOGIC_ONE_614
    );
  system_controller_inst_Mcompar_n0037_nor_cyo2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X88Y23"
    )
    port map (
      IA => system_controller_inst_Mcompar_n0037_nor_cyo2_LOGIC_ONE_614,
      IB => system_controller_inst_Mcompar_n0037_nor_cyo2_CYINIT_611,
      SEL => system_controller_inst_Mcompar_n0037_nor_cyo2_CYSELF_612,
      O => system_controller_inst_Mcompar_n0037_nor_cyo1
    );
  system_controller_inst_Mcompar_n0037_nor_cyo2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X88Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Mcompar_n0037_nor_cyo_CYMUXG_608,
      O => system_controller_inst_Mcompar_n0037_nor_cyo2_CYINIT_611
    );
  system_controller_inst_Mcompar_n0037_nor_cyo2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X88Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N10,
      O => system_controller_inst_Mcompar_n0037_nor_cyo2_CYSELF_612
    );
  system_controller_inst_Mcompar_n0037_nor_cyo2_YBMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Mcompar_n0037_nor_cyo2_CYMUXG_613,
      O => system_controller_inst_Mcompar_n0037_nor_cyo2
    );
  system_controller_inst_Mcompar_n0037_nor_cyo2_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X88Y23"
    )
    port map (
      IA => system_controller_inst_Mcompar_n0037_nor_cyo2_LOGIC_ONE_614,
      IB => system_controller_inst_Mcompar_n0037_nor_cyo1,
      SEL => system_controller_inst_Mcompar_n0037_nor_cyo2_CYSELG_615,
      O => system_controller_inst_Mcompar_n0037_nor_cyo2_CYMUXG_613
    );
  system_controller_inst_Mcompar_n0037_nor_cyo2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X88Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N11,
      O => system_controller_inst_Mcompar_n0037_nor_cyo2_CYSELG_615
    );
  system_controller_inst_Mcompar_n0037_nor_cyo3_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X91Y22"
    )
    port map (
      O => system_controller_inst_Mcompar_n0037_nor_cyo3_LOGIC_ONE_621
    );
  system_controller_inst_Mcompar_n0037_nor_cyo3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X91Y22"
    )
    port map (
      O => system_controller_inst_Mcompar_n0037_nor_cyo3_LOGIC_ZERO_616
    );
  system_controller_inst_Mcompar_n0037_nor_cyo3_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X91Y22"
    )
    port map (
      IA => system_controller_inst_Mcompar_n0037_nor_cyo3_LOGIC_ZERO_616,
      IB => system_controller_inst_Mcompar_n0037_nor_cyo3_CYINIT_617,
      SEL => system_controller_inst_Mcompar_n0037_nor_cyo3_CYSELF_618,
      O => system_controller_inst_Mcompar_n0037_and_cyo1
    );
  system_controller_inst_Mcompar_n0037_nor_cyo3_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X91Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_Mcompar_n0037_nor_cyo3_CYINIT_617
    );
  system_controller_inst_Mcompar_n0037_nor_cyo3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X91Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_loop_count_2_rt_619,
      O => system_controller_inst_Mcompar_n0037_nor_cyo3_CYSELF_618
    );
  system_controller_inst_Mcompar_n0037_nor_cyo3_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X91Y22"
    )
    port map (
      IA => system_controller_inst_Mcompar_n0037_nor_cyo3_LOGIC_ONE_621,
      IB => system_controller_inst_Mcompar_n0037_and_cyo1,
      SEL => system_controller_inst_Mcompar_n0037_nor_cyo3_CYSELG_622,
      O => system_controller_inst_Mcompar_n0037_nor_cyo3_CYMUXG_620
    );
  system_controller_inst_Mcompar_n0037_nor_cyo3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X91Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N13,
      O => system_controller_inst_Mcompar_n0037_nor_cyo3_CYSELG_622
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X36Y5"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_LOGIC_ZERO_624
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORF_623,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(10)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X36Y5"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYINIT_625,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORF_623
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X36Y5"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_LOGIC_ZERO_624,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYINIT_625,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYSELF_626,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_10_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X36Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXFAST_538,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYINIT_625
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X36Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYSELF_626
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORG_627,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(11)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X36Y5"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_10_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_rt_628,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORG_627
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORF_630,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DXMUX_629
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y4"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYINIT_631,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N8,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORF_630
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0F_632,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYINIT_631,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELF_633,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_0_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYINIT_631
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0F_632
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N8,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELF_633
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORG_635,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DYMUX_634
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y4"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_0_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N9,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORG_635
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYMUXG_636,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_1_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0G_637,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_0_cyo,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELG_638,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYMUXG_636
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0G_637
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N9,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELG_638
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_SRFFMUX_639
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CLKINV_640
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_1_lut : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X55Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N9
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORF_642,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DXMUX_641
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYINIT_643,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N10,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORF_642
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F_644,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F_644,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF_647,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXF2_652
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F_644,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYINIT_643,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF_647,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_2_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYINIT_643
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F_644
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N10,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF_647
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORG_646,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DYMUX_645
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_2_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N11,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORG_646
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXFAST_648,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_FASTCARRY_650
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELG_654,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF_647,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYAND_649
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXG2_651,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_FASTCARRY_650,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYAND_649,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXFAST_648
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0G_653,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXF2_652,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELG_654,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXG2_651
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0G_653
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N11,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELG_654
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_SRFFMUX_655
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CLKINV_656
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_3_lut : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X55Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N11
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORF_658,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DXMUX_657
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y6"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYINIT_659,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N12,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORF_658
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F_660,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F_660,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF_663,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXF2_668
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F_660,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYINIT_659,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF_663,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_4_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYINIT_659
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F_660
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N12,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF_663
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORG_662,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DYMUX_661
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y6"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_4_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N13,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORG_662
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_FASTCARRY_666
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y6"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELG_670,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF_663,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYAND_665
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXG2_667,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_FASTCARRY_666,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYAND_665,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXFAST_664
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0G_669,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXF2_668,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELG_670,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXG2_667
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0G_669
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N13,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELG_670
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_SRFFMUX_671
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CLKINV_672
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_5_lut : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X55Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N13
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORF_674,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DXMUX_673
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y7"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYINIT_675,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N14,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORF_674
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y7"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CY0F_676,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYINIT_675,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYSELF_677,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_6_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXFAST_664,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYINIT_675
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CY0F_676
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N14,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYSELF_677
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORG_679,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DYMUX_678
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y7"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_6_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N15,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORG_679
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_SRFFMUX_680
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CLKINV_681
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_7_lut : X_LUT4
    generic map(
      INIT => X"F00F",
      LOC => "SLICE_X55Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N15
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X82Y16"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ZERO_689
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X82Y16"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ONE_683
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Result_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_DXMUX_682
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X82Y16"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ONE_683,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYINIT_684,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELF_685,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_0_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X82Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYINIT_684
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X82Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Result_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELF_685
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_0_XORG_687,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_DYMUX_686
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X82Y16"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_0_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_0_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_XORG_687
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYMUXG_688,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_1_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X82Y16"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ZERO_689,
      IB => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_0_cyo,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELG_690,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYMUXG_688
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X82Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_0_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELG_690
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_SRFFMUX_691
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CLKINV_692
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CEINV_693
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X82Y17"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_705
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_XORF_695,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_DXMUX_694
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X82Y17"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYINIT_696,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_2_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_XORF_695
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X82Y17"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_705,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_705,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF_699,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXF2_704
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X82Y17"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_705,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYINIT_696,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF_699,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_2_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X82Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYINIT_696
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X82Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF_699
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_XORG_698,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_DYMUX_697
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X82Y17"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_2_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_2_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_XORG_698
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXFAST_700,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X82Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_FASTCARRY_702
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X82Y17"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELG_706,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF_699,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYAND_701
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X82Y17"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXG2_703,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_2_FASTCARRY_702,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYAND_701,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXFAST_700
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X82Y17"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_705,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXF2_704,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELG_706,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXG2_703
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X82Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELG_706
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_SRFFMUX_707
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CLKINV_708
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CEINV_709
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X82Y18"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_721
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_XORF_711,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_DXMUX_710
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X82Y18"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYINIT_712,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_4_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_XORF_711
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X82Y18"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_721,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_721,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF_715,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXF2_720
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X82Y18"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_721,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYINIT_712,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF_715,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_4_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X82Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYINIT_712
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X82Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF_715
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_XORG_714,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_DYMUX_713
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X82Y18"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_4_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_4_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_XORG_714
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXFAST_716,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_5_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X82Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_FASTCARRY_718
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X82Y18"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELG_722,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF_715,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYAND_717
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X82Y18"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXG2_719,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_4_FASTCARRY_718,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYAND_717,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXFAST_716
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X82Y18"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_721,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXF2_720,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELG_722,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXG2_719
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X82Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELG_722
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_SRFFMUX_723
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CLKINV_724
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CEINV_725
    );
  system_controller_inst_Eq_stage_cyo3_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X58Y39"
    )
    port map (
      O => system_controller_inst_Eq_stage_cyo3_LOGIC_ZERO_732
    );
  system_controller_inst_Eq_stage_cyo3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X58Y39"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo3_LOGIC_ZERO_732,
      IB => system_controller_inst_Eq_stage_cyo3_LOGIC_ZERO_732,
      SEL => system_controller_inst_Eq_stage_cyo3_CYSELF_726,
      O => system_controller_inst_Eq_stage_cyo3_CYMUXF2_731
    );
  system_controller_inst_Eq_stage_cyo3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X58Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N29,
      O => system_controller_inst_Eq_stage_cyo3_CYSELF_726
    );
  system_controller_inst_Eq_stage_cyo3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X58Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Eq_stage_cyo1_CYMUXG_883,
      O => system_controller_inst_Eq_stage_cyo3_FASTCARRY_729
    );
  system_controller_inst_Eq_stage_cyo3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X58Y39"
    )
    port map (
      I0 => system_controller_inst_Eq_stage_cyo3_CYSELG_733,
      I1 => system_controller_inst_Eq_stage_cyo3_CYSELF_726,
      O => system_controller_inst_Eq_stage_cyo3_CYAND_728
    );
  system_controller_inst_Eq_stage_cyo3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X58Y39"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo3_CYMUXG2_730,
      IB => system_controller_inst_Eq_stage_cyo3_FASTCARRY_729,
      SEL => system_controller_inst_Eq_stage_cyo3_CYAND_728,
      O => system_controller_inst_Eq_stage_cyo3_CYMUXFAST_727
    );
  system_controller_inst_Eq_stage_cyo3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X58Y39"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo3_LOGIC_ZERO_732,
      IB => system_controller_inst_Eq_stage_cyo3_CYMUXF2_731,
      SEL => system_controller_inst_Eq_stage_cyo3_CYSELG_733,
      O => system_controller_inst_Eq_stage_cyo3_CYMUXG2_730
    );
  system_controller_inst_Eq_stage_cyo3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X58Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N30,
      O => system_controller_inst_Eq_stage_cyo3_CYSELG_733
    );
  system_controller_inst_Eq_stage_cyo5_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X58Y40"
    )
    port map (
      O => system_controller_inst_Eq_stage_cyo5_LOGIC_ZERO_740
    );
  system_controller_inst_Eq_stage_cyo5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X58Y40"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo5_LOGIC_ZERO_740,
      IB => system_controller_inst_Eq_stage_cyo5_LOGIC_ZERO_740,
      SEL => system_controller_inst_Eq_stage_cyo5_CYSELF_734,
      O => system_controller_inst_Eq_stage_cyo5_CYMUXF2_739
    );
  system_controller_inst_Eq_stage_cyo5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X58Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N31,
      O => system_controller_inst_Eq_stage_cyo5_CYSELF_734
    );
  system_controller_inst_Eq_stage_cyo5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X58Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Eq_stage_cyo3_CYMUXFAST_727,
      O => system_controller_inst_Eq_stage_cyo5_FASTCARRY_737
    );
  system_controller_inst_Eq_stage_cyo5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X58Y40"
    )
    port map (
      I0 => system_controller_inst_Eq_stage_cyo5_CYSELG_741,
      I1 => system_controller_inst_Eq_stage_cyo5_CYSELF_734,
      O => system_controller_inst_Eq_stage_cyo5_CYAND_736
    );
  system_controller_inst_Eq_stage_cyo5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X58Y40"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo5_CYMUXG2_738,
      IB => system_controller_inst_Eq_stage_cyo5_FASTCARRY_737,
      SEL => system_controller_inst_Eq_stage_cyo5_CYAND_736,
      O => system_controller_inst_Eq_stage_cyo5_CYMUXFAST_735
    );
  system_controller_inst_Eq_stage_cyo5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X58Y40"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo5_LOGIC_ZERO_740,
      IB => system_controller_inst_Eq_stage_cyo5_CYMUXF2_739,
      SEL => system_controller_inst_Eq_stage_cyo5_CYSELG_741,
      O => system_controller_inst_Eq_stage_cyo5_CYMUXG2_738
    );
  system_controller_inst_Eq_stage_cyo5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X58Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N32,
      O => system_controller_inst_Eq_stage_cyo5_CYSELG_741
    );
  system_controller_inst_Eq_stage_cyo7_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X58Y41"
    )
    port map (
      O => system_controller_inst_Eq_stage_cyo7_LOGIC_ZERO_748
    );
  system_controller_inst_Eq_stage_cyo7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X58Y41"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo7_LOGIC_ZERO_748,
      IB => system_controller_inst_Eq_stage_cyo7_LOGIC_ZERO_748,
      SEL => system_controller_inst_Eq_stage_cyo7_CYSELF_742,
      O => system_controller_inst_Eq_stage_cyo7_CYMUXF2_747
    );
  system_controller_inst_Eq_stage_cyo7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X58Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N33,
      O => system_controller_inst_Eq_stage_cyo7_CYSELF_742
    );
  system_controller_inst_Eq_stage_cyo7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X58Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Eq_stage_cyo5_CYMUXFAST_735,
      O => system_controller_inst_Eq_stage_cyo7_FASTCARRY_745
    );
  system_controller_inst_Eq_stage_cyo7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X58Y41"
    )
    port map (
      I0 => system_controller_inst_Eq_stage_cyo7_CYSELG_749,
      I1 => system_controller_inst_Eq_stage_cyo7_CYSELF_742,
      O => system_controller_inst_Eq_stage_cyo7_CYAND_744
    );
  system_controller_inst_Eq_stage_cyo7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X58Y41"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo7_CYMUXG2_746,
      IB => system_controller_inst_Eq_stage_cyo7_FASTCARRY_745,
      SEL => system_controller_inst_Eq_stage_cyo7_CYAND_744,
      O => system_controller_inst_Eq_stage_cyo7_CYMUXFAST_743
    );
  system_controller_inst_Eq_stage_cyo7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X58Y41"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo7_LOGIC_ZERO_748,
      IB => system_controller_inst_Eq_stage_cyo7_CYMUXF2_747,
      SEL => system_controller_inst_Eq_stage_cyo7_CYSELG_749,
      O => system_controller_inst_Eq_stage_cyo7_CYMUXG2_746
    );
  system_controller_inst_Eq_stage_cyo7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X58Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N34,
      O => system_controller_inst_Eq_stage_cyo7_CYSELG_749
    );
  system_controller_inst_Eq_stage_cyo9_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X58Y42"
    )
    port map (
      O => system_controller_inst_Eq_stage_cyo9_LOGIC_ZERO_756
    );
  system_controller_inst_Eq_stage_cyo9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X58Y42"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo9_LOGIC_ZERO_756,
      IB => system_controller_inst_Eq_stage_cyo9_LOGIC_ZERO_756,
      SEL => system_controller_inst_Eq_stage_cyo9_CYSELF_750,
      O => system_controller_inst_Eq_stage_cyo9_CYMUXF2_755
    );
  system_controller_inst_Eq_stage_cyo9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X58Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N35,
      O => system_controller_inst_Eq_stage_cyo9_CYSELF_750
    );
  system_controller_inst_Eq_stage_cyo9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X58Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Eq_stage_cyo7_CYMUXFAST_743,
      O => system_controller_inst_Eq_stage_cyo9_FASTCARRY_753
    );
  system_controller_inst_Eq_stage_cyo9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X58Y42"
    )
    port map (
      I0 => system_controller_inst_Eq_stage_cyo9_CYSELG_757,
      I1 => system_controller_inst_Eq_stage_cyo9_CYSELF_750,
      O => system_controller_inst_Eq_stage_cyo9_CYAND_752
    );
  system_controller_inst_Eq_stage_cyo9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X58Y42"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo9_CYMUXG2_754,
      IB => system_controller_inst_Eq_stage_cyo9_FASTCARRY_753,
      SEL => system_controller_inst_Eq_stage_cyo9_CYAND_752,
      O => system_controller_inst_Eq_stage_cyo9_CYMUXFAST_751
    );
  system_controller_inst_Eq_stage_cyo9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X58Y42"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo9_LOGIC_ZERO_756,
      IB => system_controller_inst_Eq_stage_cyo9_CYMUXF2_755,
      SEL => system_controller_inst_Eq_stage_cyo9_CYSELG_757,
      O => system_controller_inst_Eq_stage_cyo9_CYMUXG2_754
    );
  system_controller_inst_Eq_stage_cyo9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X58Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N36,
      O => system_controller_inst_Eq_stage_cyo9_CYSELG_757
    );
  system_controller_inst_Eq_stage_cyo11_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X58Y43"
    )
    port map (
      O => system_controller_inst_Eq_stage_cyo11_LOGIC_ZERO_764
    );
  system_controller_inst_Eq_stage_cyo11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X58Y43"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo11_LOGIC_ZERO_764,
      IB => system_controller_inst_Eq_stage_cyo11_LOGIC_ZERO_764,
      SEL => system_controller_inst_Eq_stage_cyo11_CYSELF_758,
      O => system_controller_inst_Eq_stage_cyo11_CYMUXF2_763
    );
  system_controller_inst_Eq_stage_cyo11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X58Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N37,
      O => system_controller_inst_Eq_stage_cyo11_CYSELF_758
    );
  system_controller_inst_Eq_stage_cyo11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X58Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Eq_stage_cyo9_CYMUXFAST_751,
      O => system_controller_inst_Eq_stage_cyo11_FASTCARRY_761
    );
  system_controller_inst_Eq_stage_cyo11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X58Y43"
    )
    port map (
      I0 => system_controller_inst_Eq_stage_cyo11_CYSELG_765,
      I1 => system_controller_inst_Eq_stage_cyo11_CYSELF_758,
      O => system_controller_inst_Eq_stage_cyo11_CYAND_760
    );
  system_controller_inst_Eq_stage_cyo11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X58Y43"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo11_CYMUXG2_762,
      IB => system_controller_inst_Eq_stage_cyo11_FASTCARRY_761,
      SEL => system_controller_inst_Eq_stage_cyo11_CYAND_760,
      O => system_controller_inst_Eq_stage_cyo11_CYMUXFAST_759
    );
  system_controller_inst_Eq_stage_cyo11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X58Y43"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo11_LOGIC_ZERO_764,
      IB => system_controller_inst_Eq_stage_cyo11_CYMUXF2_763,
      SEL => system_controller_inst_Eq_stage_cyo11_CYSELG_765,
      O => system_controller_inst_Eq_stage_cyo11_CYMUXG2_762
    );
  system_controller_inst_Eq_stage_cyo11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X58Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N38,
      O => system_controller_inst_Eq_stage_cyo11_CYSELG_765
    );
  system_controller_inst_Eq_stage_cyo13_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X58Y44"
    )
    port map (
      O => system_controller_inst_Eq_stage_cyo13_LOGIC_ZERO_772
    );
  system_controller_inst_Eq_stage_cyo13_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X58Y44"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo13_LOGIC_ZERO_772,
      IB => system_controller_inst_Eq_stage_cyo13_LOGIC_ZERO_772,
      SEL => system_controller_inst_Eq_stage_cyo13_CYSELF_766,
      O => system_controller_inst_Eq_stage_cyo13_CYMUXF2_771
    );
  system_controller_inst_Eq_stage_cyo13_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X58Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N39,
      O => system_controller_inst_Eq_stage_cyo13_CYSELF_766
    );
  system_controller_inst_Eq_stage_cyo13_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X58Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Eq_stage_cyo11_CYMUXFAST_759,
      O => system_controller_inst_Eq_stage_cyo13_FASTCARRY_769
    );
  system_controller_inst_Eq_stage_cyo13_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X58Y44"
    )
    port map (
      I0 => system_controller_inst_Eq_stage_cyo13_CYSELG_773,
      I1 => system_controller_inst_Eq_stage_cyo13_CYSELF_766,
      O => system_controller_inst_Eq_stage_cyo13_CYAND_768
    );
  system_controller_inst_Eq_stage_cyo13_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X58Y44"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo13_CYMUXG2_770,
      IB => system_controller_inst_Eq_stage_cyo13_FASTCARRY_769,
      SEL => system_controller_inst_Eq_stage_cyo13_CYAND_768,
      O => system_controller_inst_Eq_stage_cyo13_CYMUXFAST_767
    );
  system_controller_inst_Eq_stage_cyo13_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X58Y44"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo13_LOGIC_ZERO_772,
      IB => system_controller_inst_Eq_stage_cyo13_CYMUXF2_771,
      SEL => system_controller_inst_Eq_stage_cyo13_CYSELG_773,
      O => system_controller_inst_Eq_stage_cyo13_CYMUXG2_770
    );
  system_controller_inst_Eq_stage_cyo13_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X58Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N40,
      O => system_controller_inst_Eq_stage_cyo13_CYSELG_773
    );
  system_controller_inst_Eq_stage_cyo15_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X58Y45"
    )
    port map (
      O => system_controller_inst_Eq_stage_cyo15_LOGIC_ZERO_777
    );
  system_controller_inst_Eq_stage_cyo15_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X58Y45"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo15_LOGIC_ZERO_777,
      IB => system_controller_inst_Eq_stage_cyo15_CYINIT_774,
      SEL => system_controller_inst_Eq_stage_cyo15_CYSELF_775,
      O => system_controller_inst_Eq_stage_cyo14
    );
  system_controller_inst_Eq_stage_cyo15_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X58Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Eq_stage_cyo13_CYMUXFAST_767,
      O => system_controller_inst_Eq_stage_cyo15_CYINIT_774
    );
  system_controller_inst_Eq_stage_cyo15_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X58Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N41,
      O => system_controller_inst_Eq_stage_cyo15_CYSELF_775
    );
  system_controller_inst_Eq_stage_cyo15_YBMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Eq_stage_cyo15_CYMUXG_776,
      O => system_controller_inst_Eq_stage_cyo15
    );
  system_controller_inst_Eq_stage_cyo15_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X58Y45"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo15_LOGIC_ZERO_777,
      IB => system_controller_inst_Eq_stage_cyo14,
      SEL => system_controller_inst_Eq_stage_cyo15_CYSELG_778,
      O => system_controller_inst_Eq_stage_cyo15_CYMUXG_776
    );
  system_controller_inst_Eq_stage_cyo15_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X58Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N42,
      O => system_controller_inst_Eq_stage_cyo15_CYSELG_778
    );
  system_controller_inst_Eq_stagelut14 : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X58Y45"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(28),
      ADR1 => system_controller_inst_compare_data(29),
      ADR2 => user_output_data(28),
      ADR3 => user_output_data(29),
      O => system_controller_inst_N41
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N16_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DXMUX_779
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0F_781,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYINIT_780,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELF_782,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_0_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYINIT_780
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0F_781
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N16_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELF_782
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_XORG_784,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DYMUX_783
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y4"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_0_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N17,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_XORG_784
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYMUXG_785,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_1_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X54Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0G_786,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_0_cyo,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELG_787,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYMUXG_785
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0G_786
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N17,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELG_787
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_SRFFMUX_788
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CLKINV_789
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_1_lut : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N17
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORF_791,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DXMUX_790
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYINIT_792,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N18,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORF_791
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F_793,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F_793,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF_796,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXF2_801
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F_793,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYINIT_792,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF_796,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_2_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYINIT_792
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F_793
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N18,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF_796
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORG_795,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DYMUX_794
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_2_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N19,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORG_795
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXFAST_797,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_FASTCARRY_799
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELG_803,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF_796,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYAND_798
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXG2_800,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_FASTCARRY_799,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYAND_798,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXFAST_797
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0G_802,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXF2_801,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELG_803,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXG2_800
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0G_802
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N19,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELG_803
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_SRFFMUX_804
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CLKINV_805
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X82Y19"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_817
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_XORF_807,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_DXMUX_806
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X82Y19"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYINIT_808,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_6_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_XORF_807
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X82Y19"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_817,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_817,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF_811,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXF2_816
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X82Y19"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_817,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYINIT_808,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF_811,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_6_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X82Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_5_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYINIT_808
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X82Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF_811
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_XORG_810,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_DYMUX_809
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X82Y19"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_6_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_6_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_XORG_810
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXFAST_812,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_7_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X82Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_5_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_FASTCARRY_814
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X82Y19"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELG_818,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF_811,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYAND_813
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X82Y19"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXG2_815,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_6_FASTCARRY_814,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYAND_813,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXFAST_812
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X82Y19"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_817,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXF2_816,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELG_818,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXG2_815
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X82Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELG_818
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_SRFFMUX_819
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CLKINV_820
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CEINV_821
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X82Y20"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_833
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_XORF_823,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_DXMUX_822
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X82Y20"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYINIT_824,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_8_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_XORF_823
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X82Y20"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_833,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_833,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF_827,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXF2_832
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X82Y20"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_833,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYINIT_824,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF_827,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_8_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X82Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_7_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYINIT_824
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X82Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF_827
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_XORG_826,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_DYMUX_825
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X82Y20"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_8_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_8_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_XORG_826
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXFAST_828,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_9_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X82Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_7_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_FASTCARRY_830
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X82Y20"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELG_834,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF_827,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYAND_829
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X82Y20"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXG2_831,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_8_FASTCARRY_830,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYAND_829,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXFAST_828
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X82Y20"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_833,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXF2_832,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELG_834,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXG2_831
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X82Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELG_834
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_SRFFMUX_835
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CLKINV_836
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CEINV_837
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X82Y21"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_849
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_XORF_839,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_DXMUX_838
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X82Y21"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYINIT_840,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_10_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_XORF_839
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X82Y21"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_849,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_849,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF_843,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXF2_848
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X82Y21"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_849,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYINIT_840,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF_843,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_10_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X82Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_9_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYINIT_840
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X82Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF_843
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_XORG_842,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_DYMUX_841
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X82Y21"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_10_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_10_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_XORG_842
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXFAST_844,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_11_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X82Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_9_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_FASTCARRY_846
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X82Y21"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELG_850,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF_843,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYAND_845
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X82Y21"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXG2_847,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_10_FASTCARRY_846,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYAND_845,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXFAST_844
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X82Y21"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_849,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXF2_848,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELG_850,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXG2_847
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X82Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELG_850
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_SRFFMUX_851
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CLKINV_852
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CEINV_853
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X82Y22"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_865
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_XORF_855,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_DXMUX_854
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X82Y22"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYINIT_856,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_12_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_XORF_855
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X82Y22"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_865,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_865,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF_859,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXF2_864
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X82Y22"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_865,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYINIT_856,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF_859,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_12_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X82Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_11_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYINIT_856
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X82Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF_859
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_XORG_858,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_DYMUX_857
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X82Y22"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_12_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_12_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_XORG_858
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X82Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_11_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_FASTCARRY_862
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X82Y22"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELG_866,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF_859,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYAND_861
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X82Y22"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXG2_863,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_12_FASTCARRY_862,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYAND_861,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXFAST_860
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X82Y22"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_865,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXF2_864,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELG_866,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXG2_863
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X82Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELG_866
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_SRFFMUX_867
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CLKINV_868
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CEINV_869
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X82Y23"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_LOGIC_ZERO_872
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_14_XORF_871,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_DXMUX_870
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X82Y23"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_14_CYINIT_873,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_14_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_XORF_871
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X82Y23"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_14_LOGIC_ZERO_872,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_14_CYINIT_873,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_14_CYSELF_874,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_14_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X82Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXFAST_860,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_CYINIT_873
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X82Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_14_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_CYSELF_874
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_14_XORG_876,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_DYMUX_875
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X82Y23"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_14_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_15_rt_877,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_XORG_876
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_SRFFMUX_878
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_CLKINV_879
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_CEINV_880
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_15_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X82Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_Counter200(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_15_rt_877
    );
  system_controller_inst_Eq_stage_cyo1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X58Y38"
    )
    port map (
      O => system_controller_inst_Eq_stage_cyo1_LOGIC_ZERO_884
    );
  system_controller_inst_Eq_stage_cyo1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X58Y38"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo1_LOGIC_ZERO_884,
      IB => system_controller_inst_Eq_stage_cyo1_CYINIT_881,
      SEL => system_controller_inst_Eq_stage_cyo1_CYSELF_882,
      O => system_controller_inst_Eq_stage_cyo
    );
  system_controller_inst_Eq_stage_cyo1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X58Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_Eq_stage_cyo1_CYINIT_881
    );
  system_controller_inst_Eq_stage_cyo1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X58Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N27,
      O => system_controller_inst_Eq_stage_cyo1_CYSELF_882
    );
  system_controller_inst_Eq_stage_cyo1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X58Y38"
    )
    port map (
      IA => system_controller_inst_Eq_stage_cyo1_LOGIC_ZERO_884,
      IB => system_controller_inst_Eq_stage_cyo,
      SEL => system_controller_inst_Eq_stage_cyo1_CYSELG_885,
      O => system_controller_inst_Eq_stage_cyo1_CYMUXG_883
    );
  system_controller_inst_Eq_stage_cyo1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X58Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N28,
      O => system_controller_inst_Eq_stage_cyo1_CYSELG_885
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_3_lut : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N19
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORF_887,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DXMUX_886
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y6"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYINIT_888,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N20,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORF_887
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F_889,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F_889,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF_892,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXF2_897
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F_889,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYINIT_888,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF_892,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_4_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYINIT_888
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F_889
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N20,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF_892
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORG_891,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DYMUX_890
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y6"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_4_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N21,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORG_891
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_FASTCARRY_895
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y6"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELG_899,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF_892,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYAND_894
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXG2_896,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_FASTCARRY_895,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYAND_894,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXFAST_893
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0G_898,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXF2_897,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELG_899,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXG2_896
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0G_898
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N21,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELG_899
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_SRFFMUX_900
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CLKINV_901
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_5_lut : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X54Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N21
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORF_903,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DXMUX_902
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y7"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYINIT_904,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N22,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORF_903
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y7"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CY0F_905,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYINIT_904,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYSELF_906,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_6_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXFAST_893,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYINIT_904
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CY0F_905
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N22,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYSELF_906
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORG_908,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DYMUX_907
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y7"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_6_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N23,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORG_908
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_SRFFMUX_909
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CLKINV_910
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_7_lut : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X54Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(7),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N23
    );
  system_controller_inst_n0054_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X90Y20"
    )
    port map (
      O => system_controller_inst_n0054_1_LOGIC_ZERO_916
    );
  system_controller_inst_n0054_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X90Y20"
    )
    port map (
      O => system_controller_inst_n0054_1_LOGIC_ONE_911
    );
  system_controller_inst_n0054_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X90Y20"
    )
    port map (
      IA => system_controller_inst_n0054_1_LOGIC_ONE_911,
      IB => system_controller_inst_n0054_1_CYINIT_912,
      SEL => system_controller_inst_n0054_1_CYSELF_913,
      O => system_controller_inst_system_controller_n0054_0_cyo
    );
  system_controller_inst_n0054_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X90Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => system_controller_inst_n0054_1_CYINIT_912
    );
  system_controller_inst_n0054_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X90Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N6,
      O => system_controller_inst_n0054_1_CYSELF_913
    );
  system_controller_inst_n0054_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_1_XORG_914,
      O => system_controller_inst_n0054(1)
    );
  system_controller_inst_n0054_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X90Y20"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0054_0_cyo,
      I1 => system_controller_inst_n0054_1_G,
      O => system_controller_inst_n0054_1_XORG_914
    );
  system_controller_inst_n0054_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_1_CYMUXG_915,
      O => system_controller_inst_system_controller_n0054_1_cyo
    );
  system_controller_inst_n0054_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X90Y20"
    )
    port map (
      IA => system_controller_inst_n0054_1_LOGIC_ZERO_916,
      IB => system_controller_inst_system_controller_n0054_0_cyo,
      SEL => system_controller_inst_n0054_1_CYSELG_917,
      O => system_controller_inst_n0054_1_CYMUXG_915
    );
  system_controller_inst_n0054_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X90Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_1_G,
      O => system_controller_inst_n0054_1_CYSELG_917
    );
  system_controller_inst_n0054_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X90Y21"
    )
    port map (
      O => system_controller_inst_n0054_2_LOGIC_ZERO_927
    );
  system_controller_inst_n0054_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_2_XORF_918,
      O => system_controller_inst_n0054(2)
    );
  system_controller_inst_n0054_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X90Y21"
    )
    port map (
      I0 => system_controller_inst_n0054_2_CYINIT_919,
      I1 => system_controller_inst_n0054_2_F,
      O => system_controller_inst_n0054_2_XORF_918
    );
  system_controller_inst_n0054_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X90Y21"
    )
    port map (
      IA => system_controller_inst_n0054_2_LOGIC_ZERO_927,
      IB => system_controller_inst_n0054_2_LOGIC_ZERO_927,
      SEL => system_controller_inst_n0054_2_CYSELF_921,
      O => system_controller_inst_n0054_2_CYMUXF2_926
    );
  system_controller_inst_n0054_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X90Y21"
    )
    port map (
      IA => system_controller_inst_n0054_2_LOGIC_ZERO_927,
      IB => system_controller_inst_n0054_2_CYINIT_919,
      SEL => system_controller_inst_n0054_2_CYSELF_921,
      O => system_controller_inst_system_controller_n0054_2_cyo
    );
  system_controller_inst_n0054_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X90Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0054_1_cyo,
      O => system_controller_inst_n0054_2_CYINIT_919
    );
  system_controller_inst_n0054_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X90Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_2_F,
      O => system_controller_inst_n0054_2_CYSELF_921
    );
  system_controller_inst_n0054_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_2_XORG_920,
      O => system_controller_inst_n0054(3)
    );
  system_controller_inst_n0054_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X90Y21"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0054_2_cyo,
      I1 => system_controller_inst_n0054_2_G,
      O => system_controller_inst_n0054_2_XORG_920
    );
  system_controller_inst_n0054_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_2_CYMUXFAST_922,
      O => system_controller_inst_system_controller_n0054_3_cyo
    );
  system_controller_inst_n0054_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X90Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0054_1_cyo,
      O => system_controller_inst_n0054_2_FASTCARRY_924
    );
  system_controller_inst_n0054_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X90Y21"
    )
    port map (
      I0 => system_controller_inst_n0054_2_CYSELG_928,
      I1 => system_controller_inst_n0054_2_CYSELF_921,
      O => system_controller_inst_n0054_2_CYAND_923
    );
  system_controller_inst_n0054_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X90Y21"
    )
    port map (
      IA => system_controller_inst_n0054_2_CYMUXG2_925,
      IB => system_controller_inst_n0054_2_FASTCARRY_924,
      SEL => system_controller_inst_n0054_2_CYAND_923,
      O => system_controller_inst_n0054_2_CYMUXFAST_922
    );
  system_controller_inst_n0054_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X90Y21"
    )
    port map (
      IA => system_controller_inst_n0054_2_LOGIC_ZERO_927,
      IB => system_controller_inst_n0054_2_CYMUXF2_926,
      SEL => system_controller_inst_n0054_2_CYSELG_928,
      O => system_controller_inst_n0054_2_CYMUXG2_925
    );
  system_controller_inst_n0054_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X90Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_2_G,
      O => system_controller_inst_n0054_2_CYSELG_928
    );
  system_controller_inst_n0054_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X90Y22"
    )
    port map (
      O => system_controller_inst_n0054_4_LOGIC_ZERO_938
    );
  system_controller_inst_n0054_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_4_XORF_929,
      O => system_controller_inst_n0054(4)
    );
  system_controller_inst_n0054_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X90Y22"
    )
    port map (
      I0 => system_controller_inst_n0054_4_CYINIT_930,
      I1 => system_controller_inst_n0054_4_F,
      O => system_controller_inst_n0054_4_XORF_929
    );
  system_controller_inst_n0054_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X90Y22"
    )
    port map (
      IA => system_controller_inst_n0054_4_LOGIC_ZERO_938,
      IB => system_controller_inst_n0054_4_LOGIC_ZERO_938,
      SEL => system_controller_inst_n0054_4_CYSELF_932,
      O => system_controller_inst_n0054_4_CYMUXF2_937
    );
  system_controller_inst_n0054_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X90Y22"
    )
    port map (
      IA => system_controller_inst_n0054_4_LOGIC_ZERO_938,
      IB => system_controller_inst_n0054_4_CYINIT_930,
      SEL => system_controller_inst_n0054_4_CYSELF_932,
      O => system_controller_inst_system_controller_n0054_4_cyo
    );
  system_controller_inst_n0054_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X90Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0054_3_cyo,
      O => system_controller_inst_n0054_4_CYINIT_930
    );
  system_controller_inst_n0054_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X90Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_4_F,
      O => system_controller_inst_n0054_4_CYSELF_932
    );
  system_controller_inst_n0054_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_4_XORG_931,
      O => system_controller_inst_n0054(5)
    );
  system_controller_inst_n0054_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X90Y22"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0054_4_cyo,
      I1 => system_controller_inst_n0054_4_G,
      O => system_controller_inst_n0054_4_XORG_931
    );
  system_controller_inst_n0054_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_4_CYMUXFAST_933,
      O => system_controller_inst_system_controller_n0054_5_cyo
    );
  system_controller_inst_n0054_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X90Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0054_3_cyo,
      O => system_controller_inst_n0054_4_FASTCARRY_935
    );
  system_controller_inst_n0054_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X90Y22"
    )
    port map (
      I0 => system_controller_inst_n0054_4_CYSELG_939,
      I1 => system_controller_inst_n0054_4_CYSELF_932,
      O => system_controller_inst_n0054_4_CYAND_934
    );
  system_controller_inst_n0054_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X90Y22"
    )
    port map (
      IA => system_controller_inst_n0054_4_CYMUXG2_936,
      IB => system_controller_inst_n0054_4_FASTCARRY_935,
      SEL => system_controller_inst_n0054_4_CYAND_934,
      O => system_controller_inst_n0054_4_CYMUXFAST_933
    );
  system_controller_inst_n0054_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X90Y22"
    )
    port map (
      IA => system_controller_inst_n0054_4_LOGIC_ZERO_938,
      IB => system_controller_inst_n0054_4_CYMUXF2_937,
      SEL => system_controller_inst_n0054_4_CYSELG_939,
      O => system_controller_inst_n0054_4_CYMUXG2_936
    );
  system_controller_inst_n0054_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X90Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_4_G,
      O => system_controller_inst_n0054_4_CYSELG_939
    );
  system_controller_inst_n0054_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X90Y23"
    )
    port map (
      O => system_controller_inst_n0054_6_LOGIC_ZERO_949
    );
  system_controller_inst_n0054_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_6_XORF_940,
      O => system_controller_inst_n0054(6)
    );
  system_controller_inst_n0054_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X90Y23"
    )
    port map (
      I0 => system_controller_inst_n0054_6_CYINIT_941,
      I1 => system_controller_inst_n0054_6_F,
      O => system_controller_inst_n0054_6_XORF_940
    );
  system_controller_inst_n0054_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X90Y23"
    )
    port map (
      IA => system_controller_inst_n0054_6_LOGIC_ZERO_949,
      IB => system_controller_inst_n0054_6_LOGIC_ZERO_949,
      SEL => system_controller_inst_n0054_6_CYSELF_943,
      O => system_controller_inst_n0054_6_CYMUXF2_948
    );
  system_controller_inst_n0054_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X90Y23"
    )
    port map (
      IA => system_controller_inst_n0054_6_LOGIC_ZERO_949,
      IB => system_controller_inst_n0054_6_CYINIT_941,
      SEL => system_controller_inst_n0054_6_CYSELF_943,
      O => system_controller_inst_system_controller_n0054_6_cyo
    );
  system_controller_inst_n0054_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X90Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0054_5_cyo,
      O => system_controller_inst_n0054_6_CYINIT_941
    );
  system_controller_inst_n0054_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X90Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_6_F,
      O => system_controller_inst_n0054_6_CYSELF_943
    );
  system_controller_inst_n0054_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_6_XORG_942,
      O => system_controller_inst_n0054(7)
    );
  system_controller_inst_n0054_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X90Y23"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0054_6_cyo,
      I1 => system_controller_inst_n0054_6_G,
      O => system_controller_inst_n0054_6_XORG_942
    );
  system_controller_inst_n0054_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_6_CYMUXFAST_944,
      O => system_controller_inst_system_controller_n0054_7_cyo
    );
  system_controller_inst_n0054_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X90Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0054_5_cyo,
      O => system_controller_inst_n0054_6_FASTCARRY_946
    );
  system_controller_inst_n0054_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X90Y23"
    )
    port map (
      I0 => system_controller_inst_n0054_6_CYSELG_950,
      I1 => system_controller_inst_n0054_6_CYSELF_943,
      O => system_controller_inst_n0054_6_CYAND_945
    );
  system_controller_inst_n0054_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X90Y23"
    )
    port map (
      IA => system_controller_inst_n0054_6_CYMUXG2_947,
      IB => system_controller_inst_n0054_6_FASTCARRY_946,
      SEL => system_controller_inst_n0054_6_CYAND_945,
      O => system_controller_inst_n0054_6_CYMUXFAST_944
    );
  system_controller_inst_n0054_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X90Y23"
    )
    port map (
      IA => system_controller_inst_n0054_6_LOGIC_ZERO_949,
      IB => system_controller_inst_n0054_6_CYMUXF2_948,
      SEL => system_controller_inst_n0054_6_CYSELG_950,
      O => system_controller_inst_n0054_6_CYMUXG2_947
    );
  system_controller_inst_n0054_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X90Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_6_G,
      O => system_controller_inst_n0054_6_CYSELG_950
    );
  system_controller_inst_n0054_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X90Y24"
    )
    port map (
      O => system_controller_inst_n0054_8_LOGIC_ZERO_960
    );
  system_controller_inst_n0054_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_8_XORF_951,
      O => system_controller_inst_n0054(8)
    );
  system_controller_inst_n0054_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X90Y24"
    )
    port map (
      I0 => system_controller_inst_n0054_8_CYINIT_952,
      I1 => system_controller_inst_n0054_8_F,
      O => system_controller_inst_n0054_8_XORF_951
    );
  system_controller_inst_n0054_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X90Y24"
    )
    port map (
      IA => system_controller_inst_n0054_8_LOGIC_ZERO_960,
      IB => system_controller_inst_n0054_8_LOGIC_ZERO_960,
      SEL => system_controller_inst_n0054_8_CYSELF_954,
      O => system_controller_inst_n0054_8_CYMUXF2_959
    );
  system_controller_inst_n0054_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X90Y24"
    )
    port map (
      IA => system_controller_inst_n0054_8_LOGIC_ZERO_960,
      IB => system_controller_inst_n0054_8_CYINIT_952,
      SEL => system_controller_inst_n0054_8_CYSELF_954,
      O => system_controller_inst_system_controller_n0054_8_cyo
    );
  system_controller_inst_n0054_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X90Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0054_7_cyo,
      O => system_controller_inst_n0054_8_CYINIT_952
    );
  system_controller_inst_n0054_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X90Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_8_F,
      O => system_controller_inst_n0054_8_CYSELF_954
    );
  system_controller_inst_n0054_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_8_XORG_953,
      O => system_controller_inst_n0054(9)
    );
  system_controller_inst_n0054_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X90Y24"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0054_8_cyo,
      I1 => system_controller_inst_n0054_8_G,
      O => system_controller_inst_n0054_8_XORG_953
    );
  system_controller_inst_n0054_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_8_CYMUXFAST_955,
      O => system_controller_inst_system_controller_n0054_9_cyo
    );
  system_controller_inst_n0054_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X90Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0054_7_cyo,
      O => system_controller_inst_n0054_8_FASTCARRY_957
    );
  system_controller_inst_n0054_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X90Y24"
    )
    port map (
      I0 => system_controller_inst_n0054_8_CYSELG_961,
      I1 => system_controller_inst_n0054_8_CYSELF_954,
      O => system_controller_inst_n0054_8_CYAND_956
    );
  system_controller_inst_n0054_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X90Y24"
    )
    port map (
      IA => system_controller_inst_n0054_8_CYMUXG2_958,
      IB => system_controller_inst_n0054_8_FASTCARRY_957,
      SEL => system_controller_inst_n0054_8_CYAND_956,
      O => system_controller_inst_n0054_8_CYMUXFAST_955
    );
  system_controller_inst_n0054_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X90Y24"
    )
    port map (
      IA => system_controller_inst_n0054_8_LOGIC_ZERO_960,
      IB => system_controller_inst_n0054_8_CYMUXF2_959,
      SEL => system_controller_inst_n0054_8_CYSELG_961,
      O => system_controller_inst_n0054_8_CYMUXG2_958
    );
  system_controller_inst_n0054_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X90Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_8_G,
      O => system_controller_inst_n0054_8_CYSELG_961
    );
  system_controller_inst_n0056_26_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X80Y41"
    )
    port map (
      O => system_controller_inst_n0056_26_LOGIC_ZERO_971
    );
  system_controller_inst_n0056_26_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_26_XORF_962,
      O => system_controller_inst_n0056(26)
    );
  system_controller_inst_n0056_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X80Y41"
    )
    port map (
      I0 => system_controller_inst_n0056_26_CYINIT_963,
      I1 => system_controller_inst_n0056_26_F,
      O => system_controller_inst_n0056_26_XORF_962
    );
  system_controller_inst_n0056_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y41"
    )
    port map (
      IA => system_controller_inst_n0056_26_LOGIC_ZERO_971,
      IB => system_controller_inst_n0056_26_LOGIC_ZERO_971,
      SEL => system_controller_inst_n0056_26_CYSELF_965,
      O => system_controller_inst_n0056_26_CYMUXF2_970
    );
  system_controller_inst_n0056_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X80Y41"
    )
    port map (
      IA => system_controller_inst_n0056_26_LOGIC_ZERO_971,
      IB => system_controller_inst_n0056_26_CYINIT_963,
      SEL => system_controller_inst_n0056_26_CYSELF_965,
      O => system_controller_inst_system_controller_n0056_26_cyo
    );
  system_controller_inst_n0056_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X80Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_25_cyo,
      O => system_controller_inst_n0056_26_CYINIT_963
    );
  system_controller_inst_n0056_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X80Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_26_F,
      O => system_controller_inst_n0056_26_CYSELF_965
    );
  system_controller_inst_n0056_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_26_XORG_964,
      O => system_controller_inst_n0056(27)
    );
  system_controller_inst_n0056_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X80Y41"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0056_26_cyo,
      I1 => system_controller_inst_n0056_26_G,
      O => system_controller_inst_n0056_26_XORG_964
    );
  system_controller_inst_n0056_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_26_CYMUXFAST_966,
      O => system_controller_inst_system_controller_n0056_27_cyo
    );
  system_controller_inst_n0056_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X80Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_25_cyo,
      O => system_controller_inst_n0056_26_FASTCARRY_968
    );
  system_controller_inst_n0056_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X80Y41"
    )
    port map (
      I0 => system_controller_inst_n0056_26_CYSELG_972,
      I1 => system_controller_inst_n0056_26_CYSELF_965,
      O => system_controller_inst_n0056_26_CYAND_967
    );
  system_controller_inst_n0056_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X80Y41"
    )
    port map (
      IA => system_controller_inst_n0056_26_CYMUXG2_969,
      IB => system_controller_inst_n0056_26_FASTCARRY_968,
      SEL => system_controller_inst_n0056_26_CYAND_967,
      O => system_controller_inst_n0056_26_CYMUXFAST_966
    );
  system_controller_inst_n0056_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y41"
    )
    port map (
      IA => system_controller_inst_n0056_26_LOGIC_ZERO_971,
      IB => system_controller_inst_n0056_26_CYMUXF2_970,
      SEL => system_controller_inst_n0056_26_CYSELG_972,
      O => system_controller_inst_n0056_26_CYMUXG2_969
    );
  system_controller_inst_n0056_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X80Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_26_G,
      O => system_controller_inst_n0056_26_CYSELG_972
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F5MUX_973,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF5
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y2"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N167,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N166,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BXINV_974,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F5MUX_973
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BXINV_974
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F6MUX_976,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_DYMUX_975
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y2"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF5,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BYINV_977,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F6MUX_976
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BYINV_977
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_SRFFMUX_978
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CLKINV_979
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CEINV_980
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X66Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_F5MUX_981,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N169,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N168,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_BXINV_982,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_F5MUX_981
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_BXINV_982
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In3 : X_LUT4
    generic map(
      INIT => X"FFF5",
      LOC => "SLICE_X66Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N168
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIF_MUX_983
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIG_MUX_984
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_SRINV_986
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_CLKINV_985
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIF_MUX_987
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIG_MUX_988
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_SRINV_990
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_CLKINV_989
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_DIF_MUX_991
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_DIG_MUX_992
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_SRINV_994
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_CLKINV_993
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_DIF_MUX_995
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_DIG_MUX_996
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_SRINV_998
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_CLKINV_997
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIF_MUX_999
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIG_MUX_1000
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_SRINV_1002
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_CLKINV_1001
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIF_MUX_1003
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIG_MUX_1004
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_SRINV_1006
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_CLKINV_1005
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_DIF_MUX_1007
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_DIG_MUX_1008
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_SRINV_1010
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_CLKINV_1009
    );
  system_controller_inst_n0054_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X90Y25"
    )
    port map (
      O => system_controller_inst_n0054_10_LOGIC_ZERO_1020
    );
  system_controller_inst_n0054_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_10_XORF_1011,
      O => system_controller_inst_n0054(10)
    );
  system_controller_inst_n0054_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X90Y25"
    )
    port map (
      I0 => system_controller_inst_n0054_10_CYINIT_1012,
      I1 => system_controller_inst_n0054_10_F,
      O => system_controller_inst_n0054_10_XORF_1011
    );
  system_controller_inst_n0054_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X90Y25"
    )
    port map (
      IA => system_controller_inst_n0054_10_LOGIC_ZERO_1020,
      IB => system_controller_inst_n0054_10_LOGIC_ZERO_1020,
      SEL => system_controller_inst_n0054_10_CYSELF_1014,
      O => system_controller_inst_n0054_10_CYMUXF2_1019
    );
  system_controller_inst_n0054_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X90Y25"
    )
    port map (
      IA => system_controller_inst_n0054_10_LOGIC_ZERO_1020,
      IB => system_controller_inst_n0054_10_CYINIT_1012,
      SEL => system_controller_inst_n0054_10_CYSELF_1014,
      O => system_controller_inst_system_controller_n0054_10_cyo
    );
  system_controller_inst_n0054_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X90Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0054_9_cyo,
      O => system_controller_inst_n0054_10_CYINIT_1012
    );
  system_controller_inst_n0054_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X90Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_10_F,
      O => system_controller_inst_n0054_10_CYSELF_1014
    );
  system_controller_inst_n0054_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_10_XORG_1013,
      O => system_controller_inst_n0054(11)
    );
  system_controller_inst_n0054_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X90Y25"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0054_10_cyo,
      I1 => system_controller_inst_n0054_10_G,
      O => system_controller_inst_n0054_10_XORG_1013
    );
  system_controller_inst_n0054_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X90Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0054_9_cyo,
      O => system_controller_inst_n0054_10_FASTCARRY_1017
    );
  system_controller_inst_n0054_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X90Y25"
    )
    port map (
      I0 => system_controller_inst_n0054_10_CYSELG_1021,
      I1 => system_controller_inst_n0054_10_CYSELF_1014,
      O => system_controller_inst_n0054_10_CYAND_1016
    );
  system_controller_inst_n0054_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X90Y25"
    )
    port map (
      IA => system_controller_inst_n0054_10_CYMUXG2_1018,
      IB => system_controller_inst_n0054_10_FASTCARRY_1017,
      SEL => system_controller_inst_n0054_10_CYAND_1016,
      O => system_controller_inst_n0054_10_CYMUXFAST_1015
    );
  system_controller_inst_n0054_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X90Y25"
    )
    port map (
      IA => system_controller_inst_n0054_10_LOGIC_ZERO_1020,
      IB => system_controller_inst_n0054_10_CYMUXF2_1019,
      SEL => system_controller_inst_n0054_10_CYSELG_1021,
      O => system_controller_inst_n0054_10_CYMUXG2_1018
    );
  system_controller_inst_n0054_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X90Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_10_G,
      O => system_controller_inst_n0054_10_CYSELG_1021
    );
  system_controller_inst_n0055_21_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X91Y20"
    )
    port map (
      O => system_controller_inst_n0055_21_LOGIC_ZERO_1023
    );
  system_controller_inst_n0055_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0055_21_XORF_1022,
      O => system_controller_inst_n0055(21)
    );
  system_controller_inst_n0055_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X91Y20"
    )
    port map (
      I0 => system_controller_inst_n0055_21_CYINIT_1024,
      I1 => system_controller_inst_n0055_21_F,
      O => system_controller_inst_n0055_21_XORF_1022
    );
  system_controller_inst_n0055_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X91Y20"
    )
    port map (
      IA => system_controller_inst_n0055_21_LOGIC_ZERO_1023,
      IB => system_controller_inst_n0055_21_CYINIT_1024,
      SEL => system_controller_inst_n0055_21_CYSELF_1025,
      O => system_controller_inst_system_controller_n0055_21_cyo
    );
  system_controller_inst_n0055_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X91Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYMUXFAST_3322,
      O => system_controller_inst_n0055_21_CYINIT_1024
    );
  system_controller_inst_n0055_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X91Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0055_21_F,
      O => system_controller_inst_n0055_21_CYSELF_1025
    );
  system_controller_inst_n0055_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0055_21_XORG_1026,
      O => system_controller_inst_n0055(22)
    );
  system_controller_inst_n0055_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X91Y20"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0055_21_cyo,
      I1 => system_controller_inst_current_input_address_22_rt_1027,
      O => system_controller_inst_n0055_21_XORG_1026
    );
  system_controller_inst_n0056_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X80Y30"
    )
    port map (
      O => system_controller_inst_n0056_4_LOGIC_ZERO_1037
    );
  system_controller_inst_n0056_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_4_XORF_1028,
      O => system_controller_inst_n0056(4)
    );
  system_controller_inst_n0056_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X80Y30"
    )
    port map (
      I0 => system_controller_inst_n0056_4_CYINIT_1029,
      I1 => system_controller_inst_n0056_4_F,
      O => system_controller_inst_n0056_4_XORF_1028
    );
  system_controller_inst_n0056_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y30"
    )
    port map (
      IA => system_controller_inst_n0056_4_LOGIC_ZERO_1037,
      IB => system_controller_inst_n0056_4_LOGIC_ZERO_1037,
      SEL => system_controller_inst_n0056_4_CYSELF_1031,
      O => system_controller_inst_n0056_4_CYMUXF2_1036
    );
  system_controller_inst_n0056_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X80Y30"
    )
    port map (
      IA => system_controller_inst_n0056_4_LOGIC_ZERO_1037,
      IB => system_controller_inst_n0056_4_CYINIT_1029,
      SEL => system_controller_inst_n0056_4_CYSELF_1031,
      O => system_controller_inst_system_controller_n0056_4_cyo
    );
  system_controller_inst_n0056_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X80Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_3_cyo,
      O => system_controller_inst_n0056_4_CYINIT_1029
    );
  system_controller_inst_n0056_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X80Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_4_F,
      O => system_controller_inst_n0056_4_CYSELF_1031
    );
  system_controller_inst_n0056_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_4_XORG_1030,
      O => system_controller_inst_n0056(5)
    );
  system_controller_inst_n0056_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X80Y30"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0056_4_cyo,
      I1 => system_controller_inst_n0056_4_G,
      O => system_controller_inst_n0056_4_XORG_1030
    );
  system_controller_inst_n0056_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_4_CYMUXFAST_1032,
      O => system_controller_inst_system_controller_n0056_5_cyo
    );
  system_controller_inst_n0056_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X80Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_3_cyo,
      O => system_controller_inst_n0056_4_FASTCARRY_1034
    );
  system_controller_inst_n0056_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X80Y30"
    )
    port map (
      I0 => system_controller_inst_n0056_4_CYSELG_1038,
      I1 => system_controller_inst_n0056_4_CYSELF_1031,
      O => system_controller_inst_n0056_4_CYAND_1033
    );
  system_controller_inst_n0056_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X80Y30"
    )
    port map (
      IA => system_controller_inst_n0056_4_CYMUXG2_1035,
      IB => system_controller_inst_n0056_4_FASTCARRY_1034,
      SEL => system_controller_inst_n0056_4_CYAND_1033,
      O => system_controller_inst_n0056_4_CYMUXFAST_1032
    );
  system_controller_inst_n0056_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y30"
    )
    port map (
      IA => system_controller_inst_n0056_4_LOGIC_ZERO_1037,
      IB => system_controller_inst_n0056_4_CYMUXF2_1036,
      SEL => system_controller_inst_n0056_4_CYSELG_1038,
      O => system_controller_inst_n0056_4_CYMUXG2_1035
    );
  system_controller_inst_n0056_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X80Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_4_G,
      O => system_controller_inst_n0056_4_CYSELG_1038
    );
  system_controller_inst_n0056_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X80Y31"
    )
    port map (
      O => system_controller_inst_n0056_6_LOGIC_ZERO_1048
    );
  system_controller_inst_n0056_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_6_XORF_1039,
      O => system_controller_inst_n0056(6)
    );
  system_controller_inst_n0056_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X80Y31"
    )
    port map (
      I0 => system_controller_inst_n0056_6_CYINIT_1040,
      I1 => system_controller_inst_n0056_6_F,
      O => system_controller_inst_n0056_6_XORF_1039
    );
  system_controller_inst_n0056_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y31"
    )
    port map (
      IA => system_controller_inst_n0056_6_LOGIC_ZERO_1048,
      IB => system_controller_inst_n0056_6_LOGIC_ZERO_1048,
      SEL => system_controller_inst_n0056_6_CYSELF_1042,
      O => system_controller_inst_n0056_6_CYMUXF2_1047
    );
  system_controller_inst_n0056_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X80Y31"
    )
    port map (
      IA => system_controller_inst_n0056_6_LOGIC_ZERO_1048,
      IB => system_controller_inst_n0056_6_CYINIT_1040,
      SEL => system_controller_inst_n0056_6_CYSELF_1042,
      O => system_controller_inst_system_controller_n0056_6_cyo
    );
  system_controller_inst_n0056_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X80Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_5_cyo,
      O => system_controller_inst_n0056_6_CYINIT_1040
    );
  system_controller_inst_n0056_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X80Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_6_F,
      O => system_controller_inst_n0056_6_CYSELF_1042
    );
  system_controller_inst_n0056_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_6_XORG_1041,
      O => system_controller_inst_n0056(7)
    );
  system_controller_inst_n0056_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X80Y31"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0056_6_cyo,
      I1 => system_controller_inst_n0056_6_G,
      O => system_controller_inst_n0056_6_XORG_1041
    );
  system_controller_inst_n0056_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_6_CYMUXFAST_1043,
      O => system_controller_inst_system_controller_n0056_7_cyo
    );
  system_controller_inst_n0056_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X80Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_5_cyo,
      O => system_controller_inst_n0056_6_FASTCARRY_1045
    );
  system_controller_inst_n0056_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X80Y31"
    )
    port map (
      I0 => system_controller_inst_n0056_6_CYSELG_1049,
      I1 => system_controller_inst_n0056_6_CYSELF_1042,
      O => system_controller_inst_n0056_6_CYAND_1044
    );
  system_controller_inst_n0056_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X80Y31"
    )
    port map (
      IA => system_controller_inst_n0056_6_CYMUXG2_1046,
      IB => system_controller_inst_n0056_6_FASTCARRY_1045,
      SEL => system_controller_inst_n0056_6_CYAND_1044,
      O => system_controller_inst_n0056_6_CYMUXFAST_1043
    );
  system_controller_inst_n0056_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y31"
    )
    port map (
      IA => system_controller_inst_n0056_6_LOGIC_ZERO_1048,
      IB => system_controller_inst_n0056_6_CYMUXF2_1047,
      SEL => system_controller_inst_n0056_6_CYSELG_1049,
      O => system_controller_inst_n0056_6_CYMUXG2_1046
    );
  system_controller_inst_n0056_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X80Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_6_G,
      O => system_controller_inst_n0056_6_CYSELG_1049
    );
  system_controller_inst_n0056_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X80Y35"
    )
    port map (
      O => system_controller_inst_n0056_14_LOGIC_ZERO_1059
    );
  system_controller_inst_n0056_14_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_14_XORF_1050,
      O => system_controller_inst_n0056(14)
    );
  system_controller_inst_n0056_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X80Y35"
    )
    port map (
      I0 => system_controller_inst_n0056_14_CYINIT_1051,
      I1 => system_controller_inst_n0056_14_F,
      O => system_controller_inst_n0056_14_XORF_1050
    );
  system_controller_inst_n0056_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y35"
    )
    port map (
      IA => system_controller_inst_n0056_14_LOGIC_ZERO_1059,
      IB => system_controller_inst_n0056_14_LOGIC_ZERO_1059,
      SEL => system_controller_inst_n0056_14_CYSELF_1053,
      O => system_controller_inst_n0056_14_CYMUXF2_1058
    );
  system_controller_inst_n0056_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X80Y35"
    )
    port map (
      IA => system_controller_inst_n0056_14_LOGIC_ZERO_1059,
      IB => system_controller_inst_n0056_14_CYINIT_1051,
      SEL => system_controller_inst_n0056_14_CYSELF_1053,
      O => system_controller_inst_system_controller_n0056_14_cyo
    );
  system_controller_inst_n0056_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X80Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_13_cyo,
      O => system_controller_inst_n0056_14_CYINIT_1051
    );
  system_controller_inst_n0056_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X80Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_14_F,
      O => system_controller_inst_n0056_14_CYSELF_1053
    );
  system_controller_inst_n0056_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_14_XORG_1052,
      O => system_controller_inst_n0056(15)
    );
  system_controller_inst_n0056_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X80Y35"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0056_14_cyo,
      I1 => system_controller_inst_n0056_14_G,
      O => system_controller_inst_n0056_14_XORG_1052
    );
  system_controller_inst_n0056_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_14_CYMUXFAST_1054,
      O => system_controller_inst_system_controller_n0056_15_cyo
    );
  system_controller_inst_n0056_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X80Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_13_cyo,
      O => system_controller_inst_n0056_14_FASTCARRY_1056
    );
  system_controller_inst_n0056_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X80Y35"
    )
    port map (
      I0 => system_controller_inst_n0056_14_CYSELG_1060,
      I1 => system_controller_inst_n0056_14_CYSELF_1053,
      O => system_controller_inst_n0056_14_CYAND_1055
    );
  system_controller_inst_n0056_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X80Y35"
    )
    port map (
      IA => system_controller_inst_n0056_14_CYMUXG2_1057,
      IB => system_controller_inst_n0056_14_FASTCARRY_1056,
      SEL => system_controller_inst_n0056_14_CYAND_1055,
      O => system_controller_inst_n0056_14_CYMUXFAST_1054
    );
  system_controller_inst_n0056_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y35"
    )
    port map (
      IA => system_controller_inst_n0056_14_LOGIC_ZERO_1059,
      IB => system_controller_inst_n0056_14_CYMUXF2_1058,
      SEL => system_controller_inst_n0056_14_CYSELG_1060,
      O => system_controller_inst_n0056_14_CYMUXG2_1057
    );
  system_controller_inst_n0056_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X80Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_14_G,
      O => system_controller_inst_n0056_14_CYSELG_1060
    );
  system_controller_inst_n0056_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X80Y36"
    )
    port map (
      O => system_controller_inst_n0056_16_LOGIC_ZERO_1070
    );
  system_controller_inst_n0056_16_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_16_XORF_1061,
      O => system_controller_inst_n0056(16)
    );
  system_controller_inst_n0056_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X80Y36"
    )
    port map (
      I0 => system_controller_inst_n0056_16_CYINIT_1062,
      I1 => system_controller_inst_n0056_16_F,
      O => system_controller_inst_n0056_16_XORF_1061
    );
  system_controller_inst_n0056_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y36"
    )
    port map (
      IA => system_controller_inst_n0056_16_LOGIC_ZERO_1070,
      IB => system_controller_inst_n0056_16_LOGIC_ZERO_1070,
      SEL => system_controller_inst_n0056_16_CYSELF_1064,
      O => system_controller_inst_n0056_16_CYMUXF2_1069
    );
  system_controller_inst_n0056_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X80Y36"
    )
    port map (
      IA => system_controller_inst_n0056_16_LOGIC_ZERO_1070,
      IB => system_controller_inst_n0056_16_CYINIT_1062,
      SEL => system_controller_inst_n0056_16_CYSELF_1064,
      O => system_controller_inst_system_controller_n0056_16_cyo
    );
  system_controller_inst_n0056_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X80Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_15_cyo,
      O => system_controller_inst_n0056_16_CYINIT_1062
    );
  system_controller_inst_n0056_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X80Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_16_F,
      O => system_controller_inst_n0056_16_CYSELF_1064
    );
  system_controller_inst_n0056_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_16_XORG_1063,
      O => system_controller_inst_n0056(17)
    );
  system_controller_inst_n0056_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X80Y36"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0056_16_cyo,
      I1 => system_controller_inst_n0056_16_G,
      O => system_controller_inst_n0056_16_XORG_1063
    );
  system_controller_inst_n0056_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_16_CYMUXFAST_1065,
      O => system_controller_inst_system_controller_n0056_17_cyo
    );
  system_controller_inst_n0056_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X80Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_15_cyo,
      O => system_controller_inst_n0056_16_FASTCARRY_1067
    );
  system_controller_inst_n0056_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X80Y36"
    )
    port map (
      I0 => system_controller_inst_n0056_16_CYSELG_1071,
      I1 => system_controller_inst_n0056_16_CYSELF_1064,
      O => system_controller_inst_n0056_16_CYAND_1066
    );
  system_controller_inst_n0056_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X80Y36"
    )
    port map (
      IA => system_controller_inst_n0056_16_CYMUXG2_1068,
      IB => system_controller_inst_n0056_16_FASTCARRY_1067,
      SEL => system_controller_inst_n0056_16_CYAND_1066,
      O => system_controller_inst_n0056_16_CYMUXFAST_1065
    );
  system_controller_inst_n0056_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y36"
    )
    port map (
      IA => system_controller_inst_n0056_16_LOGIC_ZERO_1070,
      IB => system_controller_inst_n0056_16_CYMUXF2_1069,
      SEL => system_controller_inst_n0056_16_CYSELG_1071,
      O => system_controller_inst_n0056_16_CYMUXG2_1068
    );
  system_controller_inst_n0056_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X80Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_16_G,
      O => system_controller_inst_n0056_16_CYSELG_1071
    );
  system_controller_inst_n0056_18_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X80Y37"
    )
    port map (
      O => system_controller_inst_n0056_18_LOGIC_ZERO_1081
    );
  system_controller_inst_n0056_18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_18_XORF_1072,
      O => system_controller_inst_n0056(18)
    );
  system_controller_inst_n0056_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X80Y37"
    )
    port map (
      I0 => system_controller_inst_n0056_18_CYINIT_1073,
      I1 => system_controller_inst_n0056_18_F,
      O => system_controller_inst_n0056_18_XORF_1072
    );
  system_controller_inst_n0056_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y37"
    )
    port map (
      IA => system_controller_inst_n0056_18_LOGIC_ZERO_1081,
      IB => system_controller_inst_n0056_18_LOGIC_ZERO_1081,
      SEL => system_controller_inst_n0056_18_CYSELF_1075,
      O => system_controller_inst_n0056_18_CYMUXF2_1080
    );
  system_controller_inst_n0056_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X80Y37"
    )
    port map (
      IA => system_controller_inst_n0056_18_LOGIC_ZERO_1081,
      IB => system_controller_inst_n0056_18_CYINIT_1073,
      SEL => system_controller_inst_n0056_18_CYSELF_1075,
      O => system_controller_inst_system_controller_n0056_18_cyo
    );
  system_controller_inst_n0056_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X80Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_17_cyo,
      O => system_controller_inst_n0056_18_CYINIT_1073
    );
  system_controller_inst_n0056_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X80Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_18_F,
      O => system_controller_inst_n0056_18_CYSELF_1075
    );
  system_controller_inst_n0056_18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_18_XORG_1074,
      O => system_controller_inst_n0056(19)
    );
  system_controller_inst_n0056_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X80Y37"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0056_18_cyo,
      I1 => system_controller_inst_n0056_18_G,
      O => system_controller_inst_n0056_18_XORG_1074
    );
  system_controller_inst_n0056_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_18_CYMUXFAST_1076,
      O => system_controller_inst_system_controller_n0056_19_cyo
    );
  system_controller_inst_n0056_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X80Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_17_cyo,
      O => system_controller_inst_n0056_18_FASTCARRY_1078
    );
  system_controller_inst_n0056_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X80Y37"
    )
    port map (
      I0 => system_controller_inst_n0056_18_CYSELG_1082,
      I1 => system_controller_inst_n0056_18_CYSELF_1075,
      O => system_controller_inst_n0056_18_CYAND_1077
    );
  system_controller_inst_n0056_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X80Y37"
    )
    port map (
      IA => system_controller_inst_n0056_18_CYMUXG2_1079,
      IB => system_controller_inst_n0056_18_FASTCARRY_1078,
      SEL => system_controller_inst_n0056_18_CYAND_1077,
      O => system_controller_inst_n0056_18_CYMUXFAST_1076
    );
  system_controller_inst_n0056_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y37"
    )
    port map (
      IA => system_controller_inst_n0056_18_LOGIC_ZERO_1081,
      IB => system_controller_inst_n0056_18_CYMUXF2_1080,
      SEL => system_controller_inst_n0056_18_CYSELG_1082,
      O => system_controller_inst_n0056_18_CYMUXG2_1079
    );
  system_controller_inst_n0056_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X80Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_18_G,
      O => system_controller_inst_n0056_18_CYSELG_1082
    );
  system_controller_inst_n0056_24_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X80Y40"
    )
    port map (
      O => system_controller_inst_n0056_24_LOGIC_ZERO_1092
    );
  system_controller_inst_n0056_24_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_24_XORF_1083,
      O => system_controller_inst_n0056(24)
    );
  system_controller_inst_n0056_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X80Y40"
    )
    port map (
      I0 => system_controller_inst_n0056_24_CYINIT_1084,
      I1 => system_controller_inst_n0056_24_F,
      O => system_controller_inst_n0056_24_XORF_1083
    );
  system_controller_inst_n0056_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y40"
    )
    port map (
      IA => system_controller_inst_n0056_24_LOGIC_ZERO_1092,
      IB => system_controller_inst_n0056_24_LOGIC_ZERO_1092,
      SEL => system_controller_inst_n0056_24_CYSELF_1086,
      O => system_controller_inst_n0056_24_CYMUXF2_1091
    );
  system_controller_inst_n0056_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X80Y40"
    )
    port map (
      IA => system_controller_inst_n0056_24_LOGIC_ZERO_1092,
      IB => system_controller_inst_n0056_24_CYINIT_1084,
      SEL => system_controller_inst_n0056_24_CYSELF_1086,
      O => system_controller_inst_system_controller_n0056_24_cyo
    );
  system_controller_inst_n0056_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X80Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_23_cyo,
      O => system_controller_inst_n0056_24_CYINIT_1084
    );
  system_controller_inst_n0056_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X80Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_24_F,
      O => system_controller_inst_n0056_24_CYSELF_1086
    );
  system_controller_inst_n0056_24_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_24_XORG_1085,
      O => system_controller_inst_n0056(25)
    );
  system_controller_inst_n0056_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X80Y40"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0056_24_cyo,
      I1 => system_controller_inst_n0056_24_G,
      O => system_controller_inst_n0056_24_XORG_1085
    );
  system_controller_inst_n0056_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_24_CYMUXFAST_1087,
      O => system_controller_inst_system_controller_n0056_25_cyo
    );
  system_controller_inst_n0056_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X80Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_23_cyo,
      O => system_controller_inst_n0056_24_FASTCARRY_1089
    );
  system_controller_inst_n0056_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X80Y40"
    )
    port map (
      I0 => system_controller_inst_n0056_24_CYSELG_1093,
      I1 => system_controller_inst_n0056_24_CYSELF_1086,
      O => system_controller_inst_n0056_24_CYAND_1088
    );
  system_controller_inst_n0056_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X80Y40"
    )
    port map (
      IA => system_controller_inst_n0056_24_CYMUXG2_1090,
      IB => system_controller_inst_n0056_24_FASTCARRY_1089,
      SEL => system_controller_inst_n0056_24_CYAND_1088,
      O => system_controller_inst_n0056_24_CYMUXFAST_1087
    );
  system_controller_inst_n0056_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y40"
    )
    port map (
      IA => system_controller_inst_n0056_24_LOGIC_ZERO_1092,
      IB => system_controller_inst_n0056_24_CYMUXF2_1091,
      SEL => system_controller_inst_n0056_24_CYSELG_1093,
      O => system_controller_inst_n0056_24_CYMUXG2_1090
    );
  system_controller_inst_n0056_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X80Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_24_G,
      O => system_controller_inst_n0056_24_CYSELG_1093
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_DIF_MUX_1094
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_DIG_MUX_1095
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_SRINV_1097
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_CLKINV_1096
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIF_MUX_1098
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIG_MUX_1099
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_SRINV_1101
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_CLKINV_1100
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIF_MUX_1102
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIG_MUX_1103
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_SRINV_1105
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_CLKINV_1104
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIF_MUX_1106
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIG_MUX_1107
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_SRINV_1109
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_CLKINV_1108
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIF_MUX_1110
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIG_MUX_1111
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_SRINV_1113
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_CLKINV_1112
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIF_MUX_1114
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIG_MUX_1115
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_SRINV_1117
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_CLKINV_1116
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIF_MUX_1118
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIG_MUX_1119
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_SRINV_1121
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_CLKINV_1120
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_DIF_MUX_1122
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_DIG_MUX_1123
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_SRINV_1125
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_CLKINV_1124
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_DIF_MUX_1126
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_DIG_MUX_1127
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_SRINV_1129
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_CLKINV_1128
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIF_MUX_1130
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIG_MUX_1131
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_SRINV_1133
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_CLKINV_1132
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIF_MUX_1134
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIG_MUX_1135
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_SRINV_1137
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_CLKINV_1136
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIF_MUX_1138
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIG_MUX_1139
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_SRINV_1141
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_CLKINV_1140
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIF_MUX_1142
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIG_MUX_1143
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_SRINV_1145
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_CLKINV_1144
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_DIF_MUX_1146
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_DIG_MUX_1147
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_SRINV_1149
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_CLKINV_1148
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_DIF_MUX_1150
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_DIG_MUX_1151
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_SRINV_1153
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_CLKINV_1152
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIF_MUX_1154
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIG_MUX_1155
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_SRINV_1157
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_CLKINV_1156
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIF_MUX_1158
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIG_MUX_1159
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_SRINV_1161
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_CLKINV_1160
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_DIF_MUX_1162
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_DIG_MUX_1163
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_SRINV_1165
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_CLKINV_1164
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_DIF_MUX_1166
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_DIG_MUX_1167
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_SRINV_1169
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_CLKINV_1168
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIF_MUX_1170
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIG_MUX_1171
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_SRINV_1173
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_CLKINV_1172
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIF_MUX_1174
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIG_MUX_1175
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_SRINV_1177
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_CLKINV_1176
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_DIF_MUX_1178
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_DIG_MUX_1179
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_SRINV_1181
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_CLKINV_1180
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_DIF_MUX_1182
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_DIG_MUX_1183
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_SRINV_1185
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_CLKINV_1184
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIF_MUX_1186
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIG_MUX_1187
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_SRINV_1189
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_CLKINV_1188
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIF_MUX_1190
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIG_MUX_1191
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_SRINV_1193
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_CLKINV_1192
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_DIF_MUX_1194
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_DIG_MUX_1195
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_SRINV_1197
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_CLKINV_1196
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_DIF_MUX_1198
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_DIG_MUX_1199
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_SRINV_1201
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_CLKINV_1200
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_DIF_MUX_1202
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_DIG_MUX_1203
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_SRINV_1205
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_CLKINV_1204
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_DIF_MUX_1206
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_DIG_MUX_1207
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_SRINV_1209
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_CLKINV_1208
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_DIF_MUX_1210
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_DIG_MUX_1211
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_SRINV_1213
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_CLKINV_1212
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_DIF_MUX_1214
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_DIG_MUX_1215
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_SRINV_1217
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_CLKINV_1216
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIF_MUX_1218
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIG_MUX_1219
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_SRINV_1221
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_CLKINV_1220
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIF_MUX_1222
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIG_MUX_1223
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_SRINV_1225
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_CLKINV_1224
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIF_MUX_1226
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIG_MUX_1227
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_SRINV_1229
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_CLKINV_1228
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIF_MUX_1230
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIG_MUX_1231
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_SRINV_1233
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_CLKINV_1232
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIF_MUX_1234
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIG_MUX_1235
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_SRINV_1237
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_CLKINV_1236
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIF_MUX_1238
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIG_MUX_1239
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_SRINV_1241
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_CLKINV_1240
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIF_MUX_1242
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIG_MUX_1243
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_SRINV_1245
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_CLKINV_1244
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIF_MUX_1246
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIG_MUX_1247
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_SRINV_1249
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_CLKINV_1248
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIF_MUX_1250
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIG_MUX_1251
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_SRINV_1253
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_CLKINV_1252
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIF_MUX_1254
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIG_MUX_1255
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_SRINV_1257
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_CLKINV_1256
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIF_MUX_1258
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIG_MUX_1259
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_SRINV_1261
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_CLKINV_1260
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIF_MUX_1262
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIG_MUX_1263
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_SRINV_1265
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_CLKINV_1264
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIF_MUX_1266
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIG_MUX_1267
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_SRINV_1269
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_CLKINV_1268
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIF_MUX_1270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIG_MUX_1271
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_SRINV_1273
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_CLKINV_1272
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_DIF_MUX_1274
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_DIG_MUX_1275
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_SRINV_1277
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_CLKINV_1276
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_DIF_MUX_1278
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_DIG_MUX_1279
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_SRINV_1281
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_CLKINV_1280
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIF_MUX_1282
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIG_MUX_1283
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_SRINV_1285
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_CLKINV_1284
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIF_MUX_1286
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIG_MUX_1287
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_SRINV_1289
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_CLKINV_1288
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_DIF_MUX_1290
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_DIG_MUX_1291
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_SRINV_1293
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_CLKINV_1292
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_DIF_MUX_1294
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_DIG_MUX_1295
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_SRINV_1297
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_CLKINV_1296
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIF_MUX_1298
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIG_MUX_1299
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_SRINV_1301
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_CLKINV_1300
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIF_MUX_1302
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIG_MUX_1303
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_SRINV_1305
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_CLKINV_1304
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_DIF_MUX_1306
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_DIG_MUX_1307
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_SRINV_1309
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_CLKINV_1308
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_DIF_MUX_1310
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_DIG_MUX_1311
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_SRINV_1313
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_CLKINV_1312
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIF_MUX_1314
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIG_MUX_1315
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_SRINV_1317
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_CLKINV_1316
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIF_MUX_1318
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIG_MUX_1319
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_SRINV_1321
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_CLKINV_1320
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U7_OBUFTDS_N : X_OBUFTDS
    generic map(
      LOC => "PAD211",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q_N,
      T => ddr2_dqs_n_1_T,
      O => ddr2_dqs_n(1),
      OB => ddr2_dqs_n_1_DIFFO_OUT
    );
  led_o_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD419"
    )
    port map (
      I => led_o_1_O,
      O => led_o(1)
    );
  led_o_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD406"
    )
    port map (
      I => led_o_2_O,
      O => led_o(2)
    );
  system_controller_inst_pc_data_o_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD384"
    )
    port map (
      I => pc_data_o_0_O,
      O => pc_data_o(0)
    );
  system_controller_inst_pc_data_o_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD399"
    )
    port map (
      I => pc_data_o_1_O,
      O => pc_data_o(1)
    );
  system_controller_inst_pc_data_o_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD403"
    )
    port map (
      I => pc_data_o_2_O,
      O => pc_data_o(2)
    );
  system_controller_inst_pc_data_o_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD397"
    )
    port map (
      I => pc_data_o_3_O,
      O => pc_data_o(3)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r0 : X_OBUF
    generic map(
      LOC => "PAD237"
    )
    port map (
      I => ddr2_address_0_O,
      O => ddr2_address(0)
    );
  ddr2_address_0_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD237",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_0_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD237",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(0),
      O => ddr2_address_0_O
    );
  ddr2_address_0_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD237",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(0),
      O => ddr2_address_0_OUTPUT_OFF_O1INV_1322
    );
  system_controller_inst_pc_data_o_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD401"
    )
    port map (
      I => pc_data_o_4_O,
      O => pc_data_o(4)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r1 : X_OBUF
    generic map(
      LOC => "PAD240"
    )
    port map (
      I => ddr2_address_1_O,
      O => ddr2_address(1)
    );
  ddr2_address_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD240",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_1_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD240",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(1),
      O => ddr2_address_1_O
    );
  ddr2_address_1_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD240",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(1),
      O => ddr2_address_1_OUTPUT_OFF_O1INV_1323
    );
  system_controller_inst_pc_data_o_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD402"
    )
    port map (
      I => pc_data_o_5_O,
      O => pc_data_o(5)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r2 : X_OBUF
    generic map(
      LOC => "PAD239"
    )
    port map (
      I => ddr2_address_2_O,
      O => ddr2_address(2)
    );
  ddr2_address_2_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD239",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_2_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD239",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(2),
      O => ddr2_address_2_O
    );
  ddr2_address_2_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD239",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(2),
      O => ddr2_address_2_OUTPUT_OFF_O1INV_1324
    );
  system_controller_inst_pc_data_o_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD395"
    )
    port map (
      I => pc_data_o_6_O,
      O => pc_data_o(6)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r3 : X_OBUF
    generic map(
      LOC => "PAD244"
    )
    port map (
      I => ddr2_address_3_O,
      O => ddr2_address(3)
    );
  ddr2_address_3_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD244",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_3_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD244",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(3),
      O => ddr2_address_3_O
    );
  ddr2_address_3_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD244",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(3),
      O => ddr2_address_3_OUTPUT_OFF_O1INV_1325
    );
  system_controller_inst_pc_data_o_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD409"
    )
    port map (
      I => pc_data_o_7_O,
      O => pc_data_o(7)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r4 : X_OBUF
    generic map(
      LOC => "PAD243"
    )
    port map (
      I => ddr2_address_4_O,
      O => ddr2_address(4)
    );
  ddr2_address_4_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD243",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_4_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD243",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(4),
      O => ddr2_address_4_O
    );
  ddr2_address_4_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD243",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(4),
      O => ddr2_address_4_OUTPUT_OFF_O1INV_1326
    );
  system_controller_inst_pc_data_o_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD400"
    )
    port map (
      I => pc_data_o_8_O,
      O => pc_data_o(8)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r5 : X_OBUF
    generic map(
      LOC => "PAD246"
    )
    port map (
      I => ddr2_address_5_O,
      O => ddr2_address(5)
    );
  ddr2_address_5_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD246",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_5_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD246",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(5),
      O => ddr2_address_5_O
    );
  ddr2_address_5_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD246",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(5),
      O => ddr2_address_5_OUTPUT_OFF_O1INV_1327
    );
  system_controller_inst_pc_data_o_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD415"
    )
    port map (
      I => pc_data_o_9_O,
      O => pc_data_o(9)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r6 : X_OBUF
    generic map(
      LOC => "PAD245"
    )
    port map (
      I => ddr2_address_6_O,
      O => ddr2_address(6)
    );
  ddr2_address_6_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD245",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_6_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD245",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(6),
      O => ddr2_address_6_O
    );
  ddr2_address_6_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD245",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(6),
      O => ddr2_address_6_OUTPUT_OFF_O1INV_1328
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r7 : X_OBUF
    generic map(
      LOC => "PAD248"
    )
    port map (
      I => ddr2_address_7_O,
      O => ddr2_address(7)
    );
  ddr2_address_7_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD248",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_7_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD248",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(7),
      O => ddr2_address_7_O
    );
  ddr2_address_7_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD248",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(7),
      O => ddr2_address_7_OUTPUT_OFF_O1INV_1329
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r8 : X_OBUF
    generic map(
      LOC => "PAD247"
    )
    port map (
      I => ddr2_address_8_O,
      O => ddr2_address(8)
    );
  ddr2_address_8_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD247",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_8_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_8_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD247",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(8),
      O => ddr2_address_8_O
    );
  ddr2_address_8_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD247",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(8),
      O => ddr2_address_8_OUTPUT_OFF_O1INV_1330
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r9 : X_OBUF
    generic map(
      LOC => "PAD250"
    )
    port map (
      I => ddr2_address_9_O,
      O => ddr2_address(9)
    );
  ddr2_address_9_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD250",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_9_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_9_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD250",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(9),
      O => ddr2_address_9_O
    );
  ddr2_address_9_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD250",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(9),
      O => ddr2_address_9_OUTPUT_OFF_O1INV_1331
    );
  mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_r1 : X_OBUF
    generic map(
      LOC => "PAD226"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0_q,
      O => ddr2_clk0
    );
  ddr2_cke_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD232",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_cke_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r20 : X_OBUF
    generic map(
      LOC => "PAD232"
    )
    port map (
      I => ddr2_cke_O,
      O => ddr2_cke
    );
  ddr2_cke_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD232",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_cke_q,
      O => ddr2_cke_O
    );
  ddr2_cke_OUTPUT_OFF_O1INV : X_INV
    generic map(
      LOC => "PAD232",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_wait_200us,
      O => ddr2_cke_OUTPUT_OFF_O1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r19 : X_OBUF
    generic map(
      LOC => "PAD231"
    )
    port map (
      I => ddr2_csb_O,
      O => ddr2_csb
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r21 : X_OBUF
    generic map(
      LOC => "PAD256"
    )
    port map (
      I => ddr2_ODT0_O,
      O => ddr2_ODT0
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r16 : X_OBUF
    generic map(
      LOC => "PAD236"
    )
    port map (
      I => ddr2_web_O,
      O => ddr2_web
    );
  ddr2_web_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD236",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_web_OUTPUT_OTCLK1INVNOT
    );
  ddr2_web_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD236",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q,
      O => ddr2_web_O
    );
  ddr2_web_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD236",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_web_cntrl,
      O => ddr2_web_OUTPUT_OFF_O1INV_1332
    );
  system_controller_inst_led_o_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD404"
    )
    port map (
      I => led_o_0_O,
      O => led_o(0)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD215"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_dq_q,
      CTL => ddr2_dq_10_T,
      O => ddr2_dq(10)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(10),
      O => ddr2_dq_10_INBUF
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD202"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_dq_q,
      CTL => ddr2_dq_1_T,
      O => ddr2_dq(1)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(1),
      O => ddr2_dq_1_INBUF
    );
  system_controller_inst_pc_data_o_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD408"
    )
    port map (
      I => pc_data_o_18_O,
      O => pc_data_o(18)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r11 : X_OBUF
    generic map(
      LOC => "PAD252"
    )
    port map (
      I => ddr2_address_11_O,
      O => ddr2_address(11)
    );
  ddr2_address_11_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD252",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_11_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_11_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD252",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(11),
      O => ddr2_address_11_O
    );
  ddr2_address_11_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD252",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(11),
      O => ddr2_address_11_OUTPUT_OFF_O1INV_1333
    );
  system_controller_inst_pc_data_o_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD416"
    )
    port map (
      I => pc_data_o_19_O,
      O => pc_data_o(19)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r12 : X_OBUF
    generic map(
      LOC => "PAD251"
    )
    port map (
      I => ddr2_address_12_O,
      O => ddr2_address(12)
    );
  ddr2_address_12_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD251",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_12_OUTPUT_OTCLK1INVNOT
    );
  ddr2_address_12_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD251",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(12),
      O => ddr2_address_12_O
    );
  ddr2_address_12_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD251",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(12),
      O => ddr2_address_12_OUTPUT_OFF_O1INV_1334
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD219"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_dq_q,
      CTL => ddr2_dq_12_T,
      O => ddr2_dq(12)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(12),
      O => ddr2_dq_12_INBUF
    );
  ddr2_dq_12_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_12_OUTPUT_OTCLK2INV_1335
    );
  ddr2_dq_12_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_12_OUTPUT_OTCLK1INVNOT
    );
  mreset_i_IBUF : X_BUF
    generic map(
      LOC => "PAD390",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i,
      O => mreset_i_INBUF
    );
  mreset_i_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD390",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_INBUF,
      O => mreset_i_IBUF_5
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD203"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_dq_q,
      CTL => ddr2_dq_2_T,
      O => ddr2_dq(2)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(2),
      O => ddr2_dq_2_INBUF
    );
  ddr2_dq_2_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_2_OUTPUT_OTCLK2INV_1336
    );
  ddr2_dq_2_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_2_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U7_OBUFTDS : X_OBUFTDS
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q,
      T => ddr2_dqs_1_T,
      O => ddr2_dqs(1),
      OB => ddr2_dqs_1_DIFFO_OUT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U7_IBUFDS_IBUFDS : X_IBUFDS
    generic map(
      LOC => "PAD212"
    )
    port map (
      I => ddr2_dqs(1),
      IB => ddr2_dqs_n(1),
      O => ddr2_dqs_1_INBUF
    );
  ddr2_dqs_1_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_1_OUTPUT_OTCLK2INV_1337
    );
  ddr2_dqs_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_1_OUTPUT_OTCLK1INVNOT
    );
  ddr2_dqs_1_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1,
      O => ddr2_dqs_1_T
    );
  ddr2_dqs_1_OUTPUT_TFF_T2INV : X_BUF
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_0,
      O => ddr2_dqs_1_OUTPUT_TFF_T2INV_1338
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD204"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_dq_q,
      CTL => ddr2_dq_3_T,
      O => ddr2_dq(3)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(3),
      O => ddr2_dq_3_INBUF
    );
  ddr2_dq_3_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_3_OUTPUT_OTCLK2INV_1339
    );
  ddr2_dq_3_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_3_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD220"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_dq_q,
      CTL => ddr2_dq_13_T,
      O => ddr2_dq(13)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(13),
      O => ddr2_dq_13_INBUF
    );
  ddr2_dq_13_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_13_OUTPUT_OTCLK2INV_1340
    );
  ddr2_dq_13_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_13_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD207"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_dq_q,
      CTL => ddr2_dq_4_T,
      O => ddr2_dq(4)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(4),
      O => ddr2_dq_4_INBUF
    );
  ddr2_dq_4_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_4_OUTPUT_OTCLK2INV_1341
    );
  ddr2_dq_4_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_4_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD208"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_dq_q,
      CTL => ddr2_dq_5_T,
      O => ddr2_dq(5)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(5),
      O => ddr2_dq_5_INBUF
    );
  ddr2_dq_10_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_10_OUTPUT_OTCLK2INV_1342
    );
  ddr2_dq_10_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_10_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DM0_OBUF : X_OBUF
    generic map(
      LOC => "PAD228"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_mask_o(0),
      O => ddr2_dm(0)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DM1_OBUF : X_OBUF
    generic map(
      LOC => "PAD227"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_mask_o(1),
      O => ddr2_dm(1)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD216"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_dq_q,
      CTL => ddr2_dq_11_T,
      O => ddr2_dq(11)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(11),
      O => ddr2_dq_11_INBUF
    );
  ddr2_dq_11_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_11_OUTPUT_OTCLK2INV_1343
    );
  ddr2_dq_11_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_11_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD201"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_dq_q,
      CTL => ddr2_dq_0_T,
      O => ddr2_dq(0)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(0),
      O => ddr2_dq_0_INBUF
    );
  ddr2_dq_0_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_0_OUTPUT_OTCLK2INV_1344
    );
  ddr2_dq_0_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_0_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U7_OBUFTDS : X_OBUFTDS
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q,
      T => ddr2_dqs_0_T,
      O => ddr2_dqs(0),
      OB => ddr2_dqs_0_DIFFO_OUT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U7_IBUFDS_IBUFDS : X_IBUFDS
    generic map(
      LOC => "PAD200"
    )
    port map (
      I => ddr2_dqs(0),
      IB => ddr2_dqs_n(0),
      O => ddr2_dqs_0_INBUF
    );
  ddr2_dqs_0_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_0_OUTPUT_OTCLK2INV_1345
    );
  ddr2_dqs_0_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_0_OUTPUT_OTCLK1INVNOT
    );
  ddr2_dqs_0_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1,
      O => ddr2_dqs_0_T
    );
  ddr2_dqs_0_OUTPUT_TFF_T2INV : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_0,
      O => ddr2_dqs_0_OUTPUT_TFF_T2INV_1346
    );
  system_controller_inst_pc_data_o_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD398"
    )
    port map (
      I => pc_data_o_10_O,
      O => pc_data_o(10)
    );
  system_controller_inst_pc_data_o_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD407"
    )
    port map (
      I => pc_data_o_11_O,
      O => pc_data_o(11)
    );
  system_controller_inst_pc_data_o_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD377"
    )
    port map (
      I => pc_data_o_12_O,
      O => pc_data_o(12)
    );
  system_controller_inst_pc_data_o_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD425"
    )
    port map (
      I => pc_data_o_20_O,
      O => pc_data_o(20)
    );
  system_controller_inst_pc_data_o_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD373"
    )
    port map (
      I => pc_data_o_13_O,
      O => pc_data_o(13)
    );
  system_controller_inst_pc_data_o_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD413"
    )
    port map (
      I => pc_data_o_21_O,
      O => pc_data_o(21)
    );
  system_controller_inst_pc_data_o_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD379"
    )
    port map (
      I => pc_data_o_14_O,
      O => pc_data_o(14)
    );
  system_controller_inst_pc_data_o_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD385"
    )
    port map (
      I => pc_data_o_15_O,
      O => pc_data_o(15)
    );
  system_controller_inst_pc_data_o_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD405"
    )
    port map (
      I => pc_data_o_16_O,
      O => pc_data_o(16)
    );
  system_controller_inst_pc_data_o_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD410"
    )
    port map (
      I => pc_data_o_17_O,
      O => pc_data_o(17)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r10 : X_OBUF
    generic map(
      LOC => "PAD249"
    )
    port map (
      I => ddr2_address_10_O,
      O => ddr2_address(10)
    );
  ddr2_address_10_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD249",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(10),
      O => ddr2_address_10_OUTPUT_OFF_O1INV_1347
    );
  ddr2_address_10_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD249",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(10),
      O => ddr2_address_10_O
    );
  ddr2_address_10_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD249",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_address_10_OUTPUT_OTCLK1INVNOT
    );
  ddr2_dq_5_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_5_OUTPUT_OTCLK2INV_1348
    );
  ddr2_dq_5_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_5_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD221"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_dq_q,
      CTL => ddr2_dq_14_T,
      O => ddr2_dq(14)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(14),
      O => ddr2_dq_14_INBUF
    );
  ddr2_dq_14_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_14_OUTPUT_OTCLK2INV_1349
    );
  ddr2_dq_14_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_14_OUTPUT_OTCLK1INVNOT
    );
  diff_buf_brefclk_IBUFDS : X_IBUFDS
    generic map(
      LOC => "PAD57"
    )
    port map (
      I => brefclk_p_i,
      IB => brefclk_n_i,
      O => brefclk_p_i_INBUF
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD209"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_dq_q,
      CTL => ddr2_dq_6_T,
      O => ddr2_dq(6)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(6),
      O => ddr2_dq_6_INBUF
    );
  ddr2_dq_6_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_6_OUTPUT_OTCLK2INV_1350
    );
  ddr2_dq_6_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_6_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_rst_iob_inbuf : X_BUF
    generic map(
      LOC => "PAD223",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr_rst_dqs_div_i,
      O => ddr_rst_dqs_div_i_INBUF
    );
  ddr_rst_dqs_div_i_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD223",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr_rst_dqs_div_i_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dqs_div_rst
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_rst_iob_outbuf : X_OBUF
    generic map(
      LOC => "PAD224"
    )
    port map (
      I => ddr_rst_dqs_div_o_O,
      O => ddr_rst_dqs_div_o
    );
  ddr_rst_dqs_div_o_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD224",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr_rst_dqs_div_o_OUTPUT_OTCLK1INVNOT
    );
  ddr_rst_dqs_div_o_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD224",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_rst_dqs_div_int,
      O => ddr_rst_dqs_div_o_O
    );
  ddr_rst_dqs_div_o_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD224",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_14,
      O => ddr_rst_dqs_div_o_OUTPUT_OFF_O1INV_1351
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD210"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_dq_q,
      CTL => ddr2_dq_7_T,
      O => ddr2_dq(7)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(7),
      O => ddr2_dq_7_INBUF
    );
  ddr2_dq_7_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_7_OUTPUT_OTCLK2INV_1352
    );
  ddr2_dq_7_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_7_OUTPUT_OTCLK1INVNOT
    );
  ddr2_dq_7_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en,
      O => ddr2_dq_7_T
    );
  ddr2_dq_7_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_7_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DQ_T : X_FF
    generic map(
      LOC => "PAD210",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_7_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_7_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_7_OUTPUT_TFF_TFF1_RSTAND_1353,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en
    );
  ddr2_dq_7_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_7_OUTPUT_TFF_TFF1_RSTAND_1353
    );
  mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_r2 : X_OBUF
    generic map(
      LOC => "PAD225"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0b_q,
      O => ddr2_clk0b
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U7_OBUFTDS_N : X_OBUFTDS
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q_N,
      T => ddr2_dqs_n_0_T,
      O => ddr2_dqs_n(0),
      OB => ddr2_dqs_n_0_DIFFO_OUT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r18 : X_OBUF
    generic map(
      LOC => "PAD233"
    )
    port map (
      I => ddr2_casb_O,
      O => ddr2_casb
    );
  ddr2_casb_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD233",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_casb_OUTPUT_OTCLK1INVNOT
    );
  ddr2_casb_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD233",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_casb_q,
      O => ddr2_casb_O
    );
  ddr2_casb_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD233",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_casb_cntrl,
      O => ddr2_casb_OUTPUT_OFF_O1INV_1354
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD222"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_dq_q,
      CTL => ddr2_dq_15_T,
      O => ddr2_dq(15)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(15),
      O => ddr2_dq_15_INBUF
    );
  ddr2_dq_15_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_15_OUTPUT_OTCLK2INV_1355
    );
  ddr2_dq_15_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_15_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD213"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_dq_q,
      CTL => ddr2_dq_8_T,
      O => ddr2_dq(8)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(8),
      O => ddr2_dq_8_INBUF
    );
  ddr2_dq_8_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_8_OUTPUT_OTCLK2INV_1356
    );
  ddr2_dq_8_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_8_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD214"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_dq_q,
      CTL => ddr2_dq_9_T,
      O => ddr2_dq(9)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(9),
      O => ddr2_dq_9_INBUF
    );
  system_controller_inst_current_input_data_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data_0_F5MUX_1358,
      O => system_controller_inst_current_input_data_0_DXMUX_1357
    );
  system_controller_inst_current_input_data_0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X82Y28"
    )
    port map (
      IA => system_controller_inst_N442,
      IB => system_controller_inst_N443,
      SEL => system_controller_inst_current_input_data_0_BXINV_1359,
      O => system_controller_inst_current_input_data_0_F5MUX_1358
    );
  system_controller_inst_current_input_data_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_test_data(0),
      O => system_controller_inst_current_input_data_0_BXINV_1359
    );
  system_controller_inst_current_input_data_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_0_CLKINV_1360
    );
  system_controller_inst_next_input_data_0_1_F : X_LUT4
    generic map(
      INIT => X"F0F2",
      LOC => "SLICE_X82Y28"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_27,
      ADR1 => system_controller_inst_n0066,
      ADR2 => system_controller_inst_N98_0,
      ADR3 => system_controller_inst_Mcompar_n0037_nor_cyo9_0,
      O => system_controller_inst_N442
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_F5MUX_1362,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_DXMUX_1361
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X52Y0"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_rt_1364,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N79,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_BXINV_1363,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_F5MUX_1362
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_BXINV_1363
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_SRFFMUX_1365
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CLKINV_1366
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CEINV_1367
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_F5MUX_1369,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_DXMUX_1368
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y1"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N837,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N838,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_BXINV_1370,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_F5MUX_1369
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_BXINV_1370
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_SRFFMUX_1371
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CLKINV_1372
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CEINV_1373
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In105_F : X_LUT4
    generic map(
      INIT => X"FBC0",
      LOC => "SLICE_X66Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map244_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N837
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X63Y0"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N835,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N836,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_BXINV_1375,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_F5MUX_1374
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_BXINV_1375
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_G : X_LUT4
    generic map(
      INIT => X"A800",
      LOC => "SLICE_X63Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N836
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X62Y0"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N829,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N830,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_BXINV_1377,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_F5MUX_1376
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_BXINV_1377
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_G : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X62Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N830
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_F5MUX_1378,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X63Y1"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N833,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N834,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_BXINV_1379,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_F5MUX_1378
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_BXINV_1379
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_G : X_LUT4
    generic map(
      INIT => X"A8AA",
      LOC => "SLICE_X63Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N834
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_F5MUX_1381,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_DXMUX_1380
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X63Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N827,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N828,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_BXINV_1382,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_F5MUX_1381
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_BXINV_1382
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_SRFFMUX_1383
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CLKINV_1384
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0202,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CEINV_1385
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_F5MUX_1387,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_DXMUX_1386
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X44Y24"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_N670,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N671,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_BXINV_1388,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_F5MUX_1387
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_BXINV_1388
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_SRFFMUX_1389
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X44Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_3_41_F : X_LUT4
    generic map(
      INIT => X"000E",
      LOC => "SLICE_X44Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N646_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_N670
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_F5MUX_1391,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_DXMUX_1390
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X66Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N839,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N840,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_BXINV_1392,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_F5MUX_1391
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_BXINV_1392
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_SRFFMUX_1393
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CLKINV_1394
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CEINV_1395
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_DYMUX_1396
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_SRFFMUX_1397
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X83Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0380_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CEINV_1398
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_REVUSED : X_INV
    generic map(
      LOC => "SLICE_X83Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_REVUSED_1399
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_DYMUX_1400
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_SRFFMUX_1401
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X83Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0380_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CEINV_1402
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DYMUX_1403
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_SRFFMUX_1404
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CLKINV_1405
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CEINV_1406
    );
  ddr2_dq_9_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_9_OUTPUT_OTCLK2INV_1407
    );
  ddr2_dq_9_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_9_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r17 : X_OBUF
    generic map(
      LOC => "PAD234"
    )
    port map (
      I => ddr2_rasb_O,
      O => ddr2_rasb
    );
  ddr2_rasb_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD234",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_rasb_OUTPUT_OTCLK1INVNOT
    );
  ddr2_rasb_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD234",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q,
      O => ddr2_rasb_O
    );
  ddr2_rasb_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD234",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_rasb_cntrl,
      O => ddr2_rasb_OUTPUT_OFF_O1INV_1408
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r00 : X_OBUF
    generic map(
      LOC => "PAD235"
    )
    port map (
      I => ddr2_ba_0_O,
      O => ddr2_ba(0)
    );
  ddr2_ba_0_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD235",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_ba_0_OUTPUT_OTCLK1INVNOT
    );
  ddr2_ba_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD235",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg(0),
      O => ddr2_ba_0_O
    );
  ddr2_ba_0_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD235",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl(0),
      O => ddr2_ba_0_OUTPUT_OFF_O1INV_1409
    );
  ddr2_ba_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD238",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_ba_1_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r13 : X_OBUF
    generic map(
      LOC => "PAD238"
    )
    port map (
      I => ddr2_ba_1_O,
      O => ddr2_ba(1)
    );
  ddr2_ba_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD238",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg(1),
      O => ddr2_ba_1_O
    );
  ddr2_ba_1_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD238",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl(1),
      O => ddr2_ba_1_OUTPUT_OFF_O1INV_1410
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX1S"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_I0_INV,
      I1 => GND,
      S => mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_S_INVNOT,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClk
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_SINV : X_INV
    generic map(
      LOC => "BUFGMUX1S",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_S_INVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX1S",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_I0_INV
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0 : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX6P"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_I0_INV,
      I1 => GND,
      S => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_S_INVNOT,
      O => new_clk
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_SINV : X_INV
    generic map(
      LOC => "BUFGMUX6P",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_S_INVNOT
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX6P",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0d2inv,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_I0_INV
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90 : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX7S"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_I0_INV,
      I1 => GND,
      S => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_S_INVNOT,
      O => clk90
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_SINV : X_INV
    generic map(
      LOC => "BUFGMUX7S",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_S_INVNOT
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX7S",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90d2inv,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_I0_INV
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_RSTINV : X_INV
    generic map(
      LOC => "DCM_X3Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_RSTINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1 : X_DCM
    generic map(
      DUTY_CYCLE_CORRECTION => TRUE,
      FACTORY_JF => X"C080",
      CLKDV_DIVIDE => 2.0,
      CLKFX_DIVIDE => 1,
      CLKFX_MULTIPLY => 4,
      CLKOUT_PHASE_SHIFT => "NONE",
      CLK_FEEDBACK => "1X",
      DLL_FREQUENCY_MODE => "LOW",
      CLKIN_DIVIDE_BY_2 => FALSE,
      PHASE_SHIFT => 0,
      LOC => "DCM_X3Y0",
      SIM_CLKIN_CYCLE_JITTER => 300 ps,
      SIM_CLKIN_PERIOD_JITTER => 1000 ps,
      MAXPERCLKIN => 41668 ps,
      MAXPERPSCLK => 1149998850 ps
    )
    port map (
      CLKIN => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKIN_BUF_1412,
      CLKFB => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFB_BUF_1411,
      DSSEN => GLOBAL_LOGIC0,
      RST => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_RSTINVNOT,
      PSINCDEC => GLOBAL_LOGIC0,
      PSEN => GLOBAL_LOGIC0,
      PSCLK => GLOBAL_LOGIC0,
      CLK0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm,
      CLK90 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm,
      CLK180 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK180,
      CLK270 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK270,
      CLK2X => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK2X,
      CLK2X180 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK2X180,
      CLKDV => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKDV,
      CLKFX => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFX,
      CLKFX180 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFX180,
      LOCKED => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      PSDONE => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_PSDONE,
      STATUS(7) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS7,
      STATUS(6) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS6,
      STATUS(5) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS5,
      STATUS(4) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS4,
      STATUS(3) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS3,
      STATUS(2) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS2,
      STATUS(1) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS1,
      STATUS(0) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS0
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFB_BUF : X_BUF
    generic map(
      LOC => "DCM_X3Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFB_BUF_1411
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKIN_BUF : X_BUF
    generic map(
      LOC => "DCM_X3Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKIN_BUF_1412
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_PSCLKINV : X_BUF
    generic map(
      LOC => "DCM_X2Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_PSCLKINV_1413
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_RSTINV : X_INV
    generic map(
      LOC => "DCM_X2Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_RSTINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm : X_DCM
    generic map(
      DUTY_CYCLE_CORRECTION => TRUE,
      FACTORY_JF => X"C080",
      CLKDV_DIVIDE => 2.0,
      CLKFX_DIVIDE => 1,
      CLKFX_MULTIPLY => 4,
      CLKOUT_PHASE_SHIFT => "VARIABLE",
      CLK_FEEDBACK => "1X",
      DLL_FREQUENCY_MODE => "LOW",
      CLKIN_DIVIDE_BY_2 => FALSE,
      PHASE_SHIFT => 128,
      LOC => "DCM_X2Y0",
      SIM_CLKIN_CYCLE_JITTER => 300 ps,
      SIM_CLKIN_PERIOD_JITTER => 1000 ps,
      MAXPERCLKIN => 41668 ps,
      MAXPERPSCLK => 1149998850 ps
    )
    port map (
      CLKIN => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKIN_BUF_1415,
      CLKFB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFB_BUF_1414,
      DSSEN => GLOBAL_LOGIC0,
      RST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_RSTINVNOT,
      PSINCDEC => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      PSEN => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn,
      PSCLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_PSCLKINV_1413,
      CLK0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm,
      CLK90 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK90,
      CLK180 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK180,
      CLK270 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK270,
      CLK2X => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK2X,
      CLK2X180 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK2X180,
      CLKDV => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKDV,
      CLKFX => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFX,
      CLKFX180 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFX180,
      LOCKED => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      PSDONE => mem_interface_top_inst_infrastructure_top0_cal_top0_psDone,
      STATUS(7) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS7,
      STATUS(6) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS6,
      STATUS(5) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS5,
      STATUS(4) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS4,
      STATUS(3) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS3,
      STATUS(2) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS2,
      STATUS(1) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS1,
      STATUS(0) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFB_BUF : X_BUF
    generic map(
      LOC => "DCM_X2Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFB_BUF_1414
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKIN_BUF : X_BUF
    generic map(
      LOC => "DCM_X2Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKIN_BUF_1415
    );
  clk1_for_logic : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX4S"
    )
    port map (
      I0 => clk1_for_logic_I0_INV,
      I1 => GND,
      S => clk1_for_logic_S_INVNOT,
      O => clk1
    );
  clk1_for_logic_SINV : X_INV
    generic map(
      LOC => "BUFGMUX4S",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => clk1_for_logic_S_INVNOT
    );
  clk1_for_logic_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX4S",
      PATHPULSE => 396 ps
    )
    port map (
      I => brefclk_p_i_INBUF,
      O => clk1_for_logic_I0_INV
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_F5MUX_1417,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_DXMUX_1416
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X61Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N831,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N832,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_BXINV_1418,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_F5MUX_1417
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_BXINV_1418
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_SRFFMUX_1419
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CLKINV_1420
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_F5MUX_1374,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CEINV_1421
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_DXMUX_1422
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_F5MUX_1423,
      O => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X64Y18"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_N668,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N669,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_BXINV_1424,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_F5MUX_1423
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_16,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_BXINV_1424
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_SRFFMUX_1425
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X64Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_In_F : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X64Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_20,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_18,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_19,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      O => mem_interface_top_inst_ddr2_top0_controller0_N668
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_F5MUX_1427,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_DXMUX_1426
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X65Y17"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_N666,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N667,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_BXINV_1428,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_F5MUX_1427
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N69,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_BXINV_1428
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_SRFFMUX_1429
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X65Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_1_F : X_LUT4
    generic map(
      INIT => X"C8C0",
      LOC => "SLICE_X65Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N501_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N01_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_N666
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_F5MUX_1431,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_DXMUX_1430
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X83Y22"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_rt_1433,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N57,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_BXINV_1432,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_F5MUX_1431
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_22,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_BXINV_1432
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_SRFFMUX_1434
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X83Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X83Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_23,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_rt_1433
    );
  user_cmd_ack_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_cmd_ack_F5MUX_1436,
      O => user_cmd_ack_DXMUX_1435
    );
  user_cmd_ack_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X84Y23"
    )
    port map (
      IA => user_cmd_ack_G,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N55,
      SEL => user_cmd_ack_BXINV_1437,
      O => user_cmd_ack_F5MUX_1436
    );
  user_cmd_ack_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      O => user_cmd_ack_BXINV_1437
    );
  user_cmd_ack_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_cmd_ack_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_F5MUX_1439,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_DXMUX_1438
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X48Y18"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_N58,
      IB => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_rt_1440,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_BXINV_1441,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_F5MUX_1439
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_BXINV_1441
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_SRFFMUX_1442
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X48Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CEINV_1443
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_DYMUX_1444
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_SRFFMUX_1445
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_CLKINV_1446
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_CEINV_1447
    );
  system_controller_inst_current_input_data_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_29_pack_1,
      O => system_controller_inst_current_input_data_29_DYMUX_1448
    );
  system_controller_inst_current_input_data_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X76Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_29_CLKINV_1449
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_DYMUX_1450
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_SRFFMUX_1451
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X44Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DYMUX_1452
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_SRFFMUX_1453
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X68Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0381_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CEINV_1454
    );
  user_output_data_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_20_pack_1,
      O => user_output_data_20_DYMUX_1455
    );
  user_output_data_20_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_20_SRFFMUX_1456
    );
  user_output_data_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_20_CLKINV_1457
    );
  user_output_data_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_20_CEINV_1458
    );
  user_output_data_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_21_pack_1,
      O => user_output_data_21_DYMUX_1459
    );
  user_output_data_21_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_21_SRFFMUX_1460
    );
  user_output_data_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_21_CLKINV_1461
    );
  user_output_data_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_21_CEINV_1462
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0213_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_DYMUX_1463
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_SRFFMUX_1464
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X65Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DXMUX_1465
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0215,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DYMUX_1466
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0215_pack_2,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0215
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_SRFFMUX_1467
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X63Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_DYMUX_1468
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_SRFFMUX_1469
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X76Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_CLKINVNOT
    );
  system_controller_inst_current_input_data_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_3_pack_1,
      O => system_controller_inst_current_input_data_3_DYMUX_1470
    );
  system_controller_inst_current_input_data_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_3_CLKINV_1471
    );
  system_controller_inst_current_input_data_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_5_pack_1,
      O => system_controller_inst_current_input_data_5_DYMUX_1472
    );
  system_controller_inst_current_input_data_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_5_CLKINV_1473
    );
  system_controller_inst_current_input_data_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_7_pack_1,
      O => system_controller_inst_current_input_data_7_DYMUX_1474
    );
  system_controller_inst_current_input_data_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_7_CLKINV_1475
    );
  system_controller_inst_current_input_data_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_9_pack_1,
      O => system_controller_inst_current_input_data_9_DYMUX_1476
    );
  system_controller_inst_current_input_data_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_9_CLKINV_1477
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DYMUX_1478
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_SRFFMUX_1479
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X53Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_value_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_DYMUX_1480
    );
  mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_SRFFMUX_1481
    );
  mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X68Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_next_state_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_N4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_next_state_DYMUX_1482
    );
  mem_interface_top_inst_ddr2_top0_data_path0_next_state_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_next_state_SRFFMUX_1483
    );
  mem_interface_top_inst_ddr2_top0_data_path0_next_state_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_next_state_CLKINV_1484
    );
  user_output_data_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_6_pack_1,
      O => user_output_data_6_DYMUX_1485
    );
  user_output_data_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_6_SRFFMUX_1486
    );
  user_output_data_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_6_CLKINV_1487
    );
  user_output_data_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_6_CEINV_1488
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_out_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DXMUX_1489
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DYMUX_1490
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X81Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out_pack_2,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_SRFFMUX_1491
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X81Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_DYMUX_1492
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_SRFFMUX_1493
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_CLKINV_1494
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_DYMUX_1495
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_SRFFMUX_1496
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_CLKINV_1497
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_DYMUX_1498
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_SRFFMUX_1499
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_CLKINV_1500
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_1_DYMUX_1501
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_1_SRFFMUX_1502
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X67Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DYMUX_1503
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_SRFFMUX_1504
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X49Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CEINV_1505
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_DYMUX_1506
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_SRFFMUX_1507
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y59",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_CLKINV_1508
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_DYMUX_1509
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_SRFFMUX_1510
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X80Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_DYMUX_1511
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_SRFFMUX_1512
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X75Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_DYMUX_1513
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_SRFFMUX_1514
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X74Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_DYMUX_1515
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_SRFFMUX_1516
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X71Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_DYMUX_1517
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_SRFFMUX_1518
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X70Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_12_DYMUX_1519
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_12_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(28),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_12_DIG_MUX_1520
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_12_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_12_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_15_DYMUX_1521
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_15_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(31),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_15_DIG_MUX_1522
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_15_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_15_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0217_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_DYMUX_1523
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_SRFFMUX_1524
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X81Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DXMUX_1525
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DYMUX_1526
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X75Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0200_pack_2,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0200
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_SRFFMUX_1527
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X75Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_CLKINVNOT
    );
  led_o_1_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0008_pack_1,
      O => led_o_1_OBUF_DYMUX_1528
    );
  led_o_1_OBUF_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => led_o_1_OBUF_SRFFMUX_1529
    );
  led_o_1_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => led_o_1_OBUF_CLKINV_1530
    );
  system_controller_inst_current_input_address_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_1_pack_1,
      O => system_controller_inst_current_input_address_1_DYMUX_1531
    );
  system_controller_inst_current_input_address_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_1_CLKINV_1532
    );
  system_controller_inst_current_input_address_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_2_pack_1,
      O => system_controller_inst_current_input_address_2_DYMUX_1533
    );
  system_controller_inst_current_input_address_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_2_CLKINV_1534
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0031_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_DYMUX_1535
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_SRFFMUX_1536
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X57Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_CLKINVNOT
    );
  system_controller_inst_current_state_FFd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd3_In_pack_1,
      O => system_controller_inst_current_state_FFd3_DYMUX_1537
    );
  system_controller_inst_current_state_FFd3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd3_CLKINV_1538
    );
  system_controller_inst_current_state_FFd4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd4_In_pack_1,
      O => system_controller_inst_current_state_FFd4_DYMUX_1539
    );
  system_controller_inst_current_state_FFd4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd4_CLKINV_1540
    );
  system_controller_inst_test_data_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_0_pack_1,
      O => system_controller_inst_test_data_0_DYMUX_1541
    );
  system_controller_inst_test_data_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_test_data_0_CLKINV_1542
    );
  system_controller_inst_test_data_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_1_pack_1,
      O => system_controller_inst_test_data_1_DYMUX_1543
    );
  system_controller_inst_test_data_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X79Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_test_data_1_CLKINV_1544
    );
  system_controller_inst_test_data_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_2_pack_1,
      O => system_controller_inst_test_data_2_DYMUX_1545
    );
  system_controller_inst_test_data_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X79Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_test_data_2_CLKINV_1546
    );
  system_controller_inst_test_data_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_4_pack_1,
      O => system_controller_inst_test_data_4_DYMUX_1547
    );
  system_controller_inst_test_data_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_test_data_4_CLKINV_1548
    );
  system_controller_inst_test_data_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_7_pack_1,
      O => system_controller_inst_test_data_7_DYMUX_1549
    );
  system_controller_inst_test_data_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_test_data_7_CLKINV_1550
    );
  system_controller_inst_test_data_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_8_pack_1,
      O => system_controller_inst_test_data_8_DYMUX_1551
    );
  system_controller_inst_test_data_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_test_data_8_CLKINV_1552
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_DYMUX_1553
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_SRFFMUX_1554
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CLKINV_1555
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CEINV_1556
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_1_DYMUX_1557
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_1_SRFFMUX_1558
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_1_CLKINV_1559
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_1_CEINV_1560
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_DYMUX_1561
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_SRFFMUX_1562
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_CLKINV_1563
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_CEINV_1564
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_DYMUX_1565
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_SRFFMUX_1566
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_CLKINV_1567
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_CEINV_1568
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_DYMUX_1569
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_SRFFMUX_1570
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CLKINV_1571
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CEINV_1572
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_DYMUX_1573
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_SRFFMUX_1574
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CLKINV_1575
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CEINV_1576
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DYMUX_1577
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(31),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DIG_MUX_1578
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_CLKINV_1579
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DYMUX_1580
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DIG_MUX_1581
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_CLKINV_1582
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_2_DYMUX_1583
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_2_SRFFMUX_1584
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_2_CLKINV_1585
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_2_CEINV_1586
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_DYMUX_1587
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_SRFFMUX_1588
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CLKINV_1589
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CEINV_1590
    );
  mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_DYMUX_1591
    );
  mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0247,
      O => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_SRFFMUX_1592
    );
  mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X46Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_DXMUX_1593
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N824_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N824
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_SRFFMUX_1594
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CLKINV_1595
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CEINV_1596
    );
  user_command_register_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg3(0),
      O => user_command_register_2_DYMUX_1597
    );
  user_command_register_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_command_register_2_CLKINV_1598
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_6_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_6_1_1599,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_6_1_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_6_1 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X86Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_6_1_1599
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map226_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map226,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map226_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In14 : X_LUT4
    generic map(
      INIT => X"FF55",
      LOC => "SLICE_X67Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map226
    );
  mem_interface_top_inst_ddr2_top0_controller0_N370_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N370,
      O => mem_interface_top_inst_ddr2_top0_controller0_N370_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker69_SW0 : X_LUT4
    generic map(
      INIT => X"FFEF",
      LOC => "SLICE_X62Y20"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_18,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N370
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_DXMUX_1600
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_SRFFMUX_1601
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CLKINV_1602
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CEINV_1603
    );
  user_input_data_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(7),
      O => user_input_data_7_DYMUX_1604
    );
  user_input_data_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_7_CLKINV_1605
    );
  user_input_data_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_0,
      O => user_input_data_7_CEINV_1606
    );
  user_input_data_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(9),
      O => user_input_data_9_DYMUX_1607
    );
  user_input_data_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_9_CLKINV_1608
    );
  user_input_data_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_0,
      O => user_input_data_9_CEINV_1609
    );
  mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_DYMUX_1610
    );
  mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_SRFFMUX_1611
    );
  mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X69Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0002_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_DXMUX_1612
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_SRFFMUX_1613
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_CLKINV_1614
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_int_45,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_DYMUX_1615
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_68,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_SRFFMUX_1616
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_CLKINV_1617
    );
  system_controller_inst_current_input_address_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_10_pack_1,
      O => system_controller_inst_current_input_address_10_DXMUX_1618
    );
  system_controller_inst_current_input_address_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N51_pack_1,
      O => system_controller_inst_N51
    );
  system_controller_inst_current_input_address_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_10_CLKINV_1619
    );
  system_controller_inst_test_data_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_3_pack_1,
      O => system_controller_inst_test_data_3_DXMUX_1620
    );
  system_controller_inst_test_data_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X81Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N61_pack_1,
      O => system_controller_inst_N61
    );
  system_controller_inst_test_data_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_test_data_3_CLKINV_1621
    );
  system_controller_inst_current_input_data_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_10_pack_1,
      O => system_controller_inst_current_input_data_10_DXMUX_1622
    );
  system_controller_inst_current_input_data_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X78Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N71_pack_1,
      O => system_controller_inst_N71
    );
  system_controller_inst_current_input_data_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X78Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_10_CLKINV_1623
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_24,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_DYMUX_1624
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_SRFFMUX_1625
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X74Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_69,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_DYMUX_1626
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_SRFFMUX_1627
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X75Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_70,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_DYMUX_1628
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_SRFFMUX_1629
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X75Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(14),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_14_DYMUX_1630
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_14_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_14_SRFFMUX_1631
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_14_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X89Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_14_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(15),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_15_DYMUX_1632
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_15_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_15_SRFFMUX_1633
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_15_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_15_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(17),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_17_DYMUX_1634
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_17_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_17_SRFFMUX_1635
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_17_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_17_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90_DXMUX_1636
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90_CLKINV_1637
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_DXMUX_1638
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map100_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map100
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_SRFFMUX_1639
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CLKINV_1640
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CEINV_1641
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_74,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_DYMUX_1642
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_SRFFMUX_1643
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_CLKINV_1644
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_75,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_DYMUX_1645
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0016_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_SRFFMUX_1646
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_CLKINV_1647
    );
  mem_interface_top_inst_ddr2_top0_controller0_N38_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N38,
      O => mem_interface_top_inst_ddr2_top0_controller0_N38_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n032211 : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X50Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N38
    );
  init_val_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_DONE_value_pack_1,
      O => init_val_DXMUX_1648
    );
  init_val_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N51_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N51
    );
  init_val_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => init_val_SRFFMUX_1649
    );
  init_val_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X53Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => init_val_CLKINVNOT
    );
  system_controller_inst_N12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X78Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N12,
      O => system_controller_inst_N12_0
    );
  system_controller_inst_current_state_FFd3_In_SW0 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X78Y22"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd3_62,
      ADR1 => init_val,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N12
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_DXMUX_1650
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0322_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0322
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_SRFFMUX_1651
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X50Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X68Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_DYMUX_1652
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_SRFFMUX_1653
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X68Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0381_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CEINV_1654
    );
  mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N131_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N131
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ba1_0_SW0 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X83Y21"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N131_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_n0020_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0020,
      O => mem_interface_top_inst_infrastructure_top0_n0020_0
    );
  mem_interface_top_inst_infrastructure_top0_n00201 : X_LUT4
    generic map(
      INIT => X"4400",
      LOC => "SLICE_X80Y21"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_wait_clk90_80,
      ADR1 => mreset_i_IBUF_5,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      O => mem_interface_top_inst_infrastructure_top0_n0020
    );
  mem_interface_top_inst_infrastructure_top0_n0021_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X81Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0021,
      O => mem_interface_top_inst_infrastructure_top0_n0021_0
    );
  mem_interface_top_inst_infrastructure_top0_n00211 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X81Y20"
    )
    port map (
      ADR0 => mem_interface_top_inst_wait_200us,
      ADR1 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR2 => mreset_i_IBUF_5,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_n0021
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DXMUX_1655
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N29_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N29
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_SRFFMUX_1656
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_n0017_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X81Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0017,
      O => mem_interface_top_inst_infrastructure_top0_n0017_0
    );
  mem_interface_top_inst_infrastructure_top0_n00171 : X_LUT4
    generic map(
      INIT => X"FF3F",
      LOC => "SLICE_X81Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR2 => mreset_i_IBUF_5,
      ADR3 => mem_interface_top_inst_wait_200us,
      O => mem_interface_top_inst_infrastructure_top0_n0017
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_DXMUX_1657
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_SRFFMUX_1658
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_CLKINV_1659
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(7),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_DYMUX_1660
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_SRFFMUX_1661
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_N634_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X79Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N634,
      O => mem_interface_top_inst_ddr2_top0_controller0_N634_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n028338 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X79Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N634
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst180_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst180_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_DYMUX_1662
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst180_r_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X80Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ba1_1_1 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X84Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_DXMUX_1663
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N822_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N822
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_SRFFMUX_1664
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CLKINV_1665
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CEINV_1666
    );
  system_controller_inst_current_state_FFd6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd6_In_pack_1,
      O => system_controller_inst_current_state_FFd6_DXMUX_1667
    );
  system_controller_inst_current_state_FFd6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N310_pack_1,
      O => system_controller_inst_N310
    );
  system_controller_inst_current_state_FFd6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd6_CLKINV_1668
    );
  system_controller_inst_loop_count_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_2_pack_1,
      O => system_controller_inst_loop_count_2_DXMUX_1669
    );
  system_controller_inst_loop_count_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N62_pack_1,
      O => system_controller_inst_N62
    );
  system_controller_inst_loop_count_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_2_CLKINV_1670
    );
  system_controller_inst_loop_count_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_11_pack_1,
      O => system_controller_inst_loop_count_11_DXMUX_1671
    );
  system_controller_inst_loop_count_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N72_pack_1,
      O => system_controller_inst_N72
    );
  system_controller_inst_loop_count_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_11_CLKINV_1672
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X78Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_1673,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2 : X_LUT4
    generic map(
      INIT => X"BFBF",
      LOC => "SLICE_X78Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_85,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_84,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_1673
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_DXMUX_1674
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N279_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N279
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_SRFFMUX_1675
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_CLKINV_1676
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02001 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X66Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_86,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0202_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02021 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X62Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_34,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_86,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_32,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_87,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0210_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02101 : X_LUT4
    generic map(
      INIT => X"FAFB",
      LOC => "SLICE_X65Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_34,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_32,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_87,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02031 : X_LUT4
    generic map(
      INIT => X"0040",
      LOC => "SLICE_X56Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_DXMUX_1677
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_SRFFMUX_1678
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_CLKINV_1679
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02161 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X58Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02091 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X59Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02431 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X52Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_88,
      ADR2 => auto_ref_req,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_89,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0243
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0235_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0235,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0235_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02351 : X_LUT4
    generic map(
      INIT => X"FFAA",
      LOC => "SLICE_X56Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_57,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0235
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0244_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N13_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N13
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02441 : X_LUT4
    generic map(
      INIT => X"FFFD",
      LOC => "SLICE_X62Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N13_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_N0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N0,
      O => mem_interface_top_inst_ddr2_top0_controller0_N0_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_N0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0181_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0181
    );
  mem_interface_top_inst_ddr2_top0_controller0_n01811 : X_LUT4
    generic map(
      INIT => X"0003",
      LOC => "SLICE_X62Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0181_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_DXMUX_1680
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_SRFFMUX_1681
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CLKINV_1682
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CEINV_1683
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0247_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N15_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N15
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02471 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X44Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_N15_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0088_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_DXMUX_1684
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N175_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N175
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_SRFFMUX_1685
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CLKINV_1686
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CEINV_1687
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_DXMUX_1688
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_SRFFMUX_1689
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CLKINV_1690
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CEINV_1691
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DXMUX_1692
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X41Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0268_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0268
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_SRFFMUX_1693
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X41Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0283_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X79Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0283,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0283_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0283_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X79Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N614_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N614
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02838 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X79Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_37,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_85,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_21,
      O => mem_interface_top_inst_ddr2_top0_controller0_N614_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02971 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X66Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => user_command_register(2),
      ADR2 => VCC,
      ADR3 => user_command_register(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_initialize_memory
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay3,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_six : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X91Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay2_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_delay_sel(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay3
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N257_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N257,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N257_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_2 : X_LUT4
    generic map(
      INIT => X"0057",
      LOC => "SLICE_X55Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(5),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N257
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map379_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X78Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map379,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map379_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map379_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X78Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N660_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N660
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_18_SW0 : X_LUT4
    generic map(
      INIT => X"FD3F",
      LOC => "SLICE_X78Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_Q,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N660_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_DXMUX_1694
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_SRFFMUX_1695
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CLKINV_1696
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CEINV_1697
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_DXMUX_1698
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_SRFFMUX_1699
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CLKINV_1700
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CEINV_1701
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_delay_sel_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_delay_sel(4)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_4_1 : X_LUT4
    generic map(
      INIT => X"AAAC",
      LOC => "SLICE_X88Y46"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(4),
      ADR1 => mem_interface_top_inst_delay_sel(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_90,
      ADR3 => mem_interface_top_inst_ddr2_top0_rst_calib,
      O => mem_interface_top_inst_ddr2_top0_delay_sel_4_pack_1
    );
  system_controller_inst_N105_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N105,
      O => system_controller_inst_N105_0
    );
  system_controller_inst_next_reg3_1_SW0 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X85Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_current_state_FFd3_62,
      ADR2 => system_controller_inst_current_state_FFd9_36,
      ADR3 => VCC,
      O => system_controller_inst_N105
    );
  system_controller_inst_current_reg2_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg2_0_DYMUX_1702
    );
  system_controller_inst_current_reg2_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg2_0_CLKINV_1703
    );
  system_controller_inst_current_reg2_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg2_1_DYMUX_1704
    );
  system_controller_inst_current_reg2_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg2_1_CLKINV_1705
    );
  system_controller_inst_current_reg2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg2_2_DYMUX_1706
    );
  system_controller_inst_current_reg2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg2_2_CLKINV_1707
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_DYMUX_1708
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_SRFFMUX_1709
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X74Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_N650_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X42Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N650,
      O => mem_interface_top_inst_ddr2_top0_controller0_N650_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_36_SW0 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X42Y25"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N650
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_DYMUX_1710
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_SRFFMUX_1711
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X78Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_DYMUX_1712
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_9_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_SRFFMUX_1713
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_9_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X77Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_DXMUX_1714
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N171_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N171
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_SRFFMUX_1715
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X45Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_N501_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N501,
      O => mem_interface_top_inst_ddr2_top0_controller0_N501_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker501 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X65Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_19,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_16,
      O => mem_interface_top_inst_ddr2_top0_controller0_N501
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N73_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_DXMUX_1716
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N35_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N35
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_SRFFMUX_1717
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_CLKINVNOT
    );
  mem_interface_top_inst_delay_sel_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(3),
      O => mem_interface_top_inst_delay_sel_3_DYMUX_1718
    );
  mem_interface_top_inst_delay_sel_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_delay_sel_3_SRFFMUX_1719
    );
  mem_interface_top_inst_delay_sel_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_delay_sel_3_CLKINV_1720
    );
  mem_interface_top_inst_delay_sel_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_95,
      O => mem_interface_top_inst_delay_sel_3_CEINV_1721
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_DXMUX_1722
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N63_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N63
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_SRFFMUX_1723
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X82Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker36_map325_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map325,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map325_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker368 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X37Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(11),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map325
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map624_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map624,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map624_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map624_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N65_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N65
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker651 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X66Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_16,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_41,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N0_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_46,
      O => mem_interface_top_inst_ddr2_top0_controller0_N65_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_value_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_DXMUX_1724
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_SRFFMUX_1725
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X64Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_DXMUX_1726
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N816_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N816
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_SRFFMUX_1727
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CLKINV_1728
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CEINV_1729
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_DXMUX_1730
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map250_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map250
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_SRFFMUX_1731
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X45Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_N551_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N551,
      O => mem_interface_top_inst_ddr2_top0_controller0_N551_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_5_xor1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X49Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N551
    );
  system_controller_inst_Ker01_map674_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker01_map674,
      O => system_controller_inst_Ker01_map674_0
    );
  system_controller_inst_Ker0165 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X88Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_current_state_FFd10_35,
      ADR2 => system_controller_inst_current_state_FFd6_42,
      ADR3 => VCC,
      O => system_controller_inst_Ker01_map674
    );
  mem_interface_top_inst_sys_rst90_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_76,
      O => mem_interface_top_inst_sys_rst90_1_DYMUX_1732
    );
  mem_interface_top_inst_sys_rst90_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0016_0,
      O => mem_interface_top_inst_sys_rst90_1_SRFFMUX_1733
    );
  mem_interface_top_inst_sys_rst90_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_sys_rst90_1_CLKINV_1734
    );
  system_controller_inst_Ker91_map740_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker91_map740,
      O => system_controller_inst_Ker91_map740_0
    );
  system_controller_inst_Ker91_map740_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N151_pack_1,
      O => system_controller_inst_N151
    );
  system_controller_inst_Ker1533 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X88Y27"
    )
    port map (
      ADR0 => system_controller_inst_Ker15_map702_0,
      ADR1 => VCC,
      ADR2 => system_controller_inst_N24,
      ADR3 => system_controller_inst_Ker15_map710_0,
      O => system_controller_inst_N151_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_DXMUX_1735
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N658_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N658
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_SRFFMUX_1736
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X52Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_96,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_DYMUX_1737
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_SRFFMUX_1738
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X45Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_82,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_DYMUX_1739
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_SRFFMUX_1740
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X83Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_CLKINVNOT
    );
  system_controller_inst_loop_count_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_0_pack_1,
      O => system_controller_inst_loop_count_0_DXMUX_1741
    );
  system_controller_inst_loop_count_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N434_pack_1,
      O => system_controller_inst_N434
    );
  system_controller_inst_loop_count_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_0_CLKINV_1742
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset_r_DYMUX_1743
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset_r_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset_r_CLKINV_1744
    );
  mem_interface_top_inst_ddr2_top0_controller0_N646_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N646,
      O => mem_interface_top_inst_ddr2_top0_controller0_N646_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_3_19_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X45Y25"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N646
    );
  system_controller_inst_Ker91_map737_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker91_map737,
      O => system_controller_inst_Ker91_map737_0
    );
  system_controller_inst_Ker91_map737_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker91_map728_pack_1,
      O => system_controller_inst_Ker91_map728
    );
  system_controller_inst_Ker9117 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X86Y25"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_27,
      ADR1 => system_controller_inst_current_state_FFd6_42,
      ADR2 => system_controller_inst_current_state_FFd7_63,
      ADR3 => system_controller_inst_current_state_FFd9_36,
      O => system_controller_inst_Ker91_map728_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst180_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_DYMUX_1745
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n013115 : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X56Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71_pack_1
    );
  mem_interface_top_inst_sys_rst180_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_97,
      O => mem_interface_top_inst_sys_rst180_1_DYMUX_1746
    );
  mem_interface_top_inst_sys_rst180_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0017_0,
      O => mem_interface_top_inst_sys_rst180_1_SRFFMUX_1747
    );
  mem_interface_top_inst_sys_rst180_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X80Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_sys_rst180_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_88,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_DYMUX_1748
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_SRFFMUX_1749
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X52Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst_o_99,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_1_DYMUX_1750
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0017_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_1_SRFFMUX_1751
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_1_CLKINV_1752
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N448_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N448,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N448_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N448_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N441_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N441
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007036 : X_LUT4
    generic map(
      INIT => X"5554",
      LOC => "SLICE_X63Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N432_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N441_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_8_DYMUX_1753
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_8_CLKINV_1754
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02951_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n02951_2_1755,
      O => mem_interface_top_inst_ddr2_top0_controller0_n02951_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02951_2 : X_LUT4
    generic map(
      INIT => X"F7FF",
      LOC => "SLICE_X54Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_n02951_2_1755
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker101 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X58Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_1756,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1 : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X64Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_1756
    );
  auto_ref_req_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => auto_ref_req_DXMUX_1757
    );
  auto_ref_req_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0243,
      O => auto_ref_req_REVUSED_1758
    );
  auto_ref_req_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => auto_ref_req_SRFFMUX_1759
    );
  auto_ref_req_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X52Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => auto_ref_req_CLKINVNOT
    );
  auto_ref_req_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_57,
      O => auto_ref_req_CEINV_1760
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker401 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X59Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_DXMUX_1761
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_SRFFMUX_1762
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CLKINV_1763
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CEINV_1764
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_DXMUX_1765
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_SRFFMUX_1766
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CLKINV_1767
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CEINV_1768
    );
  system_controller_inst_test_data_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_26_pack_1,
      O => system_controller_inst_test_data_26_DXMUX_1769
    );
  system_controller_inst_test_data_26_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X78Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker62_pack_1,
      O => system_controller_inst_Ker62_59
    );
  system_controller_inst_test_data_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X78Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_test_data_26_CLKINV_1770
    );
  system_controller_inst_test_data_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_19_pack_1,
      O => system_controller_inst_test_data_19_DXMUX_1771
    );
  system_controller_inst_test_data_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X79Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker621_pack_1,
      O => system_controller_inst_Ker621
    );
  system_controller_inst_test_data_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X79Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_test_data_19_CLKINV_1772
    );
  system_controller_inst_N91_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N91,
      O => system_controller_inst_N91_0
    );
  system_controller_inst_N91_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0074_pack_1,
      O => system_controller_inst_n0074
    );
  system_controller_inst_n007457 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X89Y18"
    )
    port map (
      ADR0 => system_controller_inst_N436_0,
      ADR1 => system_controller_inst_current_input_address(11),
      ADR2 => system_controller_inst_N231_0,
      ADR3 => system_controller_inst_N361_0,
      O => system_controller_inst_n0074_pack_1
    );
  system_controller_inst_test_data_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_10_pack_1,
      O => system_controller_inst_test_data_10_DXMUX_1773
    );
  system_controller_inst_test_data_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X81Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker622_pack_1,
      O => system_controller_inst_Ker622
    );
  system_controller_inst_test_data_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_test_data_10_CLKINV_1774
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker381 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X63Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_87,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_32,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_33,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_86,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38_pack_1
    );
  mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N664_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N664
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_28_SW0 : X_LUT4
    generic map(
      INIT => X"F0E0",
      LOC => "SLICE_X85Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_94,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_93,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_52,
      O => mem_interface_top_inst_ddr2_top0_controller0_N664_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_o_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_o_DYMUX_1775
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_o_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0021_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_o_SRFFMUX_1776
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_o_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_o_CLKINV_1777
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_1778,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X60Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_1778
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_DYMUX_1779
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_n0011,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_SRFFMUX_1780
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_CLKINV_1781
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map502_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map502,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map502_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map502_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map501_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map501
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In36 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X53Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(6),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map501_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_DXMUX_1782
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0238_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_56
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_SRFFMUX_1783
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0378_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CEINV_1784
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X78Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n00461 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X78Y53"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X78Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n00471 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X78Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0381_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0381_1785,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0381_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0381 : X_LUT4
    generic map(
      INIT => X"F0E0",
      LOC => "SLICE_X67Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N367_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_16,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0215,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0381_1785
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(16),
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_6_DYMUX_1786
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_6_SRFFMUX_1787
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_DXMUX_1788
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_SRFFMUX_1789
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_CLKINV_1790
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(17),
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_7_DYMUX_1791
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_7_SRFFMUX_1792
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X89Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(19),
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_9_DYMUX_1793
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_9_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_9_SRFFMUX_1794
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_9_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_9_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1_0
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_INV1_1 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X87Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2_0
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_INV1_2 : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X86Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map598_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map598,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map598_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map598_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map588_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map588
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In19 : X_LUT4
    generic map(
      INIT => X"EEAB",
      LOC => "SLICE_X64Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_18,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map588_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_DXMUX_1795
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N1
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_SRFFMUX_1796
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X65Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_DXMUX_1797
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N25_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N25
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_SRFFMUX_1798
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X52Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_DXMUX_1799
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N26_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N26
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_SRFFMUX_1800
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X80Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DXMUX_1801
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N191_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N191
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_SRFFMUX_1802
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X51Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CEINV_1803
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register2_7_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_DYMUX_1804
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_SRFFMUX_1805
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X70Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register2_8_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_DYMUX_1806
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_SRFFMUX_1807
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X77Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register2_9_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_DYMUX_1808
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_SRFFMUX_1809
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X75Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_enable,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_DYMUX_1810
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_SRFFMUX_1811
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_CLKINV_1812
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_DXMUX_1813
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_SRFFMUX_1814
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_CLKINV_1815
    );
  mem_interface_top_inst_ddr2_top0_rst_calib_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_14,
      O => mem_interface_top_inst_ddr2_top0_rst_calib_DYMUX_1816
    );
  mem_interface_top_inst_ddr2_top0_rst_calib_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X89Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_rst_calib_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_DXMUX_1817
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N48_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N48
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_SRFFMUX_1818
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X52Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_DYMUX_1819
    );
  mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_SRFFMUX_1820
    );
  mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X53Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_CLKINVNOT
    );
  system_controller_inst_current_input_data_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_1_pack_1,
      O => system_controller_inst_current_input_data_1_DXMUX_1821
    );
  system_controller_inst_current_input_data_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X79Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N0_pack_1,
      O => system_controller_inst_N0
    );
  system_controller_inst_current_input_data_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X79Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_1_CLKINV_1822
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_102,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_DYMUX_1823
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0235_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_SRFFMUX_1824
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X57Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X72Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_divRst1 : X_LUT4
    generic map(
      INIT => X"0FFF",
      LOC => "SLICE_X72Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N461_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N461,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N461_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N461_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker3111 : X_LUT4
    generic map(
      INIT => X"40FF",
      LOC => "SLICE_X60Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(5),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_5_DYMUX_1825
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_5_SRFFMUX_1826
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X89Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_5_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(6),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_DYMUX_1827
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_SRFFMUX_1828
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X89Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker4111 : X_LUT4
    generic map(
      INIT => X"4488",
      LOC => "SLICE_X57Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_DXMUX_1829
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N241_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N241
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_SRFFMUX_1830
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X50Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map81_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map81,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map81_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In2 : X_LUT4
    generic map(
      INIT => X"FA00",
      LOC => "SLICE_X67Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(0),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_37,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map81
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0076_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_DXMUX_1831
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N406_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N406
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_SRFFMUX_1832
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CLKINV_1833
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CEINV_1834
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_DXMUX_1835
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_SRFFMUX_1836
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CLKINV_1837
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CEINV_1838
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_DXMUX_1839
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X40Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map330_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map330
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_SRFFMUX_1840
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X40Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_103,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_DYMUX_1841
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0017_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_SRFFMUX_1842
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X80Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_DXMUX_1843
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_65,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_REVUSED_1844
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_SRFFMUX_1845
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X56Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CEINV_1846
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_104,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_DYMUX_1847
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0016_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_SRFFMUX_1848
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X83Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018426 : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X83Y56"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018453 : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X60Y57"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019426 : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X80Y57"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_DXMUX_1849
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_SRFFMUX_1850
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_CLKINV_1851
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_DXMUX_1852
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CLKINV_1853
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CEINV : X_INV
    generic map(
      LOC => "SLICE_X60Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019454 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X60Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map486_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map486,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map486_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In4 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X62Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map486
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_n00111 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X72Y8"
    )
    port map (
      ADR0 => mreset_i_IBUF_5,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_n0011
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0081 : X_LUT4
    generic map(
      INIT => X"FF7F",
      LOC => "SLICE_X67Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N298_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0081_1854
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map580_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map580,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map580_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In0 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X67Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_39,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_21,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map580
    );
  mem_interface_top_inst_ddr2_top0_controller0_N12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N12,
      O => mem_interface_top_inst_ddr2_top0_controller0_N12_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_N12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_105
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker12_2 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X51Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(4),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(5),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_DXMUX_1855
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_SRFFMUX_1856
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CLKINV_1857
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CEINV_1858
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_psDone,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_DYMUX_1859
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_SRFFMUX_1860
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_CLKINV_1861
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_o_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_DYMUX_1862
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_o_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0021_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_SRFFMUX_1863
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_o_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X80Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_DXMUX_1864
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_SRFFMUX_1865
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CLKINV_1866
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CEINV_1867
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_o_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_DYMUX_1868
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_o_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0020_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_SRFFMUX_1869
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_o_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X82Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_1870,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker25_2 : X_LUT4
    generic map(
      INIT => X"FFF5",
      LOC => "SLICE_X54Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_1870
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_Out171 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X62Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst90_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_DYMUX_1871
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_CLKINV_1872
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map514_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map514,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map514_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In100 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X82Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_22,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map514
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0250_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N192_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N192
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0250_SW0 : X_LUT4
    generic map(
      INIT => X"000F",
      LOC => "SLICE_X85Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N192_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_one : X_LUT4
    generic map(
      INIT => X"F0CC",
      LOC => "SLICE_X74Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay5_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hexClk
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cy11 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X58Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo_pack_1
    );
  system_controller_inst_current_state_FFd8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd8_In_pack_1,
      O => system_controller_inst_current_state_FFd8_DXMUX_1874
    );
  system_controller_inst_current_state_FFd8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd8_In_map574_pack_1,
      O => system_controller_inst_current_state_FFd8_In_map574
    );
  system_controller_inst_current_state_FFd8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd8_CLKINV_1875
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_47,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_DYMUX_1876
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_SRFFMUX_1877
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y58",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_CLKINV_1878
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X75Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay3,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay3_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_six : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X75Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay2_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay3
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_DXMUX_1879
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_SRFFMUX_1880
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CLKINV_1881
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CEINV_1882
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_0_DYMUX_1883
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_64,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_DYMUX_1884
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_SRFFMUX_1885
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X70Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_delay_sel(3),
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3_DYMUX_1886
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3_SRFFMUX_1887
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3_CLKINV_1888
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_n0004_0,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3_CEINV_1889
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X89Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_DYMUX_1890
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_CLKINV_1891
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_106,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_DYMUX_1892
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_SRFFMUX_1893
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X78Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_CLKINVNOT
    );
  system_controller_inst_TP_port_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(10),
      O => system_controller_inst_TP_port_0_DYMUX_1894
    );
  system_controller_inst_TP_port_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_0_CLKINV_1895
    );
  system_controller_inst_TP_port_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_0_CEINV_1896
    );
  system_controller_inst_TP_port_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(21),
      O => system_controller_inst_TP_port_11_DYMUX_1897
    );
  system_controller_inst_TP_port_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_11_CLKINV_1898
    );
  system_controller_inst_TP_port_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_11_CEINV_1899
    );
  system_controller_inst_TP_port_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(30),
      O => system_controller_inst_TP_port_20_DYMUX_1900
    );
  system_controller_inst_TP_port_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_20_CLKINV_1901
    );
  system_controller_inst_TP_port_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_20_CEINV_1902
    );
  system_controller_inst_TP_port_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(14),
      O => system_controller_inst_TP_port_4_DYMUX_1903
    );
  system_controller_inst_TP_port_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_4_CLKINV_1904
    );
  system_controller_inst_TP_port_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_4_CEINV_1905
    );
  system_controller_inst_TP_port_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(31),
      O => system_controller_inst_TP_port_21_DYMUX_1906
    );
  system_controller_inst_TP_port_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_21_CLKINV_1907
    );
  system_controller_inst_TP_port_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_21_CEINV_1908
    );
  system_controller_inst_TP_port_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X40Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(23),
      O => system_controller_inst_TP_port_13_DYMUX_1909
    );
  system_controller_inst_TP_port_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_13_CLKINV_1910
    );
  system_controller_inst_TP_port_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X40Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_13_CEINV_1911
    );
  system_controller_inst_TP_port_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(16),
      O => system_controller_inst_TP_port_6_DYMUX_1912
    );
  system_controller_inst_TP_port_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_6_CLKINV_1913
    );
  system_controller_inst_TP_port_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_6_CEINV_1914
    );
  system_controller_inst_TP_port_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(25),
      O => system_controller_inst_TP_port_15_DYMUX_1915
    );
  system_controller_inst_TP_port_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_15_CLKINV_1916
    );
  system_controller_inst_TP_port_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_15_CEINV_1917
    );
  system_controller_inst_TP_port_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(17),
      O => system_controller_inst_TP_port_7_DYMUX_1918
    );
  system_controller_inst_TP_port_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_7_CLKINV_1919
    );
  system_controller_inst_TP_port_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_7_CEINV_1920
    );
  system_controller_inst_TP_port_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(18),
      O => system_controller_inst_TP_port_8_DYMUX_1921
    );
  system_controller_inst_TP_port_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_8_CLKINV_1922
    );
  system_controller_inst_TP_port_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_8_CEINV_1923
    );
  system_controller_inst_TP_port_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(27),
      O => system_controller_inst_TP_port_17_DYMUX_1924
    );
  system_controller_inst_TP_port_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_17_CLKINV_1925
    );
  system_controller_inst_TP_port_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_17_CEINV_1926
    );
  system_controller_inst_TP_port_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(19),
      O => system_controller_inst_TP_port_9_DYMUX_1927
    );
  system_controller_inst_TP_port_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_9_CLKINV_1928
    );
  system_controller_inst_TP_port_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_9_CEINV_1929
    );
  system_controller_inst_TP_port_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(28),
      O => system_controller_inst_TP_port_18_DYMUX_1930
    );
  system_controller_inst_TP_port_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_18_CLKINV_1931
    );
  system_controller_inst_TP_port_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_18_CEINV_1932
    );
  system_controller_inst_TP_port_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(29),
      O => system_controller_inst_TP_port_19_DYMUX_1933
    );
  system_controller_inst_TP_port_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_19_CLKINV_1934
    );
  system_controller_inst_TP_port_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_19_CEINV_1935
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map620_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map620,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map620_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map620_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map611_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map611
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In105 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X52Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N644_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(6),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map611_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_DXMUX_1936
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X79Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N571_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N571
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_SRFFMUX_1937
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X79Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_DXMUX_1938
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_SRFFMUX_1939
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CLKINV_1940
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CEINV_1941
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_DYMUX_1942
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_CLKINVNOT
    );
  system_controller_inst_Ker01_map672_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker01_map672,
      O => system_controller_inst_Ker01_map672_0
    );
  system_controller_inst_Ker01_map672_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0036_pack_1,
      O => system_controller_inst_n0036
    );
  system_controller_inst_n00361 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X87Y24"
    )
    port map (
      ADR0 => system_controller_inst_Ker16_map682_0,
      ADR1 => system_controller_inst_Ker16_map679_0,
      ADR2 => system_controller_inst_loop_count(1),
      ADR3 => system_controller_inst_loop_count(0),
      O => system_controller_inst_n0036_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X89Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_DYMUX_1943
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_CLKINV_1944
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_DXMUX_1945
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map622_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map622
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_SRFFMUX_1946
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X66Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X82Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_DYMUX_1947
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_SRFFMUX_1948
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_CLKINV_1949
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_CEINV_1950
    );
  system_controller_inst_n00791 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X56Y44"
    )
    port map (
      ADR0 => led_o_1_OBUF_4,
      ADR1 => system_controller_inst_Eq_stage_cyo15,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0079
    );
  user_config_register2_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg2_0_Q,
      O => user_config_register2_9_DYMUX_1951
    );
  user_config_register2_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register2_9_CLKINV_1952
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_DXMUX_1953
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N268_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N268
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_SRFFMUX_1954
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X44Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_CLKINVNOT
    );
  user_config_register2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg2_2_Q,
      O => user_config_register2_7_DYMUX_1955
    );
  user_config_register2_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register2_7_CLKINV_1956
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register1_12_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_DYMUX_1957
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_SRFFMUX_1958
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X81Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_CLKINVNOT
    );
  system_controller_inst_TP1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_TP1_DYMUX_1959
    );
  system_controller_inst_TP1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => system_controller_inst_TP1_CLKINV_1960
    );
  system_controller_inst_TP1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0079,
      O => system_controller_inst_TP1_CEINV_1961
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_DXMUX_1962
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N820_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N820
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_SRFFMUX_1963
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CLKINV_1964
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CEINV_1965
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_DYMUX_1966
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0081_1854,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_SRFFMUX_1967
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_CLKINV_1968
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N793_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N793
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103146 : X_LUT4
    generic map(
      INIT => X"7BDE",
      LOC => "SLICE_X58Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N793_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_N642_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X68Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N642,
      O => mem_interface_top_inst_ddr2_top0_controller0_N642_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_In_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"1100",
      LOC => "SLICE_X68Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_37,
      O => mem_interface_top_inst_ddr2_top0_controller0_N642
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_map194_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_map194,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_map194_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_4 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X87Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(7),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N20,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(7),
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_map194
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_DXMUX_1969
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N208_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N208
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_SRFFMUX_1970
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X45Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_DXMUX_1971
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N818_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N818
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_SRFFMUX_1972
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CLKINV_1973
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CEINV_1974
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1975,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113164 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X56Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N647_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N590_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N617_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N674_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_DXMUX_1976
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_SRFFMUX_1977
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CLKINV_1978
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CEINV_1979
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_DXMUX_1980
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_SRFFMUX_1981
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_CLKINV_1982
    );
  system_controller_inst_TP_port_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(11),
      O => system_controller_inst_TP_port_1_DXMUX_1983
    );
  system_controller_inst_TP_port_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(13),
      O => system_controller_inst_TP_port_1_DYMUX_1984
    );
  system_controller_inst_TP_port_1_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X32Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_1_SRFFMUX_1985
    );
  system_controller_inst_TP_port_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_1_CLKINV_1986
    );
  system_controller_inst_TP_port_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_1_CEINV_1987
    );
  system_controller_inst_TP_port_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(12),
      O => system_controller_inst_TP_port_2_DXMUX_1988
    );
  system_controller_inst_TP_port_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(15),
      O => system_controller_inst_TP_port_2_DYMUX_1989
    );
  system_controller_inst_TP_port_2_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_2_SRFFMUX_1990
    );
  system_controller_inst_TP_port_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_2_CLKINV_1991
    );
  system_controller_inst_TP_port_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_2_CEINV_1992
    );
  system_controller_inst_TP_port_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(20),
      O => system_controller_inst_TP_port_10_DXMUX_1993
    );
  system_controller_inst_TP_port_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(26),
      O => system_controller_inst_TP_port_10_DYMUX_1994
    );
  system_controller_inst_TP_port_10_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_10_SRFFMUX_1995
    );
  system_controller_inst_TP_port_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_10_CLKINV_1996
    );
  system_controller_inst_TP_port_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_10_CEINV_1997
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_8_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_DXMUX_1998
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_9_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_DYMUX_1999
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_SRFFMUX_2000
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X36Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_DXMUX_2001
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_DYMUX_2002
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_SRFFMUX_2003
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X37Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_DXMUX_2004
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map336,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map336_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_SRFFMUX_2005
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X37Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_DXMUX_2006
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_DYMUX_2007
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_SRFFMUX_2008
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X37Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_10_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DXMUX_2009
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_11_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DYMUX_2010
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_SRFFMUX_2011
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X37Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DXMUX_2012
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DYMUX_2013
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_SRFFMUX_2014
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X37Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_CLKINVNOT
    );
  system_controller_inst_TP_port_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(22),
      O => system_controller_inst_TP_port_12_DXMUX_2015
    );
  system_controller_inst_TP_port_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(24),
      O => system_controller_inst_TP_port_12_DYMUX_2016
    );
  system_controller_inst_TP_port_12_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_12_SRFFMUX_2017
    );
  system_controller_inst_TP_port_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_TP_port_12_CLKINV_2018
    );
  system_controller_inst_TP_port_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => system_controller_inst_TP_port_12_CEINV_2019
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DXMUX_2020
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DYMUX_2021
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_SRFFMUX_2022
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X48Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CEINV_2023
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X50Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_DYMUX_2024
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N19_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N19
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_SRFFMUX_2025
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X50Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_CEINV_2026
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5_DXMUX_2027
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N648,
      O => mem_interface_top_inst_ddr2_top0_controller0_N648_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5_SRFFMUX_2028
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X50Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5_CEINV_2029
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DXMUX_2030
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DYMUX_2031
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_SRFFMUX_2032
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X50Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_2033,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N644,
      O => mem_interface_top_inst_ddr2_top0_controller0_N644_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In105_SW0 : X_LUT4
    generic map(
      INIT => X"FFEF",
      LOC => "SLICE_X51Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N644
    );
  mem_interface_top_inst_ddr2_top0_controller0_N106_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N106,
      O => mem_interface_top_inst_ddr2_top0_controller0_N106_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_N106_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N108,
      O => mem_interface_top_inst_ddr2_top0_controller0_N108_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_5_SW0 : X_LUT4
    generic map(
      INIT => X"0F1F",
      LOC => "SLICE_X51Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(5),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N241,
      O => mem_interface_top_inst_ddr2_top0_controller0_N108
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DXMUX_2034
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DYMUX_2035
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_SRFFMUX_2036
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CLKINV_2037
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CEINV_2038
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DXMUX_2039
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DYMUX_2040
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_SRFFMUX_2041
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CLKINV_2042
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CEINV_2043
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DXMUX_2044
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DYMUX_2045
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_SRFFMUX_2046
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CLKINV_2047
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CEINV_2048
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DXMUX_2049
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N276,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N276_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DYMUX_2050
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_2051,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_SRFFMUX_2052
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CLKINV_2053
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CEINV_2054
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DXMUX_2055
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DYMUX_2056
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_SRFFMUX_2057
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CLKINV_2058
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CEINV_2059
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DXMUX_2060
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DYMUX_2061
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_SRFFMUX_2062
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CLKINV_2063
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CEINV_2064
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DXMUX_2065
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X54Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DYMUX_2066
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_73
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_SRFFMUX_2067
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CLKINV_2068
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CEINV_2069
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N617_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N617,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N617_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N617_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N647,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N647_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113113 : X_LUT4
    generic map(
      INIT => X"7DBE",
      LOC => "SLICE_X54Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(7),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(6),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N647
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DXMUX_2070
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DYMUX_2071
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_SRFFMUX_2072
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CLKINV_2073
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CEINV_2074
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_DXMUX_2075
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N590,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N590_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_SRFFMUX_2076
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CLKINV_2077
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CEINV_2078
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_DXMUX_2079
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_DYMUX_2080
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_SRFFMUX_2081
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CLKINV_2082
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CEINV_2083
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_DXMUX_2084
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_DYMUX_2085
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_SRFFMUX_2086
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CLKINV_2087
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CEINV_2088
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DXMUX_2089
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DYMUX_2090
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_SRFFMUX_2091
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CLKINV_2092
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CEINV_2093
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_DXMUX_2094
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_DYMUX_2095
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_SRFFMUX_2096
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CLKINV_2097
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CEINV_2098
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DXMUX_2099
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_42_2_2100,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_42_2_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DYMUX_2101
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N130_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N130
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_SRFFMUX_2102
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CLKINV_2103
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CEINV_2104
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DXMUX_2105
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DYMUX_2106
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_SRFFMUX_2107
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CLKINV_2108
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CEINV_2109
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DXMUX_2110
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DYMUX_2111
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_SRFFMUX_2112
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CLKINV_2113
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CEINV_2114
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DXMUX_2115
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_2116,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DYMUX_2117
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_42_1_2118,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_42_1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_SRFFMUX_2119
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CLKINV_2120
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CEINV_2121
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DXMUX_2122
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DYMUX_2123
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_SRFFMUX_2124
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CLKINV_2125
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CEINV_2126
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DXMUX_2127
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DYMUX_2128
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_SRFFMUX_2129
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CLKINV_2130
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CEINV_2131
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DXMUX_2132
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DYMUX_2133
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_SRFFMUX_2134
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CLKINV_2135
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CEINV_2136
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DXMUX_2137
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DYMUX_2138
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_SRFFMUX_2139
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CLKINV_2140
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CEINV_2141
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_DXMUX_2142
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_DYMUX_2143
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_SRFFMUX_2144
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CLKINV_2145
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CEINV_2146
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DXMUX_2147
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DYMUX_2148
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N806_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N806
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_SRFFMUX_2149
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CLKINV_2150
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CEINV_2151
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_DXMUX_2152
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N814,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N814_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_DYMUX_2153
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N305,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N305_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_SRFFMUX_2154
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CLKINV_2155
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CEINV_2156
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_DXMUX_2157
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_DYMUX_2158
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N315,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N315_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_SRFFMUX_2159
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CLKINV_2160
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CEINV_2161
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_DXMUX_2162
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_DYMUX_2163
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_SRFFMUX_2164
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_CLKINV_2165
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_CEINV_2166
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DXMUX_2167
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DYMUX_2168
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_SRFFMUX_2169
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CLKINV_2170
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CEINV_2171
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_DXMUX_2172
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N709,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N709_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_SRFFMUX_2173
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CLKINV_2174
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CEINV_2175
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_DXMUX_2176
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N766,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N766_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_SRFFMUX_2177
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_CLKINV_2178
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_CEINV_2179
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DXMUX_2180
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DYMUX_2181
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_SRFFMUX_2182
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CLKINV_2183
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CEINV_2184
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DXMUX_2185
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DYMUX_2186
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_SRFFMUX_2187
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CLKINV_2188
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CEINV_2189
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_DXMUX_2190
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_SRFFMUX_2191
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_CLKINV_2192
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_2193,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_REVUSED_2194
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_DYMUX_2195
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_SRFFMUX_2196
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_CLKINV_2197
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map619,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map619_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_58,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_DYMUX_2198
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0235_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_SRFFMUX_2199
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X56Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N674,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N674_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113146 : X_LUT4
    generic map(
      INIT => X"7BDE",
      LOC => "SLICE_X57Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N674
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_DXMUX_2200
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_SRFFMUX_2201
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CLKINV_2202
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CEINV_2203
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01961 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X57Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_DXMUX_2204
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_DYMUX_2205
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_SRFFMUX_2206
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CLKINV_2207
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CEINV_2208
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker161 : X_LUT4
    generic map(
      INIT => X"F5F5",
      LOC => "SLICE_X58Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DXMUX_2209
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DYMUX_2210
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_SRFFMUX_2211
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CLKINV_2212
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CEINV_2213
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_DXMUX_2214
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_DYMUX_2215
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_SRFFMUX_2216
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CLKINV_2217
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CEINV_2218
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_DXMUX_2219
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N736,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N736_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_SRFFMUX_2220
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CLKINV_2221
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CEINV_2222
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_DXMUX_2223
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_SRFFMUX_2224
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CLKINV_2225
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CEINV_2226
    );
  user_output_data_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_2_pack_1,
      O => user_output_data_2_DXMUX_2227
    );
  user_output_data_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_5_pack_1,
      O => user_output_data_2_DYMUX_2228
    );
  user_output_data_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_2_SRFFMUX_2229
    );
  user_output_data_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_2_CLKINV_2230
    );
  user_output_data_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_2_CEINV_2231
    );
  user_output_data_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_0_pack_1,
      O => user_output_data_0_DXMUX_2232
    );
  user_output_data_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_1_pack_1,
      O => user_output_data_0_DYMUX_2233
    );
  user_output_data_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_0_SRFFMUX_2234
    );
  user_output_data_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_0_CLKINV_2235
    );
  user_output_data_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_0_CEINV_2236
    );
  user_output_data_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_11_pack_1,
      O => user_output_data_11_DXMUX_2237
    );
  user_output_data_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_12_pack_1,
      O => user_output_data_11_DYMUX_2238
    );
  user_output_data_11_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_11_SRFFMUX_2239
    );
  user_output_data_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_11_CLKINV_2240
    );
  user_output_data_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_11_CEINV_2241
    );
  user_output_data_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_13_pack_1,
      O => user_output_data_13_DXMUX_2242
    );
  user_output_data_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_14_pack_1,
      O => user_output_data_13_DYMUX_2243
    );
  user_output_data_13_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_13_SRFFMUX_2244
    );
  user_output_data_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_13_CLKINV_2245
    );
  user_output_data_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_13_CEINV_2246
    );
  user_output_data_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_24_pack_1,
      O => user_output_data_24_DXMUX_2247
    );
  user_output_data_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_25_pack_1,
      O => user_output_data_24_DYMUX_2248
    );
  user_output_data_24_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_24_SRFFMUX_2249
    );
  user_output_data_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_24_CLKINV_2250
    );
  user_output_data_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_24_CEINV_2251
    );
  user_output_data_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_22_pack_1,
      O => user_output_data_22_DXMUX_2252
    );
  user_output_data_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_18_pack_1,
      O => user_output_data_22_DYMUX_2253
    );
  user_output_data_22_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_22_SRFFMUX_2254
    );
  user_output_data_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_22_CLKINV_2255
    );
  user_output_data_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_22_CEINV_2256
    );
  user_output_data_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_23_pack_1,
      O => user_output_data_23_DXMUX_2257
    );
  user_output_data_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007
    );
  user_output_data_23_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_23_SRFFMUX_2258
    );
  user_output_data_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_23_CLKINV_2259
    );
  user_output_data_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y53",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_23_CEINV_2260
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N432_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N432,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N432_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N432_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n008826 : X_LUT4
    generic map(
      INIT => X"5541",
      LOC => "SLICE_X61Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194
    );
  user_output_data_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_3_pack_1,
      O => user_output_data_3_DXMUX_2261
    );
  user_output_data_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_4_pack_1,
      O => user_output_data_3_DYMUX_2262
    );
  user_output_data_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_3_SRFFMUX_2263
    );
  user_output_data_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_3_CLKINV_2264
    );
  user_output_data_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_3_CEINV_2265
    );
  user_output_data_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_10_pack_1,
      O => user_output_data_10_DXMUX_2266
    );
  user_output_data_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_15_pack_1,
      O => user_output_data_10_DYMUX_2267
    );
  user_output_data_10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_10_SRFFMUX_2268
    );
  user_output_data_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_10_CLKINV_2269
    );
  user_output_data_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_10_CEINV_2270
    );
  user_output_data_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_31_pack_1,
      O => user_output_data_31_DXMUX_2271
    );
  user_output_data_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_8_pack_1,
      O => user_output_data_31_DYMUX_2272
    );
  user_output_data_31_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_31_SRFFMUX_2273
    );
  user_output_data_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_31_CLKINV_2274
    );
  user_output_data_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_31_CEINV_2275
    );
  user_output_data_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_27_pack_1,
      O => user_output_data_27_DXMUX_2276
    );
  user_output_data_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_28_pack_1,
      O => user_output_data_27_DYMUX_2277
    );
  user_output_data_27_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_27_SRFFMUX_2278
    );
  user_output_data_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_27_CLKINV_2279
    );
  user_output_data_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_27_CEINV_2280
    );
  user_output_data_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_30_pack_1,
      O => user_output_data_30_DXMUX_2281
    );
  user_output_data_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_29_pack_1,
      O => user_output_data_30_DYMUX_2282
    );
  user_output_data_30_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_30_SRFFMUX_2283
    );
  user_output_data_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_30_CLKINV_2284
    );
  user_output_data_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_30_CEINV_2285
    );
  user_output_data_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_26_pack_1,
      O => user_output_data_26_DXMUX_2286
    );
  user_output_data_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_7_pack_1,
      O => user_output_data_26_DYMUX_2287
    );
  user_output_data_26_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_26_SRFFMUX_2288
    );
  user_output_data_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_26_CLKINV_2289
    );
  user_output_data_26_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_26_CEINV_2290
    );
  user_output_data_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_19_pack_1,
      O => user_output_data_19_DXMUX_2291
    );
  user_output_data_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_9_pack_1,
      O => user_output_data_19_DYMUX_2292
    );
  user_output_data_19_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_19_SRFFMUX_2293
    );
  user_output_data_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_19_CLKINV_2294
    );
  user_output_data_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_19_CEINV_2295
    );
  user_output_data_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_16_pack_1,
      O => user_output_data_16_DXMUX_2296
    );
  user_output_data_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_17_pack_1,
      O => user_output_data_16_DYMUX_2297
    );
  user_output_data_16_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_16_SRFFMUX_2298
    );
  user_output_data_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_16_CLKINV_2299
    );
  user_output_data_16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => user_output_data_16_CEINV_2300
    );
  mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_DXMUX_2301
    );
  mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_DYMUX_2302
    );
  mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_SRFFMUX_2303
    );
  mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_CLKINV_2304
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0072_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_DXMUX_2305
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_SRFFMUX_2306
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CLKINV_2307
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_F5MUX_1376,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CEINV_2308
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_1_DXMUX_2309
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_2310,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_1_SRFFMUX_2311
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X62Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map507_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map507,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map507_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map507_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map596,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map596_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In46 : X_LUT4
    generic map(
      INIT => X"BE3C",
      LOC => "SLICE_X62Y21"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map596
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N418_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N418,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N418_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N418_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N423,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N423_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007015 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X63Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N423
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_DXMUX_2312
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map601,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map601_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_SRFFMUX_2313
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X63Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01981 : X_LUT4
    generic map(
      INIT => X"4440",
      LOC => "SLICE_X64Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_32,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_34,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0198
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_32,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_DYMUX_2314
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_SRFFMUX_2315
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CLKINV_2316
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0210,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CEINV_2317
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_87,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_DYMUX_2318
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_SRFFMUX_2319
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CLKINV_2320
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0215,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CEINV_2321
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_DXMUX_2322
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_DYMUX_2323
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_SRFFMUX_2324
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_CLKINV_2325
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_3_1 : X_LUT4
    generic map(
      INIT => X"E6E6",
      LOC => "SLICE_X64Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(3),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DXMUX_2326
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DYMUX_2327
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_SRFFMUX_2328
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_CLKINV_2329
    );
  mem_interface_top_inst_ddr2_top0_controller0_N371_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N371,
      O => mem_interface_top_inst_ddr2_top0_controller0_N371_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_N371_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N59,
      O => mem_interface_top_inst_ddr2_top0_controller0_N59_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker591 : X_LUT4
    generic map(
      INIT => X"CFCF",
      LOC => "SLICE_X64Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N59
    );
  mem_interface_top_inst_ddr2_top0_controller0_N01_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N01,
      O => mem_interface_top_inst_ddr2_top0_controller0_N01_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_N01_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X64Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map85,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map85_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In10 : X_LUT4
    generic map(
      INIT => X"4440",
      LOC => "SLICE_X64Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_16,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_19,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_41,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_46,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map85
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DXMUX_2330
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd_in_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DYMUX_2331
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_SRFFMUX_2332
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X64Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CEINV_2333
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map244,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map244_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_34,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_DYMUX_2334
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_SRFFMUX_2335
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CLKINV_2336
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0198,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CEINV_2337
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_86,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_DYMUX_2338
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_SRFFMUX_2339
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CLKINV_2340
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0217,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CEINV_2341
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0083_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_DXMUX_2342
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map91,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map91_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_SRFFMUX_2343
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CLKINV_2344
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0213,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CEINV_2345
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_DXMUX_2346
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N367,
      O => mem_interface_top_inst_ddr2_top0_controller0_N367_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_initialize_memory,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_REVUSED_2347
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N69_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N69
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_SRFFMUX_2348
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X65Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0244,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CEINV_2349
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_value_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_DXMUX_2350
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X65Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N374,
      O => mem_interface_top_inst_ddr2_top0_controller0_N374_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_SRFFMUX_2351
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X65Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DXMUX_2352
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X66Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DYMUX_2353
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N298,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N298_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_SRFFMUX_2354
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CLKINV_2355
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CEINV_2356
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_DXMUX_2357
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_DYMUX_2358
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_SRFFMUX_2359
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CLKINV_2360
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CEINV_2361
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DXMUX_2362
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DYMUX_2363
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_SRFFMUX_2364
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_CLKINV_2365
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DXMUX_2366
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N550,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N550_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DYMUX_2367
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_SRFFMUX_2368
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_CLKINV_2369
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DXMUX_2370
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DYMUX_2371
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_SRFFMUX_2372
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X66Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_DXMUX_2373
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_DYMUX_2374
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_SRFFMUX_2375
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X66Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0381_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_CEINV_2376
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N518,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N518_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_DYMUX_2377
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_SRFFMUX_2378
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_CLKINV_2379
    );
  mem_interface_top_inst_delay_sel_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(1),
      O => mem_interface_top_inst_delay_sel_1_DXMUX_2380
    );
  mem_interface_top_inst_delay_sel_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(2),
      O => mem_interface_top_inst_delay_sel_1_DYMUX_2381
    );
  mem_interface_top_inst_delay_sel_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_delay_sel_1_SRFFMUX_2382
    );
  mem_interface_top_inst_delay_sel_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_delay_sel_1_CLKINV_2383
    );
  mem_interface_top_inst_delay_sel_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_95,
      O => mem_interface_top_inst_delay_sel_1_CEINV_2384
    );
  mem_interface_top_inst_delay_sel_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(0),
      O => mem_interface_top_inst_delay_sel_0_DXMUX_2385
    );
  mem_interface_top_inst_delay_sel_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(4),
      O => mem_interface_top_inst_delay_sel_0_DYMUX_2386
    );
  mem_interface_top_inst_delay_sel_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      O => mem_interface_top_inst_delay_sel_0_SRFFMUX_2387
    );
  mem_interface_top_inst_delay_sel_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_delay_sel_0_CLKINV_2388
    );
  mem_interface_top_inst_delay_sel_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_95,
      O => mem_interface_top_inst_delay_sel_0_CEINV_2389
    );
  user_config_register2_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X74Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay4,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay4_0
    );
  user_config_register2_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg2_1_Q,
      O => user_config_register2_8_DYMUX_2390
    );
  user_config_register2_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X74Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay2_0
    );
  user_config_register2_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register2_8_CLKINV_2391
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DXMUX_2392
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DYMUX_2393
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_SRFFMUX_2394
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X76Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_CLKINVNOT
    );
  system_controller_inst_current_input_data_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_17_pack_1,
      O => system_controller_inst_current_input_data_17_DXMUX_2395
    );
  system_controller_inst_current_input_data_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_11_pack_1,
      O => system_controller_inst_current_input_data_17_DYMUX_2396
    );
  system_controller_inst_current_input_data_17_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X76Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_17_SRFFMUX_2397
    );
  system_controller_inst_current_input_data_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X76Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_17_CLKINV_2398
    );
  system_controller_inst_current_input_data_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_11_pack_1,
      O => system_controller_inst_current_input_data_11_DXMUX_2399
    );
  system_controller_inst_current_input_data_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_16_pack_1,
      O => system_controller_inst_current_input_data_11_DYMUX_2400
    );
  system_controller_inst_current_input_data_11_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X77Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_11_SRFFMUX_2401
    );
  system_controller_inst_current_input_data_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X77Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_11_CLKINV_2402
    );
  system_controller_inst_test_data_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_16_pack_1,
      O => system_controller_inst_test_data_16_DXMUX_2403
    );
  system_controller_inst_test_data_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_17_pack_1,
      O => system_controller_inst_test_data_16_DYMUX_2404
    );
  system_controller_inst_test_data_16_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X77Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_test_data_16_SRFFMUX_2405
    );
  system_controller_inst_test_data_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X77Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_test_data_16_CLKINV_2406
    );
  user_config_register1_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X78Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N654,
      O => mem_interface_top_inst_ddr2_top0_controller0_N654_0
    );
  user_config_register1_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg1_0_Q,
      O => user_config_register1_12_DYMUX_2407
    );
  user_config_register1_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X78Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_2408,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_0
    );
  user_config_register1_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X78Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register1_12_CLKINV_2409
    );
  system_controller_inst_current_reg1_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X78Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N652,
      O => mem_interface_top_inst_ddr2_top0_controller0_N652_0
    );
  system_controller_inst_current_reg1_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg1_0_DYMUX_2410
    );
  system_controller_inst_current_reg1_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X78Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg1_0_CLKINV_2411
    );
  user_command_register_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X78Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd4_In4_1_2412,
      O => system_controller_inst_current_state_FFd4_In4_1_0
    );
  user_command_register_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg3(1),
      O => user_command_register_1_DYMUX_2413
    );
  user_command_register_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X78Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_command_register_1_CLKINV_2414
    );
  system_controller_inst_current_input_data_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_26_pack_1,
      O => system_controller_inst_current_input_data_26_DXMUX_2415
    );
  system_controller_inst_current_input_data_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_9_pack_1,
      O => system_controller_inst_current_input_data_26_DYMUX_2416
    );
  system_controller_inst_current_input_data_26_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X78Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_26_SRFFMUX_2417
    );
  system_controller_inst_current_input_data_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X78Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_26_CLKINV_2418
    );
  system_controller_inst_current_input_data_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_15_pack_1,
      O => system_controller_inst_current_input_data_15_DXMUX_2419
    );
  system_controller_inst_current_input_data_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_15_pack_1,
      O => system_controller_inst_current_input_data_15_DYMUX_2420
    );
  system_controller_inst_current_input_data_15_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X78Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_15_SRFFMUX_2421
    );
  system_controller_inst_current_input_data_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X78Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_15_CLKINV_2422
    );
  system_controller_inst_next_test_data_15_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X78Y34"
    )
    port map (
      ADR0 => system_controller_inst_test_data(15),
      ADR1 => system_controller_inst_N0,
      ADR2 => system_controller_inst_Ker622,
      ADR3 => system_controller_inst_n0056(15),
      O => system_controller_inst_next_test_data_15_pack_1
    );
  system_controller_inst_current_input_data_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_25_pack_1,
      O => system_controller_inst_current_input_data_25_DXMUX_2423
    );
  system_controller_inst_current_input_data_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_12_pack_1,
      O => system_controller_inst_current_input_data_25_DYMUX_2424
    );
  system_controller_inst_current_input_data_25_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X78Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_25_SRFFMUX_2425
    );
  system_controller_inst_current_input_data_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X78Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_25_CLKINV_2426
    );
  system_controller_inst_current_input_data_23_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_23_pack_1,
      O => system_controller_inst_current_input_data_23_DXMUX_2427
    );
  system_controller_inst_current_input_data_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_29_pack_1,
      O => system_controller_inst_current_input_data_23_DYMUX_2428
    );
  system_controller_inst_current_input_data_23_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X78Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_23_SRFFMUX_2429
    );
  system_controller_inst_current_input_data_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X78Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_23_CLKINV_2430
    );
  system_controller_inst_current_input_data_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_27_pack_1,
      O => system_controller_inst_current_input_data_27_DXMUX_2431
    );
  system_controller_inst_current_input_data_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_27_pack_1,
      O => system_controller_inst_current_input_data_27_DYMUX_2432
    );
  system_controller_inst_current_input_data_27_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X78Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_27_SRFFMUX_2433
    );
  system_controller_inst_current_input_data_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X78Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_27_CLKINV_2434
    );
  system_controller_inst_next_test_data_27_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X78Y37"
    )
    port map (
      ADR0 => system_controller_inst_test_data(27),
      ADR1 => system_controller_inst_Ker62_59,
      ADR2 => system_controller_inst_n0056(27),
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_test_data_27_pack_1
    );
  system_controller_inst_test_data_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_22_pack_1,
      O => system_controller_inst_test_data_22_DXMUX_2435
    );
  system_controller_inst_test_data_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_28_pack_1,
      O => system_controller_inst_test_data_22_DYMUX_2436
    );
  system_controller_inst_test_data_22_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X78Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_test_data_22_SRFFMUX_2437
    );
  system_controller_inst_test_data_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X78Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_test_data_22_CLKINV_2438
    );
  system_controller_inst_current_input_data_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_21_pack_1,
      O => system_controller_inst_current_input_data_21_DXMUX_2439
    );
  system_controller_inst_current_input_data_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_22_pack_1,
      O => system_controller_inst_current_input_data_21_DYMUX_2440
    );
  system_controller_inst_current_input_data_21_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X78Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_21_SRFFMUX_2441
    );
  system_controller_inst_current_input_data_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X78Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_21_CLKINV_2442
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X79Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N6,
      O => mem_interface_top_inst_ddr2_top0_controller0_N6_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_71,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_DYMUX_2443
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_SRFFMUX_2444
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X79Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_CLKINVNOT
    );
  system_controller_inst_current_input_data_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_13_pack_1,
      O => system_controller_inst_current_input_data_13_DXMUX_2445
    );
  system_controller_inst_current_input_data_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_19_pack_1,
      O => system_controller_inst_current_input_data_13_DYMUX_2446
    );
  system_controller_inst_current_input_data_13_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X79Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_13_SRFFMUX_2447
    );
  system_controller_inst_current_input_data_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X79Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_13_CLKINV_2448
    );
  system_controller_inst_current_input_data_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_12_pack_1,
      O => system_controller_inst_current_input_data_12_DXMUX_2449
    );
  system_controller_inst_current_input_data_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_14_pack_1,
      O => system_controller_inst_current_input_data_12_DYMUX_2450
    );
  system_controller_inst_current_input_data_12_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X79Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_12_SRFFMUX_2451
    );
  system_controller_inst_current_input_data_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X79Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_12_CLKINV_2452
    );
  system_controller_inst_test_data_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_20_pack_1,
      O => system_controller_inst_test_data_20_DXMUX_2453
    );
  system_controller_inst_test_data_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_24_pack_1,
      O => system_controller_inst_test_data_20_DYMUX_2454
    );
  system_controller_inst_test_data_20_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X79Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_test_data_20_SRFFMUX_2455
    );
  system_controller_inst_test_data_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X79Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_test_data_20_CLKINV_2456
    );
  system_controller_inst_current_input_data_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_24_pack_1,
      O => system_controller_inst_current_input_data_24_DXMUX_2457
    );
  system_controller_inst_current_input_data_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_23_pack_1,
      O => system_controller_inst_current_input_data_24_DYMUX_2458
    );
  system_controller_inst_current_input_data_24_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X79Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_24_SRFFMUX_2459
    );
  system_controller_inst_current_input_data_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X79Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_24_CLKINV_2460
    );
  system_controller_inst_test_data_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_21_pack_1,
      O => system_controller_inst_test_data_21_DXMUX_2461
    );
  system_controller_inst_test_data_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_25_pack_1,
      O => system_controller_inst_test_data_21_DYMUX_2462
    );
  system_controller_inst_test_data_21_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X79Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_test_data_21_SRFFMUX_2463
    );
  system_controller_inst_test_data_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X79Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_test_data_21_CLKINV_2464
    );
  system_controller_inst_current_input_data_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_31_pack_1,
      O => system_controller_inst_current_input_data_31_DXMUX_2465
    );
  system_controller_inst_current_input_data_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_28_pack_1,
      O => system_controller_inst_current_input_data_31_DYMUX_2466
    );
  system_controller_inst_current_input_data_31_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X79Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_31_SRFFMUX_2467
    );
  system_controller_inst_current_input_data_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X79Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_31_CLKINV_2468
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N611,
      O => mem_interface_top_inst_ddr2_top0_controller0_N611_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register2_2_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_DYMUX_2469
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N7
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_SRFFMUX_2470
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X80Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_CLKINVNOT
    );
  user_config_register2_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map127,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map127_0
    );
  user_config_register2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg2_7_Q,
      O => user_config_register2_2_DYMUX_2471
    );
  user_config_register2_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N656_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N656
    );
  user_config_register2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register2_2_CLKINV_2472
    );
  system_controller_inst_current_reg2_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0282_2473,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0282_0
    );
  system_controller_inst_current_reg2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg2_7_DYMUX_2474
    );
  system_controller_inst_current_reg2_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N204_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N204
    );
  system_controller_inst_current_reg2_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg2_7_CLKINV_2475
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0016,
      O => mem_interface_top_inst_infrastructure_top0_n0016_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_84,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_DYMUX_2476
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N72,
      O => mem_interface_top_inst_ddr2_top0_controller0_N72_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_SRFFMUX_2477
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X80Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X80Y28"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_LOGIC_ZERO_2484
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X80Y28"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_LOGIC_ONE_2478
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X80Y28"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_LOGIC_ONE_2478,
      IB => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CYINIT_2479,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CYSELF_2480,
      O => system_controller_inst_system_controller_n0056_0_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X80Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CYINIT_2479
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X80Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N8,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CYSELF_2480
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_DYMUX_2481
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_XORG_2482,
      O => system_controller_inst_n0056(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X80Y28"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0056_0_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_XORG_2482
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CYMUXG_2483,
      O => system_controller_inst_system_controller_n0056_1_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X80Y28"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_LOGIC_ZERO_2484,
      IB => system_controller_inst_system_controller_n0056_0_cyo,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CYSELG_2485,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CYMUXG_2483
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X80Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CYSELG_2485
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CLKINV_2486
    );
  mem_interface_top_inst_sys_rst270_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X80Y29"
    )
    port map (
      O => mem_interface_top_inst_sys_rst270_1_LOGIC_ZERO_2497
    );
  mem_interface_top_inst_sys_rst270_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst270_1_XORF_2487,
      O => system_controller_inst_n0056(2)
    );
  mem_interface_top_inst_sys_rst270_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X80Y29"
    )
    port map (
      I0 => mem_interface_top_inst_sys_rst270_1_CYINIT_2488,
      I1 => mem_interface_top_inst_sys_rst270_1_F,
      O => mem_interface_top_inst_sys_rst270_1_XORF_2487
    );
  mem_interface_top_inst_sys_rst270_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y29"
    )
    port map (
      IA => mem_interface_top_inst_sys_rst270_1_LOGIC_ZERO_2497,
      IB => mem_interface_top_inst_sys_rst270_1_LOGIC_ZERO_2497,
      SEL => mem_interface_top_inst_sys_rst270_1_CYSELF_2491,
      O => mem_interface_top_inst_sys_rst270_1_CYMUXF2_2496
    );
  mem_interface_top_inst_sys_rst270_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X80Y29"
    )
    port map (
      IA => mem_interface_top_inst_sys_rst270_1_LOGIC_ZERO_2497,
      IB => mem_interface_top_inst_sys_rst270_1_CYINIT_2488,
      SEL => mem_interface_top_inst_sys_rst270_1_CYSELF_2491,
      O => system_controller_inst_system_controller_n0056_2_cyo
    );
  mem_interface_top_inst_sys_rst270_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X80Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_1_cyo,
      O => mem_interface_top_inst_sys_rst270_1_CYINIT_2488
    );
  mem_interface_top_inst_sys_rst270_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X80Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst270_1_F,
      O => mem_interface_top_inst_sys_rst270_1_CYSELF_2491
    );
  mem_interface_top_inst_sys_rst270_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_98,
      O => mem_interface_top_inst_sys_rst270_1_DYMUX_2489
    );
  mem_interface_top_inst_sys_rst270_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst270_1_XORG_2490,
      O => system_controller_inst_n0056(3)
    );
  mem_interface_top_inst_sys_rst270_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X80Y29"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0056_2_cyo,
      I1 => mem_interface_top_inst_sys_rst270_1_G,
      O => mem_interface_top_inst_sys_rst270_1_XORG_2490
    );
  mem_interface_top_inst_sys_rst270_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst270_1_CYMUXFAST_2492,
      O => system_controller_inst_system_controller_n0056_3_cyo
    );
  mem_interface_top_inst_sys_rst270_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X80Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_1_cyo,
      O => mem_interface_top_inst_sys_rst270_1_FASTCARRY_2494
    );
  mem_interface_top_inst_sys_rst270_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X80Y29"
    )
    port map (
      I0 => mem_interface_top_inst_sys_rst270_1_CYSELG_2498,
      I1 => mem_interface_top_inst_sys_rst270_1_CYSELF_2491,
      O => mem_interface_top_inst_sys_rst270_1_CYAND_2493
    );
  mem_interface_top_inst_sys_rst270_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X80Y29"
    )
    port map (
      IA => mem_interface_top_inst_sys_rst270_1_CYMUXG2_2495,
      IB => mem_interface_top_inst_sys_rst270_1_FASTCARRY_2494,
      SEL => mem_interface_top_inst_sys_rst270_1_CYAND_2493,
      O => mem_interface_top_inst_sys_rst270_1_CYMUXFAST_2492
    );
  mem_interface_top_inst_sys_rst270_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y29"
    )
    port map (
      IA => mem_interface_top_inst_sys_rst270_1_LOGIC_ZERO_2497,
      IB => mem_interface_top_inst_sys_rst270_1_CYMUXF2_2496,
      SEL => mem_interface_top_inst_sys_rst270_1_CYSELG_2498,
      O => mem_interface_top_inst_sys_rst270_1_CYMUXG2_2495
    );
  mem_interface_top_inst_sys_rst270_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X80Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst270_1_G,
      O => mem_interface_top_inst_sys_rst270_1_CYSELG_2498
    );
  mem_interface_top_inst_sys_rst270_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0016_0,
      O => mem_interface_top_inst_sys_rst270_1_SRFFMUX_2499
    );
  mem_interface_top_inst_sys_rst270_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X80Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_sys_rst270_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X80Y32"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_LOGIC_ZERO_2510
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_XORF_2500,
      O => system_controller_inst_n0056(8)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X80Y32"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYINIT_2501,
      I1 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_F,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_XORF_2500
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y32"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_LOGIC_ZERO_2510,
      IB => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_LOGIC_ZERO_2510,
      SEL => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYSELF_2504,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYMUXF2_2509
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X80Y32"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_LOGIC_ZERO_2510,
      IB => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYINIT_2501,
      SEL => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYSELF_2504,
      O => system_controller_inst_system_controller_n0056_8_cyo
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X80Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_7_cyo,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYINIT_2501
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X80Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_F,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYSELF_2504
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_delay_sel(4),
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_DYMUX_2502
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_XORG_2503,
      O => system_controller_inst_n0056(9)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X80Y32"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0056_8_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_G,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_XORG_2503
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYMUXFAST_2505,
      O => system_controller_inst_system_controller_n0056_9_cyo
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X80Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_7_cyo,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_FASTCARRY_2507
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X80Y32"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYSELG_2511,
      I1 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYSELF_2504,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYAND_2506
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X80Y32"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYMUXG2_2508,
      IB => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_FASTCARRY_2507,
      SEL => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYAND_2506,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYMUXFAST_2505
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y32"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_LOGIC_ZERO_2510,
      IB => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYMUXF2_2509,
      SEL => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYSELG_2511,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYMUXG2_2508
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X80Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_G,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CYSELG_2511
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_SRFFMUX_2512
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CLKINV_2513
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_n0004_0,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CEINV_2514
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X80Y33"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_LOGIC_ZERO_2525
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_XORF_2515,
      O => system_controller_inst_n0056(10)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X80Y33"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYINIT_2516,
      I1 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_F,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_XORF_2515
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y33"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_LOGIC_ZERO_2525,
      IB => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_LOGIC_ZERO_2525,
      SEL => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYSELF_2519,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYMUXF2_2524
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X80Y33"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_LOGIC_ZERO_2525,
      IB => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYINIT_2516,
      SEL => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYSELF_2519,
      O => system_controller_inst_system_controller_n0056_10_cyo
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X80Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_9_cyo,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYINIT_2516
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X80Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_F,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYSELF_2519
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_delay_sel(1),
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_DYMUX_2517
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_XORG_2518,
      O => system_controller_inst_n0056(11)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X80Y33"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0056_10_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_G,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_XORG_2518
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYMUXFAST_2520,
      O => system_controller_inst_system_controller_n0056_11_cyo
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X80Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_9_cyo,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_FASTCARRY_2522
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X80Y33"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYSELG_2526,
      I1 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYSELF_2519,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYAND_2521
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X80Y33"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYMUXG2_2523,
      IB => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_FASTCARRY_2522,
      SEL => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYAND_2521,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYMUXFAST_2520
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y33"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_LOGIC_ZERO_2525,
      IB => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYMUXF2_2524,
      SEL => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYSELG_2526,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYMUXG2_2523
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X80Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_G,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CYSELG_2526
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_SRFFMUX_2527
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CLKINV_2528
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_n0004_0,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CEINV_2529
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X80Y34"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_LOGIC_ZERO_2541
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_rst_calib,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_DXMUX_2530
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_XORF_2531,
      O => system_controller_inst_n0056(12)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X80Y34"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYINIT_2532,
      I1 => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_F,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_XORF_2531
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y34"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_LOGIC_ZERO_2541,
      IB => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_LOGIC_ZERO_2541,
      SEL => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYSELF_2535,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYMUXF2_2540
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X80Y34"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_LOGIC_ZERO_2541,
      IB => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYINIT_2532,
      SEL => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYSELF_2535,
      O => system_controller_inst_system_controller_n0056_12_cyo
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X80Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_11_cyo,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYINIT_2532
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X80Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_F,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYSELF_2535
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_110,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_DYMUX_2533
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_XORG_2534,
      O => system_controller_inst_n0056(13)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X80Y34"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0056_12_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_G,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_XORG_2534
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYMUXFAST_2536,
      O => system_controller_inst_system_controller_n0056_13_cyo
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X80Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_11_cyo,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_FASTCARRY_2538
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X80Y34"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYSELG_2542,
      I1 => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYSELF_2535,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYAND_2537
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X80Y34"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYMUXG2_2539,
      IB => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_FASTCARRY_2538,
      SEL => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYAND_2537,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYMUXFAST_2536
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y34"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_LOGIC_ZERO_2541,
      IB => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYMUXF2_2540,
      SEL => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYSELG_2542,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYMUXG2_2539
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X80Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_G,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CYSELG_2542
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_SRFFMUX_2543
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CLKINV_2544
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X80Y38"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_LOGIC_ZERO_2555
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_XORF_2545,
      O => system_controller_inst_n0056(20)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X80Y38"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYINIT_2546,
      I1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_F,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_XORF_2545
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y38"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_LOGIC_ZERO_2555,
      IB => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_LOGIC_ZERO_2555,
      SEL => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYSELF_2549,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYMUXF2_2554
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X80Y38"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_LOGIC_ZERO_2555,
      IB => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYINIT_2546,
      SEL => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYSELF_2549,
      O => system_controller_inst_system_controller_n0056_20_cyo
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X80Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_19_cyo,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYINIT_2546
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X80Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_F,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYSELF_2549
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X80Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_DYMUX_2547
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_XORG_2548,
      O => system_controller_inst_n0056(21)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X80Y38"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0056_20_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_G,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_XORG_2548
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYMUXFAST_2550,
      O => system_controller_inst_system_controller_n0056_21_cyo
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X80Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_19_cyo,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_FASTCARRY_2552
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X80Y38"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYSELG_2556,
      I1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYSELF_2549,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYAND_2551
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X80Y38"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYMUXG2_2553,
      IB => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_FASTCARRY_2552,
      SEL => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYAND_2551,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYMUXFAST_2550
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y38"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_LOGIC_ZERO_2555,
      IB => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYMUXF2_2554,
      SEL => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYSELG_2556,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYMUXG2_2553
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X80Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_G,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CYSELG_2556
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_SRFFMUX_2557
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CLKINV_2558
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CEINV_2559
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X80Y39"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_LOGIC_ZERO_2570
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_XORF_2560,
      O => system_controller_inst_n0056(22)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X80Y39"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYINIT_2561,
      I1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_F,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_XORF_2560
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y39"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_LOGIC_ZERO_2570,
      IB => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_LOGIC_ZERO_2570,
      SEL => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYSELF_2564,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYMUXF2_2569
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X80Y39"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_LOGIC_ZERO_2570,
      IB => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYINIT_2561,
      SEL => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYSELF_2564,
      O => system_controller_inst_system_controller_n0056_22_cyo
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X80Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_21_cyo,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYINIT_2561
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X80Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_F,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYSELF_2564
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X80Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_DYMUX_2562
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_XORG_2563,
      O => system_controller_inst_n0056(23)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X80Y39"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0056_22_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_G,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_XORG_2563
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYMUXFAST_2565,
      O => system_controller_inst_system_controller_n0056_23_cyo
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X80Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_21_cyo,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_FASTCARRY_2567
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X80Y39"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYSELG_2571,
      I1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYSELF_2564,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYAND_2566
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X80Y39"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYMUXG2_2568,
      IB => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_FASTCARRY_2567,
      SEL => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYAND_2566,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYMUXFAST_2565
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y39"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_LOGIC_ZERO_2570,
      IB => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYMUXF2_2569,
      SEL => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYSELG_2571,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYMUXG2_2568
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X80Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_G,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CYSELG_2571
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_SRFFMUX_2572
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CLKINV_2573
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CEINV_2574
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X80Y42"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_LOGIC_ZERO_2585
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_XORF_2575,
      O => system_controller_inst_n0056(28)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X80Y42"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYINIT_2576,
      I1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_F,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_XORF_2575
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y42"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_LOGIC_ZERO_2585,
      IB => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_LOGIC_ZERO_2585,
      SEL => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYSELF_2579,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYMUXF2_2584
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X80Y42"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_LOGIC_ZERO_2585,
      IB => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYINIT_2576,
      SEL => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYSELF_2579,
      O => system_controller_inst_system_controller_n0056_28_cyo
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X80Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_27_cyo,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYINIT_2576
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X80Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_F,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYSELF_2579
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X80Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_DYMUX_2577
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_XORG_2578,
      O => system_controller_inst_n0056(29)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X80Y42"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0056_28_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_G,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_XORG_2578
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X80Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0056_27_cyo,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_FASTCARRY_2582
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X80Y42"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYSELG_2586,
      I1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYSELF_2579,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYAND_2581
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X80Y42"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYMUXG2_2583,
      IB => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_FASTCARRY_2582,
      SEL => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYAND_2581,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYMUXFAST_2580
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X80Y42"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_LOGIC_ZERO_2585,
      IB => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYMUXF2_2584,
      SEL => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYSELG_2586,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYMUXG2_2583
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X80Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_G,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYSELG_2586
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_SRFFMUX_2587
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CLKINV_2588
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CEINV_2589
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X80Y43"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_LOGIC_ZERO_2591
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_XORF_2590,
      O => system_controller_inst_n0056(30)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X80Y43"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CYINIT_2592,
      I1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_F,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_XORF_2590
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X80Y43"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_LOGIC_ZERO_2591,
      IB => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CYINIT_2592,
      SEL => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CYSELF_2593,
      O => system_controller_inst_system_controller_n0056_30_cyo
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X80Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CYMUXFAST_2580,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CYINIT_2592
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X80Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_F,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CYSELF_2593
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X80Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DYMUX_2594
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_XORG_2595,
      O => system_controller_inst_n0056(31)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X80Y43"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0056_30_cyo,
      I1 => system_controller_inst_test_data_31_rt_2596,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_XORG_2595
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_SRFFMUX_2597
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CLKINV_2598
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CEINV_2599
    );
  system_controller_inst_test_data_31_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X80Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_test_data(31),
      O => system_controller_inst_test_data_31_rt_2596
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X80Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_DXMUX_2600
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X80Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_DYMUX_2601
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_SRFFMUX_2602
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CLKINV_2603
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y52",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CEINV_2604
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_DXMUX_2605
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_DYMUX_2606
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_SRFFMUX_2607
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CLKINV_2608
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CEINV_2609
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X81Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013,
      O => mem_interface_top_inst_infrastructure_top0_n0013_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_DYMUX_2610
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X81Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_39_1_2611,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_39_1_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_SRFFMUX_2612
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X81Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_CLKINVNOT
    );
  system_controller_inst_test_data_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_5_pack_1,
      O => system_controller_inst_test_data_5_DXMUX_2613
    );
  system_controller_inst_test_data_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_6_pack_1,
      O => system_controller_inst_test_data_5_DYMUX_2614
    );
  system_controller_inst_test_data_5_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X81Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_test_data_5_SRFFMUX_2615
    );
  system_controller_inst_test_data_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_test_data_5_CLKINV_2616
    );
  system_controller_inst_current_input_data_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_2_pack_1,
      O => system_controller_inst_current_input_data_2_DXMUX_2617
    );
  system_controller_inst_current_input_data_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_6_pack_1,
      O => system_controller_inst_current_input_data_2_DYMUX_2618
    );
  system_controller_inst_current_input_data_2_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X81Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_2_SRFFMUX_2619
    );
  system_controller_inst_current_input_data_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_2_CLKINV_2620
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_DXMUX_2621
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_DYMUX_2622
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_SRFFMUX_2623
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CLKINV_2624
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CEINV_2625
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_DXMUX_2626
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_DYMUX_2627
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_map190_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_map190
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_SRFFMUX_2628
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X83Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_DYMUX_2629
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_map202_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_map202
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_SRFFMUX_2630
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X83Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_wait_clk90_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_wait_200us,
      O => mem_interface_top_inst_infrastructure_top0_wait_clk90_DYMUX_2631
    );
  mem_interface_top_inst_infrastructure_top0_wait_clk90_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map635_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map635
    );
  mem_interface_top_inst_infrastructure_top0_wait_clk90_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_wait_clk90_SRFFMUX_2632
    );
  mem_interface_top_inst_infrastructure_top0_wait_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_infrastructure_top0_wait_clk90_CLKINV_2633
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map637_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map637,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map637_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map637_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map629,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map629_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X83Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0282_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map629
    );
  mem_interface_top_inst_wait_200us_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N619,
      O => mem_interface_top_inst_ddr2_top0_controller0_N619_0
    );
  mem_interface_top_inst_wait_200us_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_wait_200us_DYMUX_2634
    );
  mem_interface_top_inst_wait_200us_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_wait_200us_SRFFMUX_2635
    );
  mem_interface_top_inst_wait_200us_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_wait_200us_CLKINV_2636
    );
  mem_interface_top_inst_wait_200us_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0015,
      O => mem_interface_top_inst_wait_200us_CEINV_2637
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022,
      O => mem_interface_top_inst_infrastructure_top0_n0022_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X83Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_DYMUX_2638
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_SRFFMUX_2639
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X83Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0380_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CEINV_2640
    );
  mem_interface_top_inst_sys_rst_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N82,
      O => system_controller_inst_N82_0
    );
  mem_interface_top_inst_sys_rst_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst_1_100,
      O => mem_interface_top_inst_sys_rst_1_DYMUX_2641
    );
  mem_interface_top_inst_sys_rst_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0017_0,
      O => mem_interface_top_inst_sys_rst_1_SRFFMUX_2642
    );
  mem_interface_top_inst_sys_rst_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_sys_rst_1_CLKINV_2643
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DXMUX_2644
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DYMUX_2645
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_SRFFMUX_2646
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CLKINV_2647
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CEINV_2648
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X83Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_DXMUX_2649
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_DYMUX_2650
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_SRFFMUX_2651
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CLKINV_2652
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CEINV_2653
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_map182,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_map182_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_DYMUX_2654
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N20_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N20
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0250_1873,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_SRFFMUX_2655
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_2656,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map628,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map628_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_0 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X84Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(10),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map628
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_DYMUX_2657
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N662_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N662
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_SRFFMUX_2658
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_CLKINVNOT
    );
  system_controller_inst_test_data_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_13_pack_1,
      O => system_controller_inst_test_data_13_DXMUX_2659
    );
  system_controller_inst_test_data_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_14_pack_1,
      O => system_controller_inst_test_data_13_DYMUX_2660
    );
  system_controller_inst_test_data_13_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X81Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_test_data_13_SRFFMUX_2661
    );
  system_controller_inst_test_data_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_test_data_13_CLKINV_2662
    );
  system_controller_inst_current_input_data_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_18_pack_1,
      O => system_controller_inst_current_input_data_18_DXMUX_2663
    );
  system_controller_inst_current_input_data_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_18_pack_1,
      O => system_controller_inst_current_input_data_18_DYMUX_2664
    );
  system_controller_inst_current_input_data_18_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X81Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_18_SRFFMUX_2665
    );
  system_controller_inst_current_input_data_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_18_CLKINV_2666
    );
  system_controller_inst_next_test_data_18_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X81Y36"
    )
    port map (
      ADR0 => system_controller_inst_test_data(18),
      ADR1 => system_controller_inst_N0,
      ADR2 => system_controller_inst_n0056(18),
      ADR3 => system_controller_inst_Ker622,
      O => system_controller_inst_next_test_data_18_pack_1
    );
  system_controller_inst_current_input_data_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_20_pack_1,
      O => system_controller_inst_current_input_data_20_DXMUX_2667
    );
  system_controller_inst_current_input_data_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_30_pack_1,
      O => system_controller_inst_current_input_data_20_DYMUX_2668
    );
  system_controller_inst_current_input_data_20_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X81Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_20_SRFFMUX_2669
    );
  system_controller_inst_current_input_data_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_20_CLKINV_2670
    );
  system_controller_inst_test_data_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_30_pack_1,
      O => system_controller_inst_test_data_30_DXMUX_2671
    );
  system_controller_inst_test_data_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_test_data_31_pack_1,
      O => system_controller_inst_test_data_30_DYMUX_2672
    );
  system_controller_inst_test_data_30_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X81Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_test_data_30_SRFFMUX_2673
    );
  system_controller_inst_test_data_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_test_data_30_CLKINV_2674
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_o_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_DYMUX_2675
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_o_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0380,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0380_0
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_o_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0020_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_SRFFMUX_2676
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_o_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_CLKINV_2677
    );
  system_controller_inst_current_input_data_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_4_pack_1,
      O => system_controller_inst_current_input_data_4_DXMUX_2678
    );
  system_controller_inst_current_input_data_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_8_pack_1,
      O => system_controller_inst_current_input_data_4_DYMUX_2679
    );
  system_controller_inst_current_input_data_4_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X82Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_4_SRFFMUX_2680
    );
  system_controller_inst_current_input_data_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_4_CLKINV_2681
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_delay_sel(0),
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_DXMUX_2682
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_delay_sel(2),
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_DYMUX_2683
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_SRFFMUX_2684
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CLKINV_2685
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_n0004_0,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CEINV_2686
    );
  mem_interface_top_inst_ddr2_top0_delay_sel_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_delay_sel(2),
      O => mem_interface_top_inst_ddr2_top0_delay_sel_2_0
    );
  mem_interface_top_inst_ddr2_top0_delay_sel_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_n0004,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_n0004_0
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_n00041 : X_LUT4
    generic map(
      INIT => X"000F",
      LOC => "SLICE_X82Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_90,
      ADR3 => mem_interface_top_inst_ddr2_top0_rst_calib,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_n0004
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DXMUX_2687
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DYMUX_2688
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_SRFFMUX_2689
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CLKINV_2690
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CEINV_2691
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_DXMUX_2692
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_DYMUX_2693
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_SRFFMUX_2694
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CLKINV_2695
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CEINV_2696
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_DXMUX_2697
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_DYMUX_2698
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_SRFFMUX_2699
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_CLKINV_2700
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_CEINV_2701
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_DXMUX_2702
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_DYMUX_2703
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_SRFFMUX_2704
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CLKINV_2705
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CEINV_2706
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_108,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_DYMUX_2707
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0337_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0337
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_SRFFMUX_2708
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_25,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_DYMUX_2709
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_SRFFMUX_2710
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_DXMUX_2711
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register1_4_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_DYMUX_2712
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_SRFFMUX_2713
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DXMUX_2714
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register1_5_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DYMUX_2715
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_SRFFMUX_2716
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_CLKINVNOT
    );
  system_controller_inst_current_reg1_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg1_7_DXMUX_2717
    );
  system_controller_inst_current_reg1_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053,
      O => system_controller_inst_n0053_0
    );
  system_controller_inst_current_reg1_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_reg3(1),
      O => system_controller_inst_current_reg1_7_DYMUX_2718
    );
  system_controller_inst_current_reg1_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_reg3_1_pack_2,
      O => system_controller_inst_next_reg3(1)
    );
  system_controller_inst_current_reg1_7_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X84Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_reg1_7_SRFFMUX_2719
    );
  system_controller_inst_current_reg1_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg1_7_CLKINV_2720
    );
  system_controller_inst_next_reg3_1_Q : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X84Y26"
    )
    port map (
      ADR0 => system_controller_inst_N105_0,
      ADR1 => system_controller_inst_N91_0,
      ADR2 => system_controller_inst_current_state_FFd8_43,
      ADR3 => system_controller_inst_current_state_FFd10_35,
      O => system_controller_inst_next_reg3_1_pack_2
    );
  mem_interface_top_inst_ddr2_top0_write_en_val_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N98,
      O => system_controller_inst_N98_0
    );
  mem_interface_top_inst_ddr2_top0_write_en_val_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_101,
      O => mem_interface_top_inst_ddr2_top0_write_en_val_DYMUX_2721
    );
  mem_interface_top_inst_ddr2_top0_write_en_val_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_0
    );
  mem_interface_top_inst_ddr2_top0_write_en_val_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_write_en_val_SRFFMUX_2722
    );
  mem_interface_top_inst_ddr2_top0_write_en_val_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_en_val_CLKINVNOT
    );
  user_input_data_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(0),
      O => user_input_data_0_DXMUX_2723
    );
  user_input_data_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(10),
      O => user_input_data_0_DYMUX_2724
    );
  user_input_data_0_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X84Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_data_0_SRFFMUX_2725
    );
  user_input_data_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_0_CLKINV_2726
    );
  user_input_data_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_0,
      O => user_input_data_0_CEINV_2727
    );
  user_input_data_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(5),
      O => user_input_data_5_DXMUX_2728
    );
  user_input_data_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N440,
      O => system_controller_inst_N440_0
    );
  user_input_data_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(6),
      O => user_input_data_5_DYMUX_2729
    );
  user_input_data_5_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X84Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_data_5_SRFFMUX_2730
    );
  user_input_data_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_5_CLKINV_2731
    );
  user_input_data_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_0,
      O => user_input_data_5_CEINV_2732
    );
  user_input_data_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(2),
      O => user_input_data_2_DXMUX_2733
    );
  user_input_data_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N429,
      O => system_controller_inst_N429_0
    );
  user_input_data_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(8),
      O => user_input_data_2_DYMUX_2734
    );
  user_input_data_2_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X84Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_data_2_SRFFMUX_2735
    );
  user_input_data_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_2_CLKINV_2736
    );
  user_input_data_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_0,
      O => user_input_data_2_CEINV_2737
    );
  user_input_data_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(1),
      O => user_input_data_1_DXMUX_2738
    );
  user_input_data_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(29),
      O => user_input_data_1_DYMUX_2739
    );
  user_input_data_1_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X84Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_data_1_SRFFMUX_2740
    );
  user_input_data_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_1_CLKINV_2741
    );
  user_input_data_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_0,
      O => user_input_data_1_CEINV_2742
    );
  user_input_data_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(21),
      O => user_input_data_21_DXMUX_2743
    );
  user_input_data_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(13),
      O => user_input_data_21_DYMUX_2744
    );
  user_input_data_21_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X84Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_data_21_SRFFMUX_2745
    );
  user_input_data_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_21_CLKINV_2746
    );
  user_input_data_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_0,
      O => user_input_data_21_CEINV_2747
    );
  user_input_data_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(3),
      O => user_input_data_3_DXMUX_2748
    );
  user_input_data_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_delay_sel(0),
      O => mem_interface_top_inst_ddr2_top0_delay_sel_0_0
    );
  user_input_data_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(28),
      O => user_input_data_3_DYMUX_2749
    );
  user_input_data_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_delay_sel(3),
      O => mem_interface_top_inst_ddr2_top0_delay_sel_3_0
    );
  user_input_data_3_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X84Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_data_3_SRFFMUX_2750
    );
  user_input_data_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_3_CLKINV_2751
    );
  user_input_data_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_0,
      O => user_input_data_3_CEINV_2752
    );
  user_input_data_27_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(27),
      O => user_input_data_27_DXMUX_2753
    );
  user_input_data_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(19),
      O => user_input_data_27_DYMUX_2754
    );
  user_input_data_27_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X84Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_data_27_SRFFMUX_2755
    );
  user_input_data_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_27_CLKINV_2756
    );
  user_input_data_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_0,
      O => user_input_data_27_CEINV_2757
    );
  user_input_data_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(20),
      O => user_input_data_20_DXMUX_2758
    );
  user_input_data_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(18),
      O => user_input_data_20_DYMUX_2759
    );
  user_input_data_20_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X84Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_data_20_SRFFMUX_2760
    );
  user_input_data_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_20_CLKINV_2761
    );
  user_input_data_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_0,
      O => user_input_data_20_CEINV_2762
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DXMUX_2763
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DYMUX_2764
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_SRFFMUX_2765
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CLKINV_2766
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CEINV_2767
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_DXMUX_2768
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_DYMUX_2769
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_SRFFMUX_2770
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CLKINV_2771
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CEINV_2772
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DXMUX_2773
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DYMUX_2774
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_SRFFMUX_2775
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CLKINV_2776
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CEINV_2777
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X84Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DXMUX_2778
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DYMUX_2779
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_SRFFMUX_2780
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CLKINV_2781
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CEINV_2782
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_DXMUX_2783
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_DYMUX_2784
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_SRFFMUX_2785
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CLKINV_2786
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CEINV_2787
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_DXMUX_2788
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_DYMUX_2789
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_SRFFMUX_2790
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_CLKINV_2791
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_CEINV_2792
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_DXMUX_2793
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_78,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_DYMUX_2794
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map372,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map372_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_SRFFMUX_2795
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X85Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_107,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_DYMUX_2796
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_SRFFMUX_2797
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X85Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_CLKINVNOT
    );
  system_controller_inst_current_state_FFd5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd5_In_pack_1,
      O => system_controller_inst_current_state_FFd5_DXMUX_2798
    );
  system_controller_inst_current_state_FFd5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_state_FFd5_DYMUX_2799
    );
  system_controller_inst_current_state_FFd5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N181_pack_1,
      O => system_controller_inst_N181
    );
  system_controller_inst_current_state_FFd5_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X85Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_state_FFd5_SRFFMUX_2800
    );
  system_controller_inst_current_state_FFd5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd5_CLKINV_2801
    );
  user_config_register1_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg1_7_Q,
      O => user_config_register1_5_DXMUX_2802
    );
  user_config_register1_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg1_8_Q,
      O => user_config_register1_5_DYMUX_2803
    );
  user_config_register1_5_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X85Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_config_register1_5_SRFFMUX_2804
    );
  user_config_register1_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register1_5_CLKINV_2805
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_44,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_DYMUX_2806
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N640_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N640
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_68,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_SRFFMUX_2807
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_CLKINV_2808
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N3411,
      O => system_controller_inst_N3411_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_67,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_DYMUX_2809
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0034_pack_1,
      O => system_controller_inst_n0034
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_68,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_SRFFMUX_2810
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_CLKINV_2811
    );
  user_input_data_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(11),
      O => user_input_data_11_DXMUX_2812
    );
  user_input_data_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(12),
      O => user_input_data_11_DYMUX_2813
    );
  user_input_data_11_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X85Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_data_11_SRFFMUX_2814
    );
  user_input_data_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_11_CLKINV_2815
    );
  user_input_data_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_0,
      O => user_input_data_11_CEINV_2816
    );
  user_input_data_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(31),
      O => user_input_data_31_DXMUX_2817
    );
  user_input_data_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(23),
      O => user_input_data_31_DYMUX_2818
    );
  user_input_data_31_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X85Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_data_31_SRFFMUX_2819
    );
  user_input_data_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_31_CLKINV_2820
    );
  user_input_data_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_0,
      O => user_input_data_31_CEINV_2821
    );
  user_input_data_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(4),
      O => user_input_data_4_DXMUX_2822
    );
  user_input_data_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N430,
      O => system_controller_inst_N430_0
    );
  user_input_data_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(15),
      O => user_input_data_4_DYMUX_2823
    );
  user_input_data_4_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X85Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_data_4_SRFFMUX_2824
    );
  user_input_data_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_4_CLKINV_2825
    );
  user_input_data_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_0,
      O => user_input_data_4_CEINV_2826
    );
  user_input_data_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(25),
      O => user_input_data_25_DXMUX_2827
    );
  user_input_data_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(17),
      O => user_input_data_25_DYMUX_2828
    );
  user_input_data_25_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X85Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_data_25_SRFFMUX_2829
    );
  user_input_data_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_25_CLKINV_2830
    );
  user_input_data_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_0,
      O => user_input_data_25_CEINV_2831
    );
  user_input_data_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(30),
      O => user_input_data_30_DXMUX_2832
    );
  user_input_data_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(22),
      O => user_input_data_30_DYMUX_2833
    );
  user_input_data_30_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X85Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_data_30_SRFFMUX_2834
    );
  user_input_data_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_30_CLKINV_2835
    );
  user_input_data_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_0,
      O => user_input_data_30_CEINV_2836
    );
  user_input_data_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(16),
      O => user_input_data_16_DXMUX_2837
    );
  user_input_data_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(26),
      O => user_input_data_16_DYMUX_2838
    );
  user_input_data_16_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X85Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_data_16_SRFFMUX_2839
    );
  user_input_data_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_16_CLKINV_2840
    );
  user_input_data_16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_0,
      O => user_input_data_16_CEINV_2841
    );
  user_input_data_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(14),
      O => user_input_data_14_DXMUX_2842
    );
  user_input_data_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(24),
      O => user_input_data_14_DYMUX_2843
    );
  user_input_data_14_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X85Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_data_14_SRFFMUX_2844
    );
  user_input_data_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_14_CLKINV_2845
    );
  user_input_data_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0053_0,
      O => user_input_data_14_CEINV_2846
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DXMUX_2847
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DYMUX_2848
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_SRFFMUX_2849
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CLKINV_2850
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CEINV_2851
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_DXMUX_2852
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_DYMUX_2853
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_SRFFMUX_2854
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_CLKINV_2855
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_CEINV_2856
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DXMUX_2857
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DYMUX_2858
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_SRFFMUX_2859
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CLKINV_2860
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y49",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CEINV_2861
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X85Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_DXMUX_2862
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X85Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_DYMUX_2863
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_SRFFMUX_2864
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CLKINV_2865
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CEINV_2866
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(5),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_DXMUX_2867
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(11),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_DYMUX_2868
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_SRFFMUX_2869
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(22),
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_DXMUX_2870
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(12),
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_DYMUX_2871
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_SRFFMUX_2872
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(8),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_DXMUX_2873
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N85,
      O => mem_interface_top_inst_ddr2_top0_controller0_N85_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(9),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_DYMUX_2874
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_SRFFMUX_2875
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_DYMUX_2876
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N194_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N194
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0245_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_SRFFMUX_2877
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_burst_length_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_burst_length_1_DYMUX_2878
    );
  mem_interface_top_inst_ddr2_top0_controller0_burst_length_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_map63_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_map63
    );
  mem_interface_top_inst_ddr2_top0_controller0_burst_length_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_burst_length_1_SRFFMUX_2879
    );
  mem_interface_top_inst_ddr2_top0_controller0_burst_length_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_burst_length_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DXMUX_2880
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DYMUX_2881
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N70_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N70
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_SRFFMUX_2882
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_CLKINVNOT
    );
  system_controller_inst_current_state_FFd10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd10_In_pack_1,
      O => system_controller_inst_current_state_FFd10_DXMUX_2883
    );
  system_controller_inst_current_state_FFd10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd9_In_pack_1,
      O => system_controller_inst_current_state_FFd10_DYMUX_2884
    );
  system_controller_inst_current_state_FFd10_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X86Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_state_FFd10_SRFFMUX_2885
    );
  system_controller_inst_current_state_FFd10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd10_CLKINV_2886
    );
  system_controller_inst_current_state_FFd11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd11_In_pack_1,
      O => system_controller_inst_current_state_FFd11_DXMUX_2887
    );
  system_controller_inst_current_state_FFd11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd2_In_pack_1,
      O => system_controller_inst_current_state_FFd11_DYMUX_2888
    );
  system_controller_inst_current_state_FFd11_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X86Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_state_FFd11_SRFFMUX_2889
    );
  system_controller_inst_current_state_FFd11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd11_CLKINV_2890
    );
  system_controller_inst_Ker01_map656_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker01_map656,
      O => system_controller_inst_Ker01_map656_0
    );
  system_controller_inst_Ker01_map656_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd4_In13_2_2891,
      O => system_controller_inst_current_state_FFd4_In13_2_0
    );
  system_controller_inst_current_state_FFd4_In13_2 : X_LUT4
    generic map(
      INIT => X"FBFB",
      LOC => "SLICE_X86Y23"
    )
    port map (
      ADR0 => system_controller_inst_N5_0,
      ADR1 => system_controller_inst_current_state_FFd6_42,
      ADR2 => system_controller_inst_n0074,
      ADR3 => VCC,
      O => system_controller_inst_current_state_FFd4_In13_2_2891
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N427,
      O => system_controller_inst_N427_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_30,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_DYMUX_2892
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0066_pack_1,
      O => system_controller_inst_n0066
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_68,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_SRFFMUX_2893
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_CLKINV_2894
    );
  system_controller_inst_Ker19_map690_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker19_map690,
      O => system_controller_inst_Ker19_map690_0
    );
  system_controller_inst_Ker19_map690_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker91_map735,
      O => system_controller_inst_Ker91_map735_0
    );
  system_controller_inst_Ker9130 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X86Y27"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd10_35,
      ADR1 => system_controller_inst_current_state_FFd2_61,
      ADR2 => system_controller_inst_current_state_FFd4_28,
      ADR3 => system_controller_inst_current_state_FFd8_43,
      O => system_controller_inst_Ker91_map735
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DXMUX_2895
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DIF_MUX_2896
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DYMUX_2897
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DIG_MUX_2898
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_SRINV_2900
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_CLKINV_2899
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DXMUX_2901
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DIF_MUX_2902
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DYMUX_2903
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DIG_MUX_2904
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_SRINV_2906
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_CLKINV_2905
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DXMUX_2907
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DIF_MUX_2908
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DYMUX_2909
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(30),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DIG_MUX_2910
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_SRINV_2912
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_CLKINV_2911
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DXMUX_2913
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(18),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DIF_MUX_2914
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DYMUX_2915
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(19),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DIG_MUX_2916
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_SRINV_2918
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_CLKINV_2917
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_DXMUX_2919
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst270_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_DYMUX_2920
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck1801 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X86Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck180
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_DXMUX_2921
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_CLKINV_2922
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck1801 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X86Y43"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck180
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DXMUX_2923
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(16),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DIF_MUX_2924
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DYMUX_2925
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(17),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DIG_MUX_2926
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_SRINV_2928
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_CLKINV_2927
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DXMUX_2929
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(16),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIF_MUX_2930
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DYMUX_2931
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(18),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIG_MUX_2932
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_0_SRINV_2933
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINVNOT
    );
  system_controller_inst_current_reg1_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N87,
      O => mem_interface_top_inst_ddr2_top0_controller0_N87_0
    );
  system_controller_inst_current_reg1_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg1_11_DYMUX_2934
    );
  system_controller_inst_current_reg1_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg1_11_CLKINV_2935
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_DXMUX_2936
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register1_1_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_DYMUX_2937
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_SRFFMUX_2938
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_CLKINVNOT
    );
  burst_done_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_burst_done_48,
      O => burst_done_DXMUX_2939
    );
  burst_done_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg1_11_Q,
      O => burst_done_DYMUX_2940
    );
  burst_done_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X87Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => burst_done_SRFFMUX_2941
    );
  burst_done_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => burst_done_CLKINV_2942
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_109,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_DXMUX_2943
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Write_enable_out_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_DYMUX_2944
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_SRFFMUX_2945
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_CLKINVNOT
    );
  system_controller_inst_current_reg3_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_reg3(2),
      O => system_controller_inst_current_reg3_0_DXMUX_2946
    );
  system_controller_inst_current_reg3_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_reg3_2_pack_1,
      O => system_controller_inst_next_reg3(2)
    );
  system_controller_inst_current_reg3_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_burst_done_pack_1,
      O => system_controller_inst_current_reg3_0_DYMUX_2947
    );
  system_controller_inst_current_reg3_0_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X87Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_reg3_0_SRFFMUX_2948
    );
  system_controller_inst_current_reg3_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg3_0_CLKINV_2949
    );
  system_controller_inst_current_state_FFd1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker01_map671,
      O => system_controller_inst_Ker01_map671_0
    );
  system_controller_inst_current_state_FFd1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => system_controller_inst_current_state_FFd1_DYMUX_2950
    );
  system_controller_inst_current_state_FFd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker0131_2_pack_1,
      O => system_controller_inst_Ker0131_2_111
    );
  system_controller_inst_current_state_FFd1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd1_CLKINV_2951
    );
  system_controller_inst_Ker91_map721_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker91_map721,
      O => system_controller_inst_Ker91_map721_0
    );
  system_controller_inst_Ker91_map721_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker16_map682,
      O => system_controller_inst_Ker16_map682_0
    );
  system_controller_inst_Ker1610 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X87Y25"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(6),
      ADR1 => system_controller_inst_loop_count(5),
      ADR2 => system_controller_inst_loop_count(7),
      ADR3 => system_controller_inst_loop_count(2),
      O => system_controller_inst_Ker16_map682
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0238_1_2952,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_1_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N107,
      O => system_controller_inst_N107_0
    );
  system_controller_inst_next_reg3_2_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X87Y26"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd9_36,
      ADR1 => system_controller_inst_current_state_FFd8_43,
      ADR2 => system_controller_inst_current_state_FFd5_27,
      ADR3 => system_controller_inst_current_state_FFd4_28,
      O => system_controller_inst_N107
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_F5MUX_2953,
      O => mem_interface_top_inst_ddr2_top0_dqs_reset
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X87Y27"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_rt_2956,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N53,
      SEL => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_BXINV_2954,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_F5MUX_2953
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_BXINV_2954
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_DYMUX_2955
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_CLKINV_2957
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X87Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_30,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_rt_2956
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(14),
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_DXMUX_2958
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_DYMUX_2959
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_SRFFMUX_2960
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(6),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DXMUX_2961
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DYMUX_2962
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_SRFFMUX_2963
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_DXMUX_2964
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_DYMUX_2965
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_SRFFMUX_2966
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_CLKINVNOT
    );
  user_input_address_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(6),
      O => user_input_address_6_DXMUX_2967
    );
  user_input_address_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(7),
      O => user_input_address_6_DYMUX_2968
    );
  user_input_address_6_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X88Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_address_6_SRFFMUX_2969
    );
  user_input_address_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_6_CLKINV_2970
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(15),
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_DXMUX_2971
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(7),
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_DYMUX_2972
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_SRFFMUX_2973
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(18),
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_DXMUX_2974
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_DYMUX_2975
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_SRFFMUX_2976
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(8),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DXMUX_2977
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(9),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DYMUX_2978
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_SRFFMUX_2979
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(20),
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_DXMUX_2980
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(21),
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_DYMUX_2981
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_SRFFMUX_2982
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_CLKINVNOT
    );
  system_controller_inst_current_input_address_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_22_pack_1,
      O => system_controller_inst_current_input_address_22_DXMUX_2983
    );
  system_controller_inst_current_input_address_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N436,
      O => system_controller_inst_N436_0
    );
  system_controller_inst_current_input_address_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_22_CLKINV_2984
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(13),
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_DXMUX_2985
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N01,
      O => system_controller_inst_N01_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_DYMUX_2986
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N1_pack_1,
      O => system_controller_inst_N1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_SRFFMUX_2987
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_CLKINVNOT
    );
  system_controller_inst_loop_count_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_4_pack_1,
      O => system_controller_inst_loop_count_4_DXMUX_2988
    );
  system_controller_inst_loop_count_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N17,
      O => system_controller_inst_N17_0
    );
  system_controller_inst_loop_count_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_4_CLKINV_2989
    );
  system_controller_inst_loop_count_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_1_pack_1,
      O => system_controller_inst_loop_count_1_DXMUX_2990
    );
  system_controller_inst_loop_count_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd7_In_pack_1,
      O => system_controller_inst_loop_count_1_DYMUX_2991
    );
  system_controller_inst_loop_count_1_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X88Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_loop_count_1_SRFFMUX_2992
    );
  system_controller_inst_loop_count_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_1_CLKINV_2993
    );
  system_controller_inst_Ker19_map686_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker19_map686,
      O => system_controller_inst_Ker19_map686_0
    );
  system_controller_inst_Ker19_map686_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_0_map715,
      O => system_controller_inst_next_loop_count_0_map715_0
    );
  system_controller_inst_next_loop_count_0_6 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X88Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_N151,
      ADR2 => system_controller_inst_loop_count(1),
      ADR3 => system_controller_inst_current_state_FFd2_61,
      O => system_controller_inst_next_loop_count_0_map715
    );
  system_controller_inst_loop_count_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_9_pack_1,
      O => system_controller_inst_loop_count_9_DXMUX_2994
    );
  system_controller_inst_loop_count_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N100,
      O => system_controller_inst_N100_0
    );
  system_controller_inst_loop_count_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_9_CLKINV_2995
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0378_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0378,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0378_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0378_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker15_map702,
      O => system_controller_inst_Ker15_map702_0
    );
  system_controller_inst_Ker1512 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X88Y26"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_loop_count(3),
      ADR2 => system_controller_inst_loop_count(4),
      ADR3 => system_controller_inst_loop_count(0),
      O => system_controller_inst_Ker15_map702
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DXMUX_2996
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DYMUX_2997
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_SRFFMUX_2998
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0378_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CEINV_2999
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DXMUX_3000
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DIF_MUX_3001
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DYMUX_3002
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DIG_MUX_3003
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_SRINV_3005
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_CLKINV_3004
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DXMUX_3006
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4(1),
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIF_MUX_3007
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DYMUX_3008
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(21),
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIG_MUX_3009
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_SRINV_3011
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_3010
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DXMUX_3012
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(22),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DIF_MUX_3013
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DYMUX_3014
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(23),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DIG_MUX_3015
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_SRINV_3017
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_CLKINV_3016
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DXMUX_3018
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DIF_MUX_3019
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DYMUX_3020
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(24),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DIG_MUX_3021
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_SRINV_3023
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_CLKINV_3022
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_DXMUX_3024
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_DYMUX_3025
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_CLKINV_3026
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DXMUX_3027
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(14),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIF_MUX_3028
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DYMUX_3029
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(15),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIG_MUX_3030
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_14_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_14_SRINV_3032
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV_3031
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_7_DXMUX_3033
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_7_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(23),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_7_DIF_MUX_3034
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_7_DYMUX_3035
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_7_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(27),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_7_DIG_MUX_3036
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_7_SRINV_3037
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_DXMUX_3038
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck180,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_SRFFMUX_3039
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay4,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X88Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DYMUX_3040
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay2,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_SRFFMUX_3041
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CLKINV_3042
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CEINV_3043
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_DXMUX_3044
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck180,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_SRFFMUX_3045
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X88Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_DXMUX_3046
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_DYMUX_3047
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_SRFFMUX_3048
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CLKINV_3049
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CEINV_3050
    );
  user_input_address_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(2),
      O => user_input_address_2_DXMUX_3051
    );
  user_input_address_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(5),
      O => user_input_address_2_DYMUX_3052
    );
  user_input_address_2_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X89Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_address_2_SRFFMUX_3053
    );
  user_input_address_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_2_CLKINV_3054
    );
  system_controller_inst_current_input_address_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_5_pack_1,
      O => system_controller_inst_current_input_address_5_DXMUX_3055
    );
  system_controller_inst_current_input_address_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_8_pack_1,
      O => system_controller_inst_current_input_address_5_DYMUX_3056
    );
  system_controller_inst_current_input_address_5_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X89Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_address_5_SRFFMUX_3057
    );
  system_controller_inst_current_input_address_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_5_CLKINV_3058
    );
  user_input_address_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(1),
      O => user_input_address_1_DXMUX_3059
    );
  user_input_address_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(8),
      O => user_input_address_1_DYMUX_3060
    );
  user_input_address_1_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X89Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_address_1_SRFFMUX_3061
    );
  user_input_address_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_1_CLKINV_3062
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(19),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_DXMUX_3063
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(10),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_DYMUX_3064
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_SRFFMUX_3065
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X89Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_77,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_DXMUX_3066
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_DYMUX_3067
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_SRFFMUX_3068
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X89Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N5,
      O => system_controller_inst_N5_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_91,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_DYMUX_3069
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker91_map744,
      O => system_controller_inst_Ker91_map744_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_SRFFMUX_3070
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X89Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_CLKINVNOT
    );
  user_input_address_13_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X89Y20"
    )
    port map (
      O => user_input_address_13_LOGIC_ONE_3076
    );
  user_input_address_13_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X89Y20"
    )
    port map (
      O => user_input_address_13_LOGIC_ZERO_3071
    );
  user_input_address_13_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X89Y20"
    )
    port map (
      IA => user_input_address_13_LOGIC_ZERO_3071,
      IB => user_input_address_13_CYINIT_3072,
      SEL => user_input_address_13_CYSELF_3073,
      O => system_controller_inst_Mcompar_n0037_and_cyo3
    );
  user_input_address_13_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X89Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => user_input_address_13_CYINIT_3072
    );
  user_input_address_13_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X89Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_13_F,
      O => user_input_address_13_CYSELF_3073
    );
  user_input_address_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(13),
      O => user_input_address_13_DYMUX_3074
    );
  user_input_address_13_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X89Y20"
    )
    port map (
      IA => user_input_address_13_LOGIC_ONE_3076,
      IB => system_controller_inst_Mcompar_n0037_and_cyo3,
      SEL => user_input_address_13_CYSELG_3077,
      O => user_input_address_13_CYMUXG_3075
    );
  user_input_address_13_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X89Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N18,
      O => user_input_address_13_CYSELG_3077
    );
  user_input_address_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_13_CLKINV_3078
    );
  system_controller_inst_Mcompar_n0037_norlut6 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X89Y20"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(6),
      ADR1 => system_controller_inst_loop_count(3),
      ADR2 => system_controller_inst_loop_count(5),
      ADR3 => system_controller_inst_loop_count(4),
      O => system_controller_inst_N18
    );
  user_input_address_22_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X89Y21"
    )
    port map (
      O => user_input_address_22_LOGIC_ONE_3084
    );
  user_input_address_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(22),
      O => user_input_address_22_DXMUX_3079
    );
  user_input_address_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X89Y21"
    )
    port map (
      IA => user_input_address_22_LOGIC_ONE_3084,
      IB => user_input_address_22_CYINIT_3080,
      SEL => user_input_address_22_CYSELF_3081,
      O => system_controller_inst_Mcompar_n0037_nor_cyo7
    );
  user_input_address_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X89Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_13_CYMUXG_3075,
      O => user_input_address_22_CYINIT_3080
    );
  user_input_address_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X89Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N19,
      O => user_input_address_22_CYSELF_3081
    );
  user_input_address_22_YBMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_22_CYMUXG_3083,
      O => system_controller_inst_Mcompar_n0037_nor_cyo8
    );
  user_input_address_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(19),
      O => user_input_address_22_DYMUX_3082
    );
  user_input_address_22_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X89Y21"
    )
    port map (
      IA => user_input_address_22_LOGIC_ONE_3084,
      IB => system_controller_inst_Mcompar_n0037_nor_cyo7,
      SEL => user_input_address_22_CYSELG_3085,
      O => user_input_address_22_CYMUXG_3083
    );
  user_input_address_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X89Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N20,
      O => user_input_address_22_CYSELG_3085
    );
  user_input_address_22_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X89Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_address_22_SRFFMUX_3086
    );
  user_input_address_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_22_CLKINV_3087
    );
  system_controller_inst_Mcompar_n0037_norlut8 : X_LUT4
    generic map(
      INIT => X"0505",
      LOC => "SLICE_X89Y21"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(11),
      ADR1 => VCC,
      ADR2 => system_controller_inst_loop_count(12),
      ADR3 => VCC,
      O => system_controller_inst_N20
    );
  system_controller_inst_loop_count_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_10_pack_1,
      O => system_controller_inst_loop_count_10_DXMUX_3088
    );
  system_controller_inst_loop_count_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N419,
      O => system_controller_inst_N419_0
    );
  system_controller_inst_loop_count_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_10_CLKINV_3089
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DXMUX_3090
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N110,
      O => system_controller_inst_N110_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DYMUX_3091
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker19_map688_pack_1,
      O => system_controller_inst_Ker19_map688
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_CLKINV_3092
    );
  system_controller_inst_Ker199 : X_LUT4
    generic map(
      INIT => X"00FA",
      LOC => "SLICE_X89Y27"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_27,
      ADR1 => VCC,
      ADR2 => system_controller_inst_current_state_FFd9_36,
      ADR3 => system_controller_inst_Mcompar_n0037_nor_cyo9_0,
      O => system_controller_inst_Ker19_map688_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_DXMUX_3093
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_DIF_MUX_3094
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_DYMUX_3095
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_DIG_MUX_3096
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_SRINV_3098
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_CLKINV_3097
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DXMUX_3099
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DIF_MUX_3100
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DYMUX_3101
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DIG_MUX_3102
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_SRINV_3104
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_CLKINV_3103
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DXMUX_3105
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DYMUX_3106
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_CLKINV_3107
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DXMUX_3108
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DYMUX_3109
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_CLKINV_3110
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DXMUX_3111
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(25),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DIF_MUX_3112
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DYMUX_3113
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(29),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DIG_MUX_3114
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_SRINV_3116
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_CLKINV_3115
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DXMUX_3117
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(26),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DIF_MUX_3118
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DYMUX_3119
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(28),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DIG_MUX_3120
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_SRINV_3122
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_CLKINV_3121
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DXMUX_3123
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DYMUX_3124
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(27),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DIG_MUX_3125
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_CLKINV_3126
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_DXMUX_3127
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_DYMUX_3128
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_SRFFMUX_3129
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CLKINV_3130
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CEINV_3131
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_delay_sel_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_delay_sel(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X89Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_DYMUX_3132
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay3,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_SRFFMUX_3133
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CLKINV_3134
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CEINV_3135
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_DXMUX_3136
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay3,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_SRFFMUX_3137
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CLKINV_3138
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y55",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CEINV_3139
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_DXMUX_3140
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_DYMUX_3141
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_SRFFMUX_3142
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_CLKINV_3143
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_CEINV_3144
    );
  user_input_address_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(3),
      O => user_input_address_3_DXMUX_3145
    );
  user_input_address_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(4),
      O => user_input_address_3_DYMUX_3146
    );
  user_input_address_3_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_address_3_SRFFMUX_3147
    );
  user_input_address_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_3_CLKINV_3148
    );
  user_input_address_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(17),
      O => user_input_address_17_DXMUX_3149
    );
  user_input_address_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(18),
      O => user_input_address_17_DYMUX_3150
    );
  user_input_address_17_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_address_17_SRFFMUX_3151
    );
  user_input_address_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_17_CLKINV_3152
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(11),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_DXMUX_3153
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(18),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_DYMUX_3154
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_SRFFMUX_3155
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_CLKINVNOT
    );
  system_controller_inst_current_input_address_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_14_pack_1,
      O => system_controller_inst_current_input_address_14_DXMUX_3156
    );
  system_controller_inst_current_input_address_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_15_pack_1,
      O => system_controller_inst_current_input_address_14_DYMUX_3157
    );
  system_controller_inst_current_input_address_14_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_address_14_SRFFMUX_3158
    );
  system_controller_inst_current_input_address_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_14_CLKINV_3159
    );
  system_controller_inst_current_input_address_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_6_pack_1,
      O => system_controller_inst_current_input_address_6_DXMUX_3160
    );
  system_controller_inst_current_input_address_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_7_pack_1,
      O => system_controller_inst_current_input_address_6_DYMUX_3161
    );
  system_controller_inst_current_input_address_6_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_address_6_SRFFMUX_3162
    );
  system_controller_inst_current_input_address_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_6_CLKINV_3163
    );
  system_controller_inst_current_input_address_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_12_pack_1,
      O => system_controller_inst_current_input_address_12_DXMUX_3164
    );
  system_controller_inst_current_input_address_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_9_pack_1,
      O => system_controller_inst_current_input_address_12_DYMUX_3165
    );
  system_controller_inst_current_input_address_12_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_address_12_SRFFMUX_3166
    );
  system_controller_inst_current_input_address_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_12_CLKINV_3167
    );
  system_controller_inst_current_input_address_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_11_pack_1,
      O => system_controller_inst_current_input_address_11_DXMUX_3168
    );
  system_controller_inst_current_input_address_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_16_pack_1,
      O => system_controller_inst_current_input_address_11_DYMUX_3169
    );
  system_controller_inst_current_input_address_11_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_address_11_SRFFMUX_3170
    );
  system_controller_inst_current_input_address_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_11_CLKINV_3171
    );
  system_controller_inst_current_input_address_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_20_pack_1,
      O => system_controller_inst_current_input_address_20_DXMUX_3172
    );
  system_controller_inst_current_input_address_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N361,
      O => system_controller_inst_N361_0
    );
  system_controller_inst_current_input_address_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_20_CLKINV_3173
    );
  system_controller_inst_current_input_address_21_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_21_pack_1,
      O => system_controller_inst_current_input_address_21_DXMUX_3174
    );
  system_controller_inst_current_input_address_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_13_pack_1,
      O => system_controller_inst_current_input_address_21_DYMUX_3175
    );
  system_controller_inst_current_input_address_21_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_address_21_SRFFMUX_3176
    );
  system_controller_inst_current_input_address_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_21_CLKINV_3177
    );
  system_controller_inst_current_input_address_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_18_pack_1,
      O => system_controller_inst_current_input_address_18_DXMUX_3178
    );
  system_controller_inst_current_input_address_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_19_pack_1,
      O => system_controller_inst_current_input_address_18_DYMUX_3179
    );
  system_controller_inst_current_input_address_18_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_address_18_SRFFMUX_3180
    );
  system_controller_inst_current_input_address_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_18_CLKINV_3181
    );
  system_controller_inst_current_input_address_17_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_17_pack_1,
      O => system_controller_inst_current_input_address_17_DXMUX_3182
    );
  system_controller_inst_current_input_address_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N231,
      O => system_controller_inst_N231_0
    );
  system_controller_inst_current_input_address_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_17_CLKINV_3183
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_r_0_XORF_3184,
      O => system_controller_inst_n0054(12)
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X90Y26"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_data_mask_r_0_CYINIT_3185,
      I1 => system_controller_inst_loop_count_12_rt_3186,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_0_XORF_3184
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X90Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0054_10_CYMUXFAST_1015,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_0_CYINIT_3185
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_0_DYMUX_3187
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(2),
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_0_DIG_MUX_3188
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_0_CLKINVNOT
    );
  system_controller_inst_loop_count_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_6_pack_1,
      O => system_controller_inst_loop_count_6_DXMUX_3189
    );
  system_controller_inst_loop_count_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_12_pack_1,
      O => system_controller_inst_loop_count_6_DYMUX_3190
    );
  system_controller_inst_loop_count_6_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_loop_count_6_SRFFMUX_3191
    );
  system_controller_inst_loop_count_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_6_CLKINV_3192
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DXMUX_3193
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIF_MUX_3194
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DYMUX_3195
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIG_MUX_3196
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_SRINV_3198
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV_3197
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_DXMUX_3199
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0241_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_REVUSED_3200
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_SRFFMUX_3201
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0242,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CEINV_3202
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_DYMUX_3203
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N10_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N10
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_n0000_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_SRFFMUX_3204
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0385,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_CEINV_3205
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DXMUX_3206
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0385_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0385
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_n0000_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_SRFFMUX_3207
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0385,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CEINV_3208
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DXMUX_3209
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DIF_MUX_3210
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DYMUX_3211
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DIG_MUX_3212
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_SRINV_3214
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_CLKINV_3213
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_6_DXMUX_3215
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_6_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(22),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_6_DIF_MUX_3216
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_6_DYMUX_3217
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_6_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(25),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_6_DIG_MUX_3218
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_6_SRINV_3219
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_12_DXMUX_3220
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_12_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(12),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_12_DIF_MUX_3221
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_12_DYMUX_3222
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_12_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(13),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_12_DIG_MUX_3223
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_12_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_12_SRINV_3225
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_12_CLKINV_3224
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_8_DXMUX_3226
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_8_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(24),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_8_DIF_MUX_3227
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_8_DYMUX_3228
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_8_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(26),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_8_DIG_MUX_3229
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_8_SRINV_3230
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_8_DXMUX_3231
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_8_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(8),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_8_DIF_MUX_3232
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_8_DYMUX_3233
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_8_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(20),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_8_DIG_MUX_3234
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_8_SRINV_3236
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_8_CLKINV_3235
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delayed,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delayed_0
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_5_DYMUX_3237
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_5_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(21),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_5_DIG_MUX_3238
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_5_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_DXMUX_3239
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay4,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_DYMUX_3240
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay2,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_CLKINV_3241
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_three : X_LUT4
    generic map(
      INIT => X"F055",
      LOC => "SLICE_X90Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_div_rst,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay1_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_delay_sel_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay2
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_DXMUX_3242
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_DYMUX_3243
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_SRFFMUX_3244
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CLKINV_3245
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CEINV_3246
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_DXMUX_3247
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay4,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_DYMUX_3248
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay2,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_CLKINV_3249
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_three : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X90Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay1_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_delay_sel_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay2
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_6_DXMUX_3250
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_6_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(6),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_6_DIF_MUX_3251
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_6_DYMUX_3252
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_6_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(7),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_6_DIG_MUX_3253
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_6_SRINV_3255
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y50",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_6_CLKINV_3254
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0_0_0
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_1_DYMUX_3256
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(17),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_1_DIG_MUX_3257
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_0_DXMUX_3258
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(0),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_0_DIF_MUX_3259
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_0_DYMUX_3260
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(1),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_0_DIG_MUX_3261
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_0_SRINV_3263
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_0_CLKINV_3262
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DXMUX_3264
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(2),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIF_MUX_3265
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DYMUX_3266
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(3),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIG_MUX_3267
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_2_SRINV_3269
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV_3268
    );
  system_controller_inst_current_input_address_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_3_pack_1,
      O => system_controller_inst_current_input_address_3_DXMUX_3270
    );
  system_controller_inst_current_input_address_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0052_4_pack_1,
      O => system_controller_inst_current_input_address_3_DYMUX_3271
    );
  system_controller_inst_current_input_address_3_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X91Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_address_3_SRFFMUX_3272
    );
  system_controller_inst_current_input_address_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_3_CLKINV_3273
    );
  user_input_address_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X91Y16"
    )
    port map (
      O => user_input_address_10_LOGIC_ZERO_3285
    );
  user_input_address_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(10),
      O => user_input_address_10_DXMUX_3274
    );
  user_input_address_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_10_XORF_3275,
      O => system_controller_inst_n0055(13)
    );
  user_input_address_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X91Y16"
    )
    port map (
      I0 => user_input_address_10_CYINIT_3276,
      I1 => user_input_address_10_F,
      O => user_input_address_10_XORF_3275
    );
  user_input_address_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y16"
    )
    port map (
      IA => user_input_address_10_LOGIC_ZERO_3285,
      IB => user_input_address_10_LOGIC_ZERO_3285,
      SEL => user_input_address_10_CYSELF_3279,
      O => user_input_address_10_CYMUXF2_3284
    );
  user_input_address_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X91Y16"
    )
    port map (
      IA => user_input_address_10_LOGIC_ZERO_3285,
      IB => user_input_address_10_CYINIT_3276,
      SEL => user_input_address_10_CYSELF_3279,
      O => system_controller_inst_system_controller_n0055_13_cyo
    );
  user_input_address_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X91Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_12_cyo,
      O => user_input_address_10_CYINIT_3276
    );
  user_input_address_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X91Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_10_F,
      O => user_input_address_10_CYSELF_3279
    );
  user_input_address_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(20),
      O => user_input_address_10_DYMUX_3277
    );
  user_input_address_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_10_XORG_3278,
      O => system_controller_inst_n0055(14)
    );
  user_input_address_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X91Y16"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0055_13_cyo,
      I1 => user_input_address_10_G,
      O => user_input_address_10_XORG_3278
    );
  user_input_address_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_10_CYMUXFAST_3280,
      O => system_controller_inst_system_controller_n0055_14_cyo
    );
  user_input_address_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X91Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_12_cyo,
      O => user_input_address_10_FASTCARRY_3282
    );
  user_input_address_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X91Y16"
    )
    port map (
      I0 => user_input_address_10_CYSELG_3286,
      I1 => user_input_address_10_CYSELF_3279,
      O => user_input_address_10_CYAND_3281
    );
  user_input_address_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X91Y16"
    )
    port map (
      IA => user_input_address_10_CYMUXG2_3283,
      IB => user_input_address_10_FASTCARRY_3282,
      SEL => user_input_address_10_CYAND_3281,
      O => user_input_address_10_CYMUXFAST_3280
    );
  user_input_address_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y16"
    )
    port map (
      IA => user_input_address_10_LOGIC_ZERO_3285,
      IB => user_input_address_10_CYMUXF2_3284,
      SEL => user_input_address_10_CYSELG_3286,
      O => user_input_address_10_CYMUXG2_3283
    );
  user_input_address_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X91Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_10_G,
      O => user_input_address_10_CYSELG_3286
    );
  user_input_address_10_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X91Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_address_10_SRFFMUX_3287
    );
  user_input_address_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_10_CLKINV_3288
    );
  user_input_address_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X91Y17"
    )
    port map (
      O => user_input_address_12_LOGIC_ZERO_3300
    );
  user_input_address_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(12),
      O => user_input_address_12_DXMUX_3289
    );
  user_input_address_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_12_XORF_3290,
      O => system_controller_inst_n0055(15)
    );
  user_input_address_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X91Y17"
    )
    port map (
      I0 => user_input_address_12_CYINIT_3291,
      I1 => user_input_address_12_F,
      O => user_input_address_12_XORF_3290
    );
  user_input_address_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y17"
    )
    port map (
      IA => user_input_address_12_LOGIC_ZERO_3300,
      IB => user_input_address_12_LOGIC_ZERO_3300,
      SEL => user_input_address_12_CYSELF_3294,
      O => user_input_address_12_CYMUXF2_3299
    );
  user_input_address_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X91Y17"
    )
    port map (
      IA => user_input_address_12_LOGIC_ZERO_3300,
      IB => user_input_address_12_CYINIT_3291,
      SEL => user_input_address_12_CYSELF_3294,
      O => system_controller_inst_system_controller_n0055_15_cyo
    );
  user_input_address_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X91Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_14_cyo,
      O => user_input_address_12_CYINIT_3291
    );
  user_input_address_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X91Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_12_F,
      O => user_input_address_12_CYSELF_3294
    );
  user_input_address_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(21),
      O => user_input_address_12_DYMUX_3292
    );
  user_input_address_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_12_XORG_3293,
      O => system_controller_inst_n0055(16)
    );
  user_input_address_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X91Y17"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0055_15_cyo,
      I1 => user_input_address_12_G,
      O => user_input_address_12_XORG_3293
    );
  user_input_address_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_12_CYMUXFAST_3295,
      O => system_controller_inst_system_controller_n0055_16_cyo
    );
  user_input_address_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X91Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_14_cyo,
      O => user_input_address_12_FASTCARRY_3297
    );
  user_input_address_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X91Y17"
    )
    port map (
      I0 => user_input_address_12_CYSELG_3301,
      I1 => user_input_address_12_CYSELF_3294,
      O => user_input_address_12_CYAND_3296
    );
  user_input_address_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X91Y17"
    )
    port map (
      IA => user_input_address_12_CYMUXG2_3298,
      IB => user_input_address_12_FASTCARRY_3297,
      SEL => user_input_address_12_CYAND_3296,
      O => user_input_address_12_CYMUXFAST_3295
    );
  user_input_address_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y17"
    )
    port map (
      IA => user_input_address_12_LOGIC_ZERO_3300,
      IB => user_input_address_12_CYMUXF2_3299,
      SEL => user_input_address_12_CYSELG_3301,
      O => user_input_address_12_CYMUXG2_3298
    );
  user_input_address_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X91Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_12_G,
      O => user_input_address_12_CYSELG_3301
    );
  user_input_address_12_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X91Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_address_12_SRFFMUX_3302
    );
  user_input_address_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_12_CLKINV_3303
    );
  user_input_address_9_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X91Y18"
    )
    port map (
      O => user_input_address_9_LOGIC_ZERO_3314
    );
  user_input_address_9_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_9_XORF_3304,
      O => system_controller_inst_n0055(17)
    );
  user_input_address_9_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X91Y18"
    )
    port map (
      I0 => user_input_address_9_CYINIT_3305,
      I1 => user_input_address_9_F,
      O => user_input_address_9_XORF_3304
    );
  user_input_address_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y18"
    )
    port map (
      IA => user_input_address_9_LOGIC_ZERO_3314,
      IB => user_input_address_9_LOGIC_ZERO_3314,
      SEL => user_input_address_9_CYSELF_3308,
      O => user_input_address_9_CYMUXF2_3313
    );
  user_input_address_9_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X91Y18"
    )
    port map (
      IA => user_input_address_9_LOGIC_ZERO_3314,
      IB => user_input_address_9_CYINIT_3305,
      SEL => user_input_address_9_CYSELF_3308,
      O => system_controller_inst_system_controller_n0055_17_cyo
    );
  user_input_address_9_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X91Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_16_cyo,
      O => user_input_address_9_CYINIT_3305
    );
  user_input_address_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X91Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_9_F,
      O => user_input_address_9_CYSELF_3308
    );
  user_input_address_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(9),
      O => user_input_address_9_DYMUX_3306
    );
  user_input_address_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_9_XORG_3307,
      O => system_controller_inst_n0055(18)
    );
  user_input_address_9_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X91Y18"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0055_17_cyo,
      I1 => user_input_address_9_G,
      O => user_input_address_9_XORG_3307
    );
  user_input_address_9_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_9_CYMUXFAST_3309,
      O => system_controller_inst_system_controller_n0055_18_cyo
    );
  user_input_address_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X91Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_16_cyo,
      O => user_input_address_9_FASTCARRY_3311
    );
  user_input_address_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X91Y18"
    )
    port map (
      I0 => user_input_address_9_CYSELG_3315,
      I1 => user_input_address_9_CYSELF_3308,
      O => user_input_address_9_CYAND_3310
    );
  user_input_address_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X91Y18"
    )
    port map (
      IA => user_input_address_9_CYMUXG2_3312,
      IB => user_input_address_9_FASTCARRY_3311,
      SEL => user_input_address_9_CYAND_3310,
      O => user_input_address_9_CYMUXFAST_3309
    );
  user_input_address_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y18"
    )
    port map (
      IA => user_input_address_9_LOGIC_ZERO_3314,
      IB => user_input_address_9_CYMUXF2_3313,
      SEL => user_input_address_9_CYSELG_3315,
      O => user_input_address_9_CYMUXG2_3312
    );
  user_input_address_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X91Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_9_G,
      O => user_input_address_9_CYSELG_3315
    );
  user_input_address_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_9_CLKINV_3316
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X91Y19"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_LOGIC_ZERO_3327
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_XORF_3317,
      O => system_controller_inst_n0055(19)
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X91Y19"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYINIT_3318,
      I1 => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_F,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_XORF_3317
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y19"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_LOGIC_ZERO_3327,
      IB => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_LOGIC_ZERO_3327,
      SEL => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYSELF_3321,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYMUXF2_3326
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X91Y19"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_LOGIC_ZERO_3327,
      IB => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYINIT_3318,
      SEL => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYSELF_3321,
      O => system_controller_inst_system_controller_n0055_19_cyo
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X91Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_18_cyo,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYINIT_3318
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X91Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_F,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYSELF_3321
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_92,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_DYMUX_3319
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_XORG_3320,
      O => system_controller_inst_n0055(20)
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X91Y19"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0055_19_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_G,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_XORG_3320
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X91Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_18_cyo,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_FASTCARRY_3324
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X91Y19"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYSELG_3328,
      I1 => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYSELF_3321,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYAND_3323
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X91Y19"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYMUXG2_3325,
      IB => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_FASTCARRY_3324,
      SEL => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYAND_3323,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYMUXFAST_3322
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y19"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_LOGIC_ZERO_3327,
      IB => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYMUXF2_3326,
      SEL => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYSELG_3328,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYMUXG2_3325
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X91Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_G,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CYSELG_3328
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_SRFFMUX_3329
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CLKINVNOT
    );
  system_controller_inst_loop_count_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_3_pack_1,
      O => system_controller_inst_loop_count_3_DXMUX_3330
    );
  system_controller_inst_loop_count_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_7_pack_1,
      O => system_controller_inst_loop_count_3_DYMUX_3331
    );
  system_controller_inst_loop_count_3_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X91Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_loop_count_3_SRFFMUX_3332
    );
  system_controller_inst_loop_count_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_3_CLKINV_3333
    );
  system_controller_inst_N432_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X91Y24"
    )
    port map (
      O => system_controller_inst_N432_LOGIC_ONE_3334
    );
  system_controller_inst_N432_XBMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Mcompar_n0037_nor_cyo5,
      O => system_controller_inst_Mcompar_n0037_nor_cyo5_0
    );
  system_controller_inst_N432_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X91Y24"
    )
    port map (
      IA => system_controller_inst_N432_LOGIC_ONE_3334,
      IB => system_controller_inst_N432_CYINIT_3335,
      SEL => system_controller_inst_N432_CYSELF_3336,
      O => system_controller_inst_Mcompar_n0037_nor_cyo5
    );
  system_controller_inst_N432_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X91Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Mcompar_n0037_nor_cyo4_CYMUXFAST_479,
      O => system_controller_inst_N432_CYINIT_3335
    );
  system_controller_inst_N432_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X91Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N16,
      O => system_controller_inst_N432_CYSELF_3336
    );
  system_controller_inst_N432_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N432,
      O => system_controller_inst_N432_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker19_map693,
      O => system_controller_inst_Ker19_map693_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2_DYMUX_3337
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2_DIG_MUX_3338
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2_CLKINV_3339
    );
  system_controller_inst_loop_count_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_5_pack_1,
      O => system_controller_inst_loop_count_5_DXMUX_3340
    );
  system_controller_inst_loop_count_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_loop_count_8_pack_1,
      O => system_controller_inst_loop_count_5_DYMUX_3341
    );
  system_controller_inst_loop_count_5_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X91Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_loop_count_5_SRFFMUX_3342
    );
  system_controller_inst_loop_count_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_5_CLKINV_3343
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker15_map710,
      O => system_controller_inst_Ker15_map710_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0248,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_REVUSED_3344
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_DYMUX_3345
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_SRFFMUX_3346
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0385,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CEINV_3347
    );
  user_input_address_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(14),
      O => user_input_address_14_DXMUX_3348
    );
  user_input_address_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(16),
      O => user_input_address_14_DYMUX_3349
    );
  user_input_address_14_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X91Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_address_14_SRFFMUX_3350
    );
  user_input_address_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_14_CLKINV_3351
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X91Y10"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_LOGIC_ZERO_3358
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X91Y10"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_LOGIC_ONE_3352
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X91Y10"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_LOGIC_ONE_3352,
      IB => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CYINIT_3353,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CYSELF_3354,
      O => system_controller_inst_system_controller_n0055_1_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X91Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CYINIT_3353
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X91Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N7,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CYSELF_3354
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(16),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_DYMUX_3355
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_XORG_3356,
      O => system_controller_inst_n0055(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X91Y10"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0055_1_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_XORG_3356
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CYMUXG_3357,
      O => system_controller_inst_system_controller_n0055_2_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X91Y10"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_LOGIC_ZERO_3358,
      IB => system_controller_inst_system_controller_n0055_1_cyo,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CYSELG_3359,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CYMUXG_3357
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X91Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CYSELG_3359
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_SRFFMUX_3360
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CLKINVNOT
    );
  user_input_address_11_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X91Y11"
    )
    port map (
      O => user_input_address_11_LOGIC_ZERO_3372
    );
  user_input_address_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(11),
      O => user_input_address_11_DXMUX_3361
    );
  user_input_address_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_11_XORF_3362,
      O => system_controller_inst_n0055(3)
    );
  user_input_address_11_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X91Y11"
    )
    port map (
      I0 => user_input_address_11_CYINIT_3363,
      I1 => user_input_address_11_F,
      O => user_input_address_11_XORF_3362
    );
  user_input_address_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y11"
    )
    port map (
      IA => user_input_address_11_LOGIC_ZERO_3372,
      IB => user_input_address_11_LOGIC_ZERO_3372,
      SEL => user_input_address_11_CYSELF_3366,
      O => user_input_address_11_CYMUXF2_3371
    );
  user_input_address_11_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X91Y11"
    )
    port map (
      IA => user_input_address_11_LOGIC_ZERO_3372,
      IB => user_input_address_11_CYINIT_3363,
      SEL => user_input_address_11_CYSELF_3366,
      O => system_controller_inst_system_controller_n0055_3_cyo
    );
  user_input_address_11_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X91Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_2_cyo,
      O => user_input_address_11_CYINIT_3363
    );
  user_input_address_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X91Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_11_F,
      O => user_input_address_11_CYSELF_3366
    );
  user_input_address_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(15),
      O => user_input_address_11_DYMUX_3364
    );
  user_input_address_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_11_XORG_3365,
      O => system_controller_inst_n0055(4)
    );
  user_input_address_11_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X91Y11"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0055_3_cyo,
      I1 => user_input_address_11_G,
      O => user_input_address_11_XORG_3365
    );
  user_input_address_11_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_11_CYMUXFAST_3367,
      O => system_controller_inst_system_controller_n0055_4_cyo
    );
  user_input_address_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X91Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_2_cyo,
      O => user_input_address_11_FASTCARRY_3369
    );
  user_input_address_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X91Y11"
    )
    port map (
      I0 => user_input_address_11_CYSELG_3373,
      I1 => user_input_address_11_CYSELF_3366,
      O => user_input_address_11_CYAND_3368
    );
  user_input_address_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X91Y11"
    )
    port map (
      IA => user_input_address_11_CYMUXG2_3370,
      IB => user_input_address_11_FASTCARRY_3369,
      SEL => user_input_address_11_CYAND_3368,
      O => user_input_address_11_CYMUXFAST_3367
    );
  user_input_address_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y11"
    )
    port map (
      IA => user_input_address_11_LOGIC_ZERO_3372,
      IB => user_input_address_11_CYMUXF2_3371,
      SEL => user_input_address_11_CYSELG_3373,
      O => user_input_address_11_CYMUXG2_3370
    );
  user_input_address_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X91Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address_11_G,
      O => user_input_address_11_CYSELG_3373
    );
  user_input_address_11_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X91Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_address_11_SRFFMUX_3374
    );
  user_input_address_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_11_CLKINV_3375
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X91Y12"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_LOGIC_ZERO_3387
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(10),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_DXMUX_3376
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_XORF_3377,
      O => system_controller_inst_n0055(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X91Y12"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYINIT_3378,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_XORF_3377
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y12"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_LOGIC_ZERO_3387,
      IB => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_LOGIC_ZERO_3387,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYSELF_3381,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYMUXF2_3386
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X91Y12"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_LOGIC_ZERO_3387,
      IB => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYINIT_3378,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYSELF_3381,
      O => system_controller_inst_system_controller_n0055_5_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X91Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_4_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYINIT_3378
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X91Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYSELF_3381
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(21),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_DYMUX_3379
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_XORG_3380,
      O => system_controller_inst_n0055(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X91Y12"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0055_5_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_XORG_3380
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYMUXFAST_3382,
      O => system_controller_inst_system_controller_n0055_6_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X91Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_4_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_FASTCARRY_3384
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X91Y12"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYSELG_3388,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYSELF_3381,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYAND_3383
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X91Y12"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYMUXG2_3385,
      IB => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_FASTCARRY_3384,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYAND_3383,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYMUXFAST_3382
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y12"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_LOGIC_ZERO_3387,
      IB => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYMUXF2_3386,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYSELG_3388,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYMUXG2_3385
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X91Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CYSELG_3388
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_SRFFMUX_3389
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X91Y13"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_LOGIC_ZERO_3400
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_XORF_3390,
      O => system_controller_inst_n0055(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X91Y13"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYINIT_3391,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_XORF_3390
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y13"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_LOGIC_ZERO_3400,
      IB => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_LOGIC_ZERO_3400,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYSELF_3394,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYMUXF2_3399
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X91Y13"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_LOGIC_ZERO_3400,
      IB => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYINIT_3391,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYSELF_3394,
      O => system_controller_inst_system_controller_n0055_7_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X91Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_6_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYINIT_3391
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X91Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYSELF_3394
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(20),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_DYMUX_3392
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_XORG_3393,
      O => system_controller_inst_n0055(8)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X91Y13"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0055_7_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_XORG_3393
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYMUXFAST_3395,
      O => system_controller_inst_system_controller_n0055_8_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X91Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_6_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_FASTCARRY_3397
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X91Y13"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYSELG_3401,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYSELF_3394,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYAND_3396
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X91Y13"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYMUXG2_3398,
      IB => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_FASTCARRY_3397,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYAND_3396,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYMUXFAST_3395
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y13"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_LOGIC_ZERO_3400,
      IB => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYMUXF2_3399,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYSELG_3401,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYMUXG2_3398
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X91Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CYSELG_3401
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_SRFFMUX_3402
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X91Y14"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_LOGIC_ZERO_3414
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(12),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_DXMUX_3403
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_XORF_3404,
      O => system_controller_inst_n0055(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X91Y14"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYINIT_3405,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_XORF_3404
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y14"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_LOGIC_ZERO_3414,
      IB => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_LOGIC_ZERO_3414,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYSELF_3408,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYMUXF2_3413
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X91Y14"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_LOGIC_ZERO_3414,
      IB => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYINIT_3405,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYSELF_3408,
      O => system_controller_inst_system_controller_n0055_9_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X91Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_8_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYINIT_3405
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X91Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYSELF_3408
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(13),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_DYMUX_3406
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_XORG_3407,
      O => system_controller_inst_n0055(10)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X91Y14"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0055_9_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_XORG_3407
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYMUXFAST_3409,
      O => system_controller_inst_system_controller_n0055_10_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X91Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_8_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_FASTCARRY_3411
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X91Y14"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYSELG_3415,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYSELF_3408,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYAND_3410
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X91Y14"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYMUXG2_3412,
      IB => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_FASTCARRY_3411,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYAND_3410,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYMUXFAST_3409
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y14"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_LOGIC_ZERO_3414,
      IB => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYMUXF2_3413,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYSELG_3415,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYMUXG2_3412
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X91Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CYSELG_3415
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_SRFFMUX_3416
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X91Y15"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_LOGIC_ZERO_3427
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_XORF_3417,
      O => system_controller_inst_n0055(11)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X91Y15"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYINIT_3418,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_XORF_3417
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y15"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_LOGIC_ZERO_3427,
      IB => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_LOGIC_ZERO_3427,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYSELF_3421,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYMUXF2_3426
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X91Y15"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_LOGIC_ZERO_3427,
      IB => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYINIT_3418,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYSELF_3421,
      O => system_controller_inst_system_controller_n0055_11_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X91Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_10_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYINIT_3418
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X91Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYSELF_3421
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(22),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_DYMUX_3419
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_XORG_3420,
      O => system_controller_inst_n0055(12)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X91Y15"
    )
    port map (
      I0 => system_controller_inst_system_controller_n0055_11_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_XORG_3420
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYMUXFAST_3422,
      O => system_controller_inst_system_controller_n0055_12_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X91Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_system_controller_n0055_10_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_FASTCARRY_3424
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X91Y15"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYSELG_3428,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYSELF_3421,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYAND_3423
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X91Y15"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYMUXG2_3425,
      IB => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_FASTCARRY_3424,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYAND_3423,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYMUXFAST_3422
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X91Y15"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_LOGIC_ZERO_3427,
      IB => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYMUXF2_3426,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYSELG_3428,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYMUXG2_3425
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X91Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CYSELG_3428
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_SRFFMUX_3429
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_n0000,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_n0000_0
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_1_DYMUX_3430
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(3),
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_1_DIG_MUX_3431
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DXMUX_3432
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DIF_MUX_3433
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DYMUX_3434
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DIG_MUX_3435
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_SRINV_3437
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_CLKINV_3436
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_13_DXMUX_3438
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_13_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(29),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_13_DIF_MUX_3439
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_13_DYMUX_3440
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_13_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(30),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_13_DIG_MUX_3441
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_13_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_13_SRINV_3442
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_13_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_13_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_9_DXMUX_3443
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_9_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(9),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_9_DIF_MUX_3444
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_9_DYMUX_3445
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_9_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(0),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_9_DIG_MUX_3446
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_9_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_9_SRINV_3448
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_9_CLKINV_3447
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DXMUX_3449
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DIF_MUX_3450
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DYMUX_3451
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DIG_MUX_3452
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_SRINV_3454
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_CLKINV_3453
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_DXMUX_3455
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_DYMUX_3456
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay5,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_CLKINV_3457
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_five : X_LUT4
    generic map(
      INIT => X"F033",
      LOC => "SLICE_X91Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_dqs_div_rst,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay4_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_delay_sel_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay5
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_DYMUX_3458
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay3,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_CLKINV_3459
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X91Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_DYMUX_3460
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay5,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_SRFFMUX_3461
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CLKINV_3462
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CEINV_3463
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_DXMUX_3464
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay3,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_SRFFMUX_3465
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CLKINV_3466
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CEINV_3467
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_4_DXMUX_3468
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_4_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(4),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_4_DIF_MUX_3469
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_4_DYMUX_3470
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_4_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(5),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_4_DIG_MUX_3471
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_4_SRINV_3473
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y56",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_4_CLKINV_3472
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_3_DXMUX_3474
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(19),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_3_DIF_MUX_3475
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_3_DYMUX_3476
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(20),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_3_DIG_MUX_3477
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_3_SRINV_3478
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y57",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_3_CLKINVNOT
    );
  system_controller_inst_Ker9192_SW0 : X_LUT4
    generic map(
      INIT => X"F0F8",
      LOC => "SLICE_X91Y24"
    )
    port map (
      ADR0 => system_controller_inst_Ker01_map656_0,
      ADR1 => system_controller_inst_Mcompar_n0037_nor_cyo9_0,
      ADR2 => system_controller_inst_Ker91_map737_0,
      ADR3 => system_controller_inst_n0036,
      O => system_controller_inst_N432
    );
  ddr2_dq_4_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_4_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(4)
    );
  ddr2_dq_5_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_5_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(5)
    );
  ddr2_dq_14_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_14_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(14)
    );
  ddr2_dq_6_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_6_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(6)
    );
  ddr2_dq_7_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_7_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(7)
    );
  ddr2_clk0b_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD225",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_clk0b_OUTPUT_OFF_O1INV_3479
    );
  ddr2_clk0b_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD225",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => ddr2_clk0b_OUTPUT_OFF_O2INV_3480
    );
  mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U2 : X_FDDRCPE
    generic map(
      LOC => "PAD225",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_clk0b_OUTPUT_OFF_O1INV_3479,
      D1 => ddr2_clk0b_OUTPUT_OFF_O2INV_3480,
      CE => VCC,
      C0 => ddr2_clk0b_OUTPUT_OTCLK1INV_3481,
      C1 => ddr2_clk0b_OUTPUT_OTCLK2INVNOT,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U2_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U2_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0b_q
    );
  ddr2_clk0b_OUTPUT_OTCLK2INV : X_INV
    generic map(
      LOC => "PAD225",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_clk0b_OUTPUT_OTCLK2INVNOT
    );
  ddr2_clk0b_OUTPUT_OTCLK1INV : X_BUF
    generic map(
      LOC => "PAD225",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_clk0b_OUTPUT_OTCLK1INV_3481
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U1_N : X_FF
    generic map(
      LOC => "PAD199",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dqs_n_0_OUTPUT_TFF_T2INV_3482,
      CE => VCC,
      CLK => ddr2_dqs_n_0_OUTPUT_OTCLK2INV_3483,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N
    );
  ddr2_dqs_n_0_OUTPUT_TFF_T2INV : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_0,
      O => ddr2_dqs_n_0_OUTPUT_TFF_T2INV_3482
    );
  ddr2_dqs_n_0_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N,
      O => ddr2_dqs_n_0_T
    );
  ddr2_dqs_n_0_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_n_0_OUTPUT_OTCLK2INV_3483
    );
  ddr2_dqs_n_0_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_n_0_OUTPUT_OTCLK1INVNOT
    );
  ddr2_dq_15_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_15_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(15)
    );
  ddr2_dq_8_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_8_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(8)
    );
  ddr2_dq_9_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_9_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(9)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_F : X_LUT4
    generic map(
      INIT => X"0300",
      LOC => "SLICE_X63Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_32,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N835
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_F : X_LUT4
    generic map(
      INIT => X"0300",
      LOC => "SLICE_X62Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_32,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N829
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_F : X_LUT4
    generic map(
      INIT => X"0202",
      LOC => "SLICE_X63Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_32,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N833
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U1_N : X_FF
    generic map(
      LOC => "PAD211",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dqs_n_1_OUTPUT_TFF_T2INV_3484,
      CE => VCC,
      CLK => ddr2_dqs_n_1_OUTPUT_OTCLK2INV_3485,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_N
    );
  ddr2_dqs_n_1_OUTPUT_TFF_T2INV : X_BUF
    generic map(
      LOC => "PAD211",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_0,
      O => ddr2_dqs_n_1_OUTPUT_TFF_T2INV_3484
    );
  ddr2_dqs_n_1_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD211",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_N,
      O => ddr2_dqs_n_1_T
    );
  ddr2_dqs_n_1_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD211",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_n_1_OUTPUT_OTCLK2INV_3485
    );
  ddr2_dqs_n_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD211",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_n_1_OUTPUT_OTCLK1INVNOT
    );
  ddr2_clk0_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD226",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => ddr2_clk0_OUTPUT_OFF_O1INV_3486
    );
  ddr2_clk0_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD226",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_clk0_OUTPUT_OFF_O2INV_3487
    );
  mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U1 : X_FDDRCPE
    generic map(
      LOC => "PAD226",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_clk0_OUTPUT_OFF_O1INV_3486,
      D1 => ddr2_clk0_OUTPUT_OFF_O2INV_3487,
      CE => VCC,
      C0 => ddr2_clk0_OUTPUT_OTCLK1INV_3488,
      C1 => ddr2_clk0_OUTPUT_OTCLK2INVNOT,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U1_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U1_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0_q
    );
  ddr2_clk0_OUTPUT_OTCLK2INV : X_INV
    generic map(
      LOC => "PAD226",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_clk0_OUTPUT_OTCLK2INVNOT
    );
  ddr2_clk0_OUTPUT_OTCLK1INV : X_BUF
    generic map(
      LOC => "PAD226",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_clk0_OUTPUT_OTCLK1INV_3488
    );
  ddr2_dq_10_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_10_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(10)
    );
  ddr2_dm_0_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD228",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_r(0),
      O => ddr2_dm_0_OUTPUT_OFF_O1INV_3489
    );
  ddr2_dm_0_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD228",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_f(0),
      O => ddr2_dm_0_OUTPUT_OFF_O2INV_3490
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM0_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD228",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dm_0_OUTPUT_OFF_O1INV_3489,
      D1 => ddr2_dm_0_OUTPUT_OFF_O2INV_3490,
      CE => VCC,
      C0 => ddr2_dm_0_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dm_0_OUTPUT_OTCLK2INV_3491,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM0_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM0_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_mask_o(0)
    );
  ddr2_dm_0_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD228",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dm_0_OUTPUT_OTCLK2INV_3491
    );
  ddr2_dm_0_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD228",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dm_0_OUTPUT_OTCLK1INVNOT
    );
  ddr2_dm_1_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD227",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_r(1),
      O => ddr2_dm_1_OUTPUT_OFF_O1INV_3492
    );
  ddr2_dm_1_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD227",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_f(1),
      O => ddr2_dm_1_OUTPUT_OFF_O2INV_3493
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM1_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD227",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dm_1_OUTPUT_OFF_O1INV_3492,
      D1 => ddr2_dm_1_OUTPUT_OFF_O2INV_3493,
      CE => VCC,
      C0 => ddr2_dm_1_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dm_1_OUTPUT_OTCLK2INV_3494,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM1_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM1_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_mask_o(1)
    );
  ddr2_dm_1_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD227",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dm_1_OUTPUT_OTCLK2INV_3494
    );
  ddr2_dm_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD227",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dm_1_OUTPUT_OTCLK1INVNOT
    );
  ddr2_dq_11_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_11_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(11)
    );
  ddr2_dq_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_0_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(0)
    );
  ddr2_dqs_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dqs_0_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0
    );
  ddr2_dq_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_1_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(1)
    );
  ddr2_dq_12_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_12_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(12)
    );
  ddr2_dq_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_2_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(2)
    );
  ddr2_dqs_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dqs_1_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1
    );
  ddr2_dq_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_3_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(3)
    );
  ddr2_dq_13_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_13_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(13)
    );
  system_controller_inst_current_input_address_22_rt : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X91Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_current_input_address(22),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_current_input_address_22_rt_1027
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In4 : X_LUT4
    generic map(
      INIT => X"0009",
      LOC => "SLICE_X66Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N169
    );
  system_controller_inst_Eq_stagelut1 : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X58Y38"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(2),
      ADR1 => user_output_data(3),
      ADR2 => user_output_data(2),
      ADR3 => system_controller_inst_compare_data(3),
      O => system_controller_inst_N28
    );
  system_controller_inst_Eq_stagelut3 : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X58Y39"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(7),
      ADR1 => user_output_data(7),
      ADR2 => system_controller_inst_compare_data(6),
      ADR3 => user_output_data(6),
      O => system_controller_inst_N30
    );
  system_controller_inst_Eq_stagelut5 : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X58Y40"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(10),
      ADR1 => user_output_data(10),
      ADR2 => user_output_data(11),
      ADR3 => system_controller_inst_compare_data(11),
      O => system_controller_inst_N32
    );
  system_controller_inst_Eq_stagelut7 : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X58Y41"
    )
    port map (
      ADR0 => user_output_data(14),
      ADR1 => system_controller_inst_compare_data(14),
      ADR2 => system_controller_inst_compare_data(15),
      ADR3 => user_output_data(15),
      O => system_controller_inst_N34
    );
  system_controller_inst_Eq_stagelut9 : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X58Y42"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(18),
      ADR1 => system_controller_inst_compare_data(19),
      ADR2 => user_output_data(19),
      ADR3 => user_output_data(18),
      O => system_controller_inst_N36
    );
  system_controller_inst_Eq_stagelut11 : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X58Y43"
    )
    port map (
      ADR0 => user_output_data(23),
      ADR1 => system_controller_inst_compare_data(22),
      ADR2 => user_output_data(22),
      ADR3 => system_controller_inst_compare_data(23),
      O => system_controller_inst_N38
    );
  system_controller_inst_Eq_stagelut13 : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X58Y44"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(27),
      ADR1 => user_output_data(26),
      ADR2 => system_controller_inst_compare_data(26),
      ADR3 => user_output_data(27),
      O => system_controller_inst_N40
    );
  system_controller_inst_Eq_stagelut15 : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X58Y45"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(30),
      ADR1 => user_output_data(31),
      ADR2 => user_output_data(30),
      ADR3 => system_controller_inst_compare_data(31),
      O => system_controller_inst_N42
    );
  system_controller_inst_Mcompar_n0037_norlut : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X88Y22"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_loop_count(4),
      ADR2 => system_controller_inst_loop_count(5),
      ADR3 => system_controller_inst_loop_count(3),
      O => system_controller_inst_N9
    );
  system_controller_inst_Mcompar_n0037_norlut2 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X88Y23"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(10),
      ADR1 => system_controller_inst_loop_count(12),
      ADR2 => system_controller_inst_loop_count(11),
      ADR3 => VCC,
      O => system_controller_inst_N11
    );
  system_controller_inst_Mcompar_n0037_norlut3 : X_LUT4
    generic map(
      INIT => X"0303",
      LOC => "SLICE_X91Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_loop_count(4),
      ADR2 => system_controller_inst_loop_count(3),
      ADR3 => VCC,
      O => system_controller_inst_N13
    );
  system_controller_inst_Mcompar_n0037_norlut4 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X91Y23"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(10),
      ADR1 => system_controller_inst_loop_count(8),
      ADR2 => system_controller_inst_loop_count(9),
      ADR3 => system_controller_inst_loop_count(7),
      O => system_controller_inst_N15
    );
  system_controller_inst_Mcompar_n0037_andlut2 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X89Y22"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(8),
      ADR1 => system_controller_inst_loop_count(5),
      ADR2 => system_controller_inst_loop_count(6),
      ADR3 => system_controller_inst_loop_count(7),
      O => system_controller_inst_N23
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X36Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(11),
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_rt_628
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_n00031 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X72Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_n0003_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit12_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DXMUX_255,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CLKINV_258,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_SRFFMUX_257,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit14_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_DYMUX_260,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CLKINV_262,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_SRFFMUX_261,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit15_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_DXMUX_259,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_CLKINV_262,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_15_SRFFMUX_261,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit13_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DYMUX_264,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CEINV_267,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CLKINV_266,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_SRFFMUX_265,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit12_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DXMUX_263,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CEINV_267,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CLKINV_266,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_SRFFMUX_265,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit14_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DYMUX_269,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CEINV_272,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CLKINV_271,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_SRFFMUX_270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit15_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DXMUX_268,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CEINV_272,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CLKINV_271,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_SRFFMUX_270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone2_clk90 : X_FF
    generic map(
      LOC => "SLICE_X87Y50",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DYMUX_147,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_CLKINV_148,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone1 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X87Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone1_clk90 : X_FF
    generic map(
      LOC => "SLICE_X87Y50",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DXMUX_146,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_CLKINV_148,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone2_clk270 : X_FF
    generic map(
      LOC => "SLICE_X87Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DYMUX_150,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone1_clk270 : X_FF
    generic map(
      LOC => "SLICE_X87Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DXMUX_149,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone2_clk270 : X_FF
    generic map(
      LOC => "SLICE_X87Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DYMUX_152,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone1_clk270 : X_FF
    generic map(
      LOC => "SLICE_X87Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DXMUX_151,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_two : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X88Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_delay_sel_2_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay4
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_four : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X89Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_four : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X89Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay1
    );
  system_controller_inst_loop_count_1_rt : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X88Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_loop_count(1),
      ADR3 => VCC,
      O => system_controller_inst_loop_count_1_rt_607
    );
  system_controller_inst_Mcompar_n0037_norlut1 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X88Y23"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(9),
      ADR1 => system_controller_inst_loop_count(6),
      ADR2 => system_controller_inst_loop_count(7),
      ADR3 => system_controller_inst_loop_count(8),
      O => system_controller_inst_N10
    );
  system_controller_inst_loop_count_2_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X91Y22"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_loop_count_2_rt_619
    );
  system_controller_inst_Mcompar_n0037_andlut1 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X89Y22"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(1),
      ADR1 => system_controller_inst_loop_count(2),
      ADR2 => system_controller_inst_loop_count(4),
      ADR3 => system_controller_inst_loop_count(3),
      O => system_controller_inst_N22
    );
  system_controller_inst_Mcompar_n0037_norlut9 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X89Y23"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(11),
      ADR1 => system_controller_inst_loop_count(10),
      ADR2 => system_controller_inst_loop_count(12),
      ADR3 => system_controller_inst_loop_count(9),
      O => system_controller_inst_N24_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_n00031 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X72Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_1,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_n0003_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_n00031 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X72Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_n0003_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_n00031 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X74Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_3,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_n0003_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_rst270 : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X90Y43"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270,
      ADR3 => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk270_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_rst270 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X90Y51"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_reset270_r,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk270_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone3 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X86Y50"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_7_xor11 : X_LUT4
    generic map(
      INIT => X"7F80",
      LOC => "SLICE_X55Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(6),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_7_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_7_1 : X_LUT4
    generic map(
      INIT => X"FD20",
      LOC => "SLICE_X55Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_7_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_3_1 : X_LUT4
    generic map(
      INIT => X"CACC",
      LOC => "SLICE_X55Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_5_1 : X_LUT4
    generic map(
      INIT => X"FD08",
      LOC => "SLICE_X55Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_5_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_3_Q : X_LUT4
    generic map(
      INIT => X"2888",
      LOC => "SLICE_X56Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_1_1 : X_LUT4
    generic map(
      INIT => X"EF40",
      LOC => "SLICE_X56Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker221 : X_LUT4
    generic map(
      INIT => X"3737",
      LOC => "SLICE_X56Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(4),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_1_1 : X_LUT4
    generic map(
      INIT => X"4848",
      LOC => "SLICE_X59Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_6_1 : X_LUT4
    generic map(
      INIT => X"6060",
      LOC => "SLICE_X59Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_6_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_9_1 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X36Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0254(9),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0268,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_9_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_2_1 : X_LUT4
    generic map(
      INIT => X"5050",
      LOC => "SLICE_X37Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0268,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0254(2),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker3629 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X37Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(4),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(5),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(6),
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map336
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_4_1 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X37Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0268,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0254(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_4_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_11_1 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X37Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0254(11),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0268,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_11_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_6_1 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X37Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0268,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0254(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_6_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_3_xor11 : X_LUT4
    generic map(
      INIT => X"F0E1",
      LOC => "SLICE_X48Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_5_Q : X_LUT4
    generic map(
      INIT => X"0015",
      LOC => "SLICE_X50Y25"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0322,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N108_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N12_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_5_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_3_xor11 : X_LUT4
    generic map(
      INIT => X"78F0",
      LOC => "SLICE_X52Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(3),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_5_1 : X_LUT4
    generic map(
      INIT => X"BA8A",
      LOC => "SLICE_X54Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_5_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_2_1 : X_LUT4
    generic map(
      INIT => X"AAE2",
      LOC => "SLICE_X54Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_7_1 : X_LUT4
    generic map(
      INIT => X"CACC",
      LOC => "SLICE_X54Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(7),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_7_pack_1
    );
  system_controller_inst_current_state_FFd8_In7 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X86Y20"
    )
    port map (
      ADR0 => system_controller_inst_Mcompar_n0037_nor_cyo5_0,
      ADR1 => system_controller_inst_current_state_FFd7_63,
      ADR2 => system_controller_inst_N181,
      ADR3 => system_controller_inst_current_state_FFd8_43,
      O => system_controller_inst_current_state_FFd8_In_map574_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_In_SW0 : X_LUT4
    generic map(
      INIT => X"FDFF",
      LOC => "SLICE_X79Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_72,
      O => mem_interface_top_inst_ddr2_top0_controller0_N571_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In172 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X66Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_16,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map598_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map620_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map601_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map622_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_4_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X44Y25"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_N268_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_5_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X45Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_N208_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113 : X_LUT4
    generic map(
      INIT => X"FF80",
      LOC => "SLICE_X57Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(5),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker11 : X_LUT4
    generic map(
      INIT => X"FF20",
      LOC => "SLICE_X65Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N01_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N69,
      O => mem_interface_top_inst_ddr2_top0_controller0_N1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker25 : X_LUT4
    generic map(
      INIT => X"0500",
      LOC => "SLICE_X52Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_16,
      O => mem_interface_top_inst_ddr2_top0_controller0_N25_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker26 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X80Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N6_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_N26_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"FDFF",
      LOC => "SLICE_X52Y21"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_16,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N48_pack_1
    );
  system_controller_inst_Ker0 : X_LUT4
    generic map(
      INIT => X"ABAA",
      LOC => "SLICE_X79Y32"
    )
    port map (
      ADR0 => system_controller_inst_N98_0,
      ADR1 => system_controller_inst_Mcompar_n0037_nor_cyo9_0,
      ADR2 => system_controller_inst_n0066,
      ADR3 => system_controller_inst_current_state_FFd5_27,
      O => system_controller_inst_N0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker2411 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X50Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N241_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker3617 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X40Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(7),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(8),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(9),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(10),
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map330_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019453 : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X80Y56"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker171 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X45Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N171_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker352 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X84Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_77,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_78,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_51,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_3_79,
      O => mem_interface_top_inst_ddr2_top0_controller0_N35_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker631 : X_LUT4
    generic map(
      INIT => X"000C",
      LOC => "SLICE_X82Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_81,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_82,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_83,
      O => mem_interface_top_inst_ddr2_top0_controller0_N63_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker661 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X64Y21"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_18,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_19,
      ADR3 => auto_ref_req,
      O => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_5 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X45Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map250_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_7_SW1 : X_LUT4
    generic map(
      INIT => X"05FA",
      LOC => "SLICE_X52Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(6),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N12_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(7),
      O => mem_interface_top_inst_ddr2_top0_controller0_N658_pack_1
    );
  system_controller_inst_next_loop_count_0_8_SW0 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X89Y26"
    )
    port map (
      ADR0 => system_controller_inst_Ker19_map693_0,
      ADR1 => system_controller_inst_N17_0,
      ADR2 => system_controller_inst_Ker19_map686_0,
      ADR3 => system_controller_inst_Ker19_map688,
      O => system_controller_inst_N434_pack_1
    );
  system_controller_inst_Ker62_1 : X_LUT4
    generic map(
      INIT => X"FF8D",
      LOC => "SLICE_X78Y33"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_27,
      ADR1 => system_controller_inst_N427_0,
      ADR2 => system_controller_inst_current_state_FFd4_28,
      ADR3 => system_controller_inst_N3411_0,
      O => system_controller_inst_Ker62_pack_1
    );
  system_controller_inst_Ker62_2 : X_LUT4
    generic map(
      INIT => X"FF8D",
      LOC => "SLICE_X79Y33"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_27,
      ADR1 => system_controller_inst_N427_0,
      ADR2 => system_controller_inst_current_state_FFd4_28,
      ADR3 => system_controller_inst_N3411_0,
      O => system_controller_inst_Ker621_pack_1
    );
  system_controller_inst_Ker62_3 : X_LUT4
    generic map(
      INIT => X"EAFB",
      LOC => "SLICE_X81Y32"
    )
    port map (
      ADR0 => system_controller_inst_N3411_0,
      ADR1 => system_controller_inst_current_state_FFd5_27,
      ADR2 => system_controller_inst_N427_0,
      ADR3 => system_controller_inst_current_state_FFd4_28,
      O => system_controller_inst_Ker622_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n032224 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X53Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(6),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(5),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(7),
      O => mem_interface_top_inst_ddr2_top0_controller0_N51_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n032225 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X50Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N51,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N38_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0322_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_In1 : X_LUT4
    generic map(
      INIT => X"CCC8",
      LOC => "SLICE_X84Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_3_79,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_51,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_78,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_77,
      O => mem_interface_top_inst_ddr2_top0_controller0_N29_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFB",
      LOC => "SLICE_X56Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24_pack_1
    );
  system_controller_inst_Ker311 : X_LUT4
    generic map(
      INIT => X"55FF",
      LOC => "SLICE_X87Y23"
    )
    port map (
      ADR0 => system_controller_inst_n0036,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_Mcompar_n0037_nor_cyo9_0,
      O => system_controller_inst_N310_pack_1
    );
  system_controller_inst_Ker611 : X_LUT4
    generic map(
      INIT => X"FCEC",
      LOC => "SLICE_X91Y25"
    )
    port map (
      ADR0 => system_controller_inst_Ker91_map740_0,
      ADR1 => system_controller_inst_N432_0,
      ADR2 => system_controller_inst_Mcompar_n0037_nor_cyo2,
      ADR3 => system_controller_inst_Ker91_map744_0,
      O => system_controller_inst_N62_pack_1
    );
  system_controller_inst_Ker711 : X_LUT4
    generic map(
      INIT => X"FEAA",
      LOC => "SLICE_X89Y24"
    )
    port map (
      ADR0 => system_controller_inst_N419_0,
      ADR1 => system_controller_inst_Ker91_map744_0,
      ADR2 => system_controller_inst_Ker91_map740_0,
      ADR3 => system_controller_inst_Mcompar_n0037_nor_cyo2,
      O => system_controller_inst_N72_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_24 : X_LUT4
    generic map(
      INIT => X"8A8A",
      LOC => "SLICE_X57Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N276_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N279_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01261 : X_LUT4
    generic map(
      INIT => X"0133",
      LOC => "SLICE_X57Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(5),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n00885 : X_LUT4
    generic map(
      INIT => X"3321",
      LOC => "SLICE_X60Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N175_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02681 : X_LUT4
    generic map(
      INIT => X"B333",
      LOC => "SLICE_X41Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map330,
      ADR1 => init_val,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map336_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map325_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0268_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_In : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X75Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_53,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N642_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N65,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_19,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0200_pack_2
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n00011 : X_LUT4
    generic map(
      INIT => X"EA80",
      LOC => "SLICE_X58Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001_pack_1
    );
  system_controller_inst_Ker51 : X_LUT4
    generic map(
      INIT => X"CCFE",
      LOC => "SLICE_X89Y14"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd6_42,
      ADR1 => system_controller_inst_N100_0,
      ADR2 => system_controller_inst_current_state_FFd10_35,
      ADR3 => system_controller_inst_N1,
      O => system_controller_inst_N51_pack_1
    );
  system_controller_inst_Ker62 : X_LUT4
    generic map(
      INIT => X"FFC5",
      LOC => "SLICE_X81Y33"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd4_28,
      ADR1 => system_controller_inst_N427_0,
      ADR2 => system_controller_inst_current_state_FFd5_27,
      ADR3 => system_controller_inst_N3411_0,
      O => system_controller_inst_N61_pack_1
    );
  system_controller_inst_Ker72 : X_LUT4
    generic map(
      INIT => X"FFD8",
      LOC => "SLICE_X78Y30"
    )
    port map (
      ADR0 => system_controller_inst_n0066,
      ADR1 => system_controller_inst_N430_0,
      ADR2 => system_controller_inst_N429_0,
      ADR3 => system_controller_inst_N3411_0,
      O => system_controller_inst_N71_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0067_F : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X63Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_33,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N827
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_In_rn_0111_F : X_LUT4
    generic map(
      INIT => X"88CC",
      LOC => "SLICE_X66Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N839
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In103 : X_LUT4
    generic map(
      INIT => X"EEEC",
      LOC => "SLICE_X63Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map507_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map514_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map502_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map486_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0215_pack_2
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In : X_LUT4
    generic map(
      INIT => X"1100",
      LOC => "SLICE_X81Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out_pack_2
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_N : X_FDDRCPE
    generic map(
      LOC => "PAD211",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      D0 => ddr2_dqs_n_1_OUTPUT_OFF_O1INVNOT,
      D1 => ddr2_dqs_n_1_OUTPUT_OFF_O2INV_3495,
      CE => VCC,
      C0 => ddr2_dqs_n_1_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dqs_n_1_OUTPUT_OTCLK2INV_3485,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_N_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_N_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q_N
    );
  ddr2_dqs_n_1_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD211",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_reset,
      O => ddr2_dqs_n_1_OUTPUT_OFF_O2INV_3495
    );
  ddr2_dqs_n_1_OUTPUT_OFF_O1INV : X_INV
    generic map(
      LOC => "PAD211",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_dqs_n_1_OUTPUT_OFF_O1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_0 : X_FF
    generic map(
      LOC => "PAD237",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_0_OUTPUT_OFF_O1INV_1322,
      CE => VCC,
      CLK => ddr2_address_0_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(0)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_1 : X_FF
    generic map(
      LOC => "PAD240",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_1_OUTPUT_OFF_O1INV_1323,
      CE => VCC,
      CLK => ddr2_address_1_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(1)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_2 : X_FF
    generic map(
      LOC => "PAD239",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_2_OUTPUT_OFF_O1INV_1324,
      CE => VCC,
      CLK => ddr2_address_2_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(2)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_3 : X_FF
    generic map(
      LOC => "PAD244",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_3_OUTPUT_OFF_O1INV_1325,
      CE => VCC,
      CLK => ddr2_address_3_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(3)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_4 : X_FF
    generic map(
      LOC => "PAD243",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_4_OUTPUT_OFF_O1INV_1326,
      CE => VCC,
      CLK => ddr2_address_4_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(4)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_5 : X_FF
    generic map(
      LOC => "PAD246",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_5_OUTPUT_OFF_O1INV_1327,
      CE => VCC,
      CLK => ddr2_address_5_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(5)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_6 : X_FF
    generic map(
      LOC => "PAD245",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_6_OUTPUT_OFF_O1INV_1328,
      CE => VCC,
      CLK => ddr2_address_6_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(6)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_7 : X_FF
    generic map(
      LOC => "PAD248",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_7_OUTPUT_OFF_O1INV_1329,
      CE => VCC,
      CLK => ddr2_address_7_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In2 : X_LUT4
    generic map(
      INIT => X"B313",
      LOC => "SLICE_X66Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N167
    );
  system_controller_inst_Eq_stagelut : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X58Y38"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(0),
      ADR1 => user_output_data(1),
      ADR2 => user_output_data(0),
      ADR3 => system_controller_inst_compare_data(1),
      O => system_controller_inst_N27
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_N : X_FDDRCPE
    generic map(
      LOC => "PAD199",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      D0 => ddr2_dqs_n_0_OUTPUT_OFF_O1INVNOT,
      D1 => ddr2_dqs_n_0_OUTPUT_OFF_O2INV_3496,
      CE => VCC,
      C0 => ddr2_dqs_n_0_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dqs_n_0_OUTPUT_OTCLK2INV_3483,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_N_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_N_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q_N
    );
  ddr2_dqs_n_0_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_reset,
      O => ddr2_dqs_n_0_OUTPUT_OFF_O2INV_3496
    );
  ddr2_dqs_n_0_OUTPUT_OFF_O1INV : X_INV
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_dqs_n_0_OUTPUT_OFF_O1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_casb : X_FF
    generic map(
      LOC => "PAD233",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_casb_OUTPUT_OFF_O1INV_1354,
      CE => VCC,
      CLK => ddr2_casb_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_casb_q
    );
  ddr2_dq_15_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_en,
      O => ddr2_dq_15_T
    );
  ddr2_dq_15_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_15_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DQ_T : X_FF
    generic map(
      LOC => "PAD222",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_15_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_15_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_15_OUTPUT_TFF_TFF1_RSTAND_3497,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_en
    );
  ddr2_dq_15_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_15_OUTPUT_TFF_TFF1_RSTAND_3497
    );
  ddr2_dq_8_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en,
      O => ddr2_dq_8_T
    );
  ddr2_dq_8_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_8_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DQ_T : X_FF
    generic map(
      LOC => "PAD213",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_8_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_8_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_8_OUTPUT_TFF_TFF1_RSTAND_3498,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en
    );
  ddr2_dq_8_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_8_OUTPUT_TFF_TFF1_RSTAND_3498
    );
  ddr2_dq_9_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en,
      O => ddr2_dq_9_T
    );
  ddr2_dq_9_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_9_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DQ_T : X_FF
    generic map(
      LOC => "PAD214",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_9_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_9_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_9_OUTPUT_TFF_TFF1_RSTAND_3499,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en
    );
  ddr2_dq_9_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_9_OUTPUT_TFF_TFF1_RSTAND_3499
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_rasb : X_FF
    generic map(
      LOC => "PAD234",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_rasb_OUTPUT_OFF_O1INV_1408,
      CE => VCC,
      CLK => ddr2_rasb_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_ba_0 : X_FF
    generic map(
      LOC => "PAD235",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_ba_0_OUTPUT_OFF_O1INV_1409,
      CE => VCC,
      CLK => ddr2_ba_0_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg(0)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_ba_1 : X_FF
    generic map(
      LOC => "PAD238",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_ba_1_OUTPUT_OFF_O1INV_1410,
      CE => VCC,
      CLK => ddr2_ba_1_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0070131_F : X_LUT4
    generic map(
      INIT => X"CCFC",
      LOC => "SLICE_X61Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N448_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N461_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N831
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_In_G : X_LUT4
    generic map(
      INIT => X"2320",
      LOC => "SLICE_X64Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_18,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N374_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      O => mem_interface_top_inst_ddr2_top0_controller0_N669
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_4_xor11_F : X_LUT4
    generic map(
      INIT => X"FE01",
      LOC => "SLICE_X48Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_N58
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X52Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_rt_1364
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_11 : X_FF
    generic map(
      LOC => "PAD252",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_11_OUTPUT_OFF_O1INV_1333,
      CE => VCC,
      CLK => ddr2_address_11_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(11)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_12 : X_FF
    generic map(
      LOC => "PAD251",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_12_OUTPUT_OFF_O1INV_1334,
      CE => VCC,
      CLK => ddr2_address_12_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(12)
    );
  ddr2_dq_12_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en,
      O => ddr2_dq_12_T
    );
  ddr2_dq_12_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_12_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DQ_T : X_FF
    generic map(
      LOC => "PAD219",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_12_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_12_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_12_OUTPUT_TFF_TFF1_RSTAND_3500,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en
    );
  ddr2_dq_12_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_12_OUTPUT_TFF_TFF1_RSTAND_3500
    );
  ddr2_dq_2_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_en,
      O => ddr2_dq_2_T
    );
  ddr2_dq_2_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_2_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DQ_T : X_FF
    generic map(
      LOC => "PAD203",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_2_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_2_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_2_OUTPUT_TFF_TFF1_RSTAND_3501,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_en
    );
  ddr2_dq_2_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_2_OUTPUT_TFF_TFF1_RSTAND_3501
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U1 : X_FF
    generic map(
      LOC => "PAD212",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dqs_1_OUTPUT_TFF_T2INV_1338,
      CE => VCC,
      CLK => ddr2_dqs_1_OUTPUT_OTCLK2INV_1337,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1
    );
  ddr2_dq_3_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en,
      O => ddr2_dq_3_T
    );
  ddr2_dq_3_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_3_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DQ_T : X_FF
    generic map(
      LOC => "PAD204",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_3_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_3_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_3_OUTPUT_TFF_TFF1_RSTAND_3502,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en
    );
  ddr2_dq_3_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_3_OUTPUT_TFF_TFF1_RSTAND_3502
    );
  ddr2_dq_13_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en,
      O => ddr2_dq_13_T
    );
  ddr2_dq_13_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_13_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DQ_T : X_FF
    generic map(
      LOC => "PAD220",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_13_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_13_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_13_OUTPUT_TFF_TFF1_RSTAND_3503,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en
    );
  ddr2_dq_13_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_13_OUTPUT_TFF_TFF1_RSTAND_3503
    );
  ddr2_dq_4_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en,
      O => ddr2_dq_4_T
    );
  ddr2_dq_4_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_4_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DQ_T : X_FF
    generic map(
      LOC => "PAD207",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_4_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_4_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_4_OUTPUT_TFF_TFF1_RSTAND_3504,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en
    );
  ddr2_dq_4_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_4_OUTPUT_TFF_TFF1_RSTAND_3504
    );
  ddr2_dq_5_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en,
      O => ddr2_dq_5_T
    );
  ddr2_dq_5_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_5_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DQ_T : X_FF
    generic map(
      LOC => "PAD208",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_5_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_5_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_5_OUTPUT_TFF_TFF1_RSTAND_3505,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en
    );
  ddr2_dq_5_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_5_OUTPUT_TFF_TFF1_RSTAND_3505
    );
  ddr2_dq_14_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en,
      O => ddr2_dq_14_T
    );
  ddr2_dq_14_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_14_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DQ_T : X_FF
    generic map(
      LOC => "PAD221",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_14_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_14_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_14_OUTPUT_TFF_TFF1_RSTAND_3506,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en
    );
  ddr2_dq_14_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_14_OUTPUT_TFF_TFF1_RSTAND_3506
    );
  ddr2_dq_6_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en,
      O => ddr2_dq_6_T
    );
  ddr2_dq_6_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_6_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DQ_T : X_FF
    generic map(
      LOC => "PAD209",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_6_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_6_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_6_OUTPUT_TFF_TFF1_RSTAND_3507,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en
    );
  ddr2_dq_6_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_6_OUTPUT_TFF_TFF1_RSTAND_3507
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_iob_out : X_FF
    generic map(
      LOC => "PAD224",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr_rst_dqs_div_o_OUTPUT_OFF_O1INV_1351,
      CE => VCC,
      CLK => ddr_rst_dqs_div_o_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_rst_dqs_div_int
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_8 : X_FF
    generic map(
      LOC => "PAD247",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_8_OUTPUT_OFF_O1INV_1330,
      CE => VCC,
      CLK => ddr2_address_8_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(8)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_9 : X_FF
    generic map(
      LOC => "PAD250",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_9_OUTPUT_OFF_O1INV_1331,
      CE => VCC,
      CLK => ddr2_address_9_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(9)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_cke : X_FF
    generic map(
      LOC => "PAD232",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_cke_OUTPUT_OFF_O1INVNOT,
      CE => VCC,
      CLK => ddr2_cke_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_cke_q
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_web : X_FF
    generic map(
      LOC => "PAD236",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_web_OUTPUT_OFF_O1INV_1332,
      CE => VCC,
      CLK => ddr2_web_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q
    );
  ddr2_dq_10_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en,
      O => ddr2_dq_10_T
    );
  ddr2_dq_10_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_10_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DQ_T : X_FF
    generic map(
      LOC => "PAD215",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_10_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_10_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_10_OUTPUT_TFF_TFF1_RSTAND_3508,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en
    );
  ddr2_dq_10_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_10_OUTPUT_TFF_TFF1_RSTAND_3508
    );
  ddr2_dq_11_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_en,
      O => ddr2_dq_11_T
    );
  ddr2_dq_11_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_11_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DQ_T : X_FF
    generic map(
      LOC => "PAD216",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_11_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_11_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_11_OUTPUT_TFF_TFF1_RSTAND_3509,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_en
    );
  ddr2_dq_11_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_11_OUTPUT_TFF_TFF1_RSTAND_3509
    );
  ddr2_dq_0_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en,
      O => ddr2_dq_0_T
    );
  ddr2_dq_0_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_0_OUTPUT_TFF_T1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DQ_T : X_FF
    generic map(
      LOC => "PAD201",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_0_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_0_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_0_OUTPUT_TFF_TFF1_RSTAND_3510,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en
    );
  ddr2_dq_0_OUTPUT_TFF_TFF1_RSTAND : X_BUF
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_0_OUTPUT_TFF_TFF1_RSTAND_3510
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U1 : X_FF
    generic map(
      LOC => "PAD200",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dqs_0_OUTPUT_TFF_T2INV_1346,
      CE => VCC,
      CLK => ddr2_dqs_0_OUTPUT_OTCLK2INV_1345,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_10 : X_FF
    generic map(
      LOC => "PAD249",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_address_10_OUTPUT_OFF_O1INV_1347,
      CE => VCC,
      CLK => ddr2_address_10_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(10)
    );
  ddr2_dq_1_OUTPUT_TFF_TFF1_RSTOR : X_BUF
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => ddr2_dq_1_OUTPUT_TFF_TFF1_RST
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DQ_T : X_FF
    generic map(
      LOC => "PAD202",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => ddr2_dq_1_OUTPUT_TFF_T1INVNOT,
      CE => VCC,
      CLK => ddr2_dq_1_OUTPUT_OTCLK1INVNOT,
      SET => GND,
      RST => ddr2_dq_1_OUTPUT_TFF_TFF1_RST,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en
    );
  ddr2_dq_1_OUTPUT_TFF_T1INV : X_INV
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => ddr2_dq_1_OUTPUT_TFF_T1INVNOT
    );
  ddr2_dq_1_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en,
      O => ddr2_dq_1_T
    );
  ddr2_dq_1_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_1_OUTPUT_OTCLK2INV_3511
    );
  ddr2_dq_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_1_OUTPUT_OTCLK1INVNOT
    );
  system_controller_inst_next_loop_count_7_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X91Y21"
    )
    port map (
      ADR0 => system_controller_inst_n0054(7),
      ADR1 => system_controller_inst_N62,
      ADR2 => system_controller_inst_N110_0,
      ADR3 => system_controller_inst_loop_count(7),
      O => system_controller_inst_next_loop_count_7_pack_1
    );
  system_controller_inst_Mcompar_n0037_norlut5 : X_LUT4
    generic map(
      INIT => X"0505",
      LOC => "SLICE_X91Y24"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(12),
      ADR1 => VCC,
      ADR2 => system_controller_inst_loop_count(11),
      ADR3 => VCC,
      O => system_controller_inst_N16
    );
  system_controller_inst_next_loop_count_8_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X91Y27"
    )
    port map (
      ADR0 => system_controller_inst_N110_0,
      ADR1 => system_controller_inst_loop_count(8),
      ADR2 => system_controller_inst_N62,
      ADR3 => system_controller_inst_n0054(8),
      O => system_controller_inst_next_loop_count_8_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_six : X_LUT4
    generic map(
      INIT => X"F055",
      LOC => "SLICE_X91Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_div_rst,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay2_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_delay_sel(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay3
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y57"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_3_DIG_MUX_3477,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_3_SRINV_3478,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_3_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_INV2_1 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X44Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0d2inv
    );
  system_controller_inst_n0052_4_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X91Y8"
    )
    port map (
      ADR0 => system_controller_inst_current_input_address(4),
      ADR1 => system_controller_inst_N51,
      ADR2 => system_controller_inst_N01_0,
      ADR3 => system_controller_inst_n0055(4),
      O => system_controller_inst_n0052_4_pack_1
    );
  system_controller_inst_n007424 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X90Y16"
    )
    port map (
      ADR0 => system_controller_inst_current_input_address(16),
      ADR1 => system_controller_inst_current_input_address(17),
      ADR2 => system_controller_inst_current_input_address(18),
      ADR3 => system_controller_inst_current_input_address(15),
      O => system_controller_inst_N361
    );
  system_controller_inst_n0052_13_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X90Y17"
    )
    port map (
      ADR0 => system_controller_inst_N01_0,
      ADR1 => system_controller_inst_current_input_address(13),
      ADR2 => system_controller_inst_N51,
      ADR3 => system_controller_inst_n0055(13),
      O => system_controller_inst_n0052_13_pack_1
    );
  system_controller_inst_n0052_19_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X90Y18"
    )
    port map (
      ADR0 => system_controller_inst_current_input_address(19),
      ADR1 => system_controller_inst_N51,
      ADR2 => system_controller_inst_N01_0,
      ADR3 => system_controller_inst_n0055(19),
      O => system_controller_inst_n0052_19_pack_1
    );
  system_controller_inst_n007411 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X90Y19"
    )
    port map (
      ADR0 => system_controller_inst_current_input_address(21),
      ADR1 => system_controller_inst_current_input_address(20),
      ADR2 => system_controller_inst_current_input_address(10),
      ADR3 => system_controller_inst_current_input_address(19),
      O => system_controller_inst_N231
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y26"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_mask_r_0_DIG_MUX_3188,
      CE => mem_interface_top_inst_ddr2_top0_data_mask_r_0_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_r_0_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_SRL16E_Q15_UNCONNECTED
    );
  system_controller_inst_next_loop_count_12_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X90Y27"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(12),
      ADR1 => system_controller_inst_N110_0,
      ADR2 => system_controller_inst_N72,
      ADR3 => system_controller_inst_n0054(12),
      O => system_controller_inst_next_loop_count_12_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X90Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_1_pack_1
    );
  system_controller_inst_Ker9169 : X_LUT4
    generic map(
      INIT => X"8880",
      LOC => "SLICE_X89Y19"
    )
    port map (
      ADR0 => system_controller_inst_Mcompar_n0037_nor_cyo8,
      ADR1 => user_cmd_ack,
      ADR2 => system_controller_inst_current_state_FFd10_35,
      ADR3 => system_controller_inst_current_state_FFd6_42,
      O => system_controller_inst_Ker91_map744
    );
  system_controller_inst_user_input_address_19 : X_FF
    generic map(
      LOC => "SLICE_X89Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_22_DYMUX_3082,
      CE => VCC,
      CLK => user_input_address_22_CLKINV_3087,
      SET => GND,
      RST => user_input_address_22_SRFFMUX_3086,
      O => user_input_address(19)
    );
  system_controller_inst_Ker711_SW0 : X_LUT4
    generic map(
      INIT => X"FECC",
      LOC => "SLICE_X89Y25"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_27,
      ADR1 => system_controller_inst_Ker91_map737_0,
      ADR2 => system_controller_inst_current_state_FFd9_36,
      ADR3 => system_controller_inst_Mcompar_n0037_nor_cyo9_0,
      O => system_controller_inst_N419
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"5FA0",
      LOC => "SLICE_X89Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"78F0",
      LOC => "SLICE_X89Y56"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_rd_addr_n0000_3_pack_1
    );
  system_controller_inst_n0052_15_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X90Y12"
    )
    port map (
      ADR0 => system_controller_inst_current_input_address(15),
      ADR1 => system_controller_inst_N01_0,
      ADR2 => system_controller_inst_N51,
      ADR3 => system_controller_inst_n0055(15),
      O => system_controller_inst_n0052_15_pack_1
    );
  system_controller_inst_n0052_7_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X90Y13"
    )
    port map (
      ADR0 => system_controller_inst_n0055(7),
      ADR1 => system_controller_inst_N51,
      ADR2 => system_controller_inst_current_input_address(7),
      ADR3 => system_controller_inst_N01_0,
      O => system_controller_inst_n0052_7_pack_1
    );
  system_controller_inst_n0052_9_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X90Y14"
    )
    port map (
      ADR0 => system_controller_inst_current_input_address(9),
      ADR1 => system_controller_inst_N51,
      ADR2 => system_controller_inst_N01_0,
      ADR3 => system_controller_inst_n0055(9),
      O => system_controller_inst_n0052_9_pack_1
    );
  system_controller_inst_n0052_16_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X90Y15"
    )
    port map (
      ADR0 => system_controller_inst_N51,
      ADR1 => system_controller_inst_N01_0,
      ADR2 => system_controller_inst_n0055(16),
      ADR3 => system_controller_inst_current_input_address(16),
      O => system_controller_inst_n0052_16_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_0_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X88Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(0),
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(0)
    );
  system_controller_inst_n007457_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X88Y16"
    )
    port map (
      ADR0 => system_controller_inst_current_input_address(12),
      ADR1 => system_controller_inst_current_input_address(14),
      ADR2 => system_controller_inst_current_input_address(13),
      ADR3 => system_controller_inst_current_input_address(22),
      O => system_controller_inst_N436
    );
  system_controller_inst_Ker11 : X_LUT4
    generic map(
      INIT => X"FDFF",
      LOC => "SLICE_X88Y18"
    )
    port map (
      ADR0 => system_controller_inst_Mcompar_n0037_nor_cyo2,
      ADR1 => system_controller_inst_n0074,
      ADR2 => user_cmd_ack,
      ADR3 => system_controller_inst_Mcompar_n0037_nor_cyo8,
      O => system_controller_inst_N1_pack_1
    );
  system_controller_inst_Ker171 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X88Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_Mcompar_n0037_nor_cyo5_0,
      ADR2 => VCC,
      ADR3 => system_controller_inst_current_state_FFd7_63,
      O => system_controller_inst_N17
    );
  system_controller_inst_current_state_FFd7_In1 : X_LUT4
    generic map(
      INIT => X"AAEA",
      LOC => "SLICE_X88Y21"
    )
    port map (
      ADR0 => system_controller_inst_N17_0,
      ADR1 => system_controller_inst_n0074,
      ADR2 => system_controller_inst_current_state_FFd6_42,
      ADR3 => system_controller_inst_N5_0,
      O => system_controller_inst_current_state_FFd7_In_pack_1
    );
  system_controller_inst_Ker51_SW0 : X_LUT4
    generic map(
      INIT => X"A8FC",
      LOC => "SLICE_X88Y25"
    )
    port map (
      ADR0 => system_controller_inst_n0036,
      ADR1 => system_controller_inst_current_state_FFd5_27,
      ADR2 => system_controller_inst_current_state_FFd9_36,
      ADR3 => system_controller_inst_Mcompar_n0037_nor_cyo9_0,
      O => system_controller_inst_N100
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_2_1 : X_LUT4
    generic map(
      INIT => X"3201",
      LOC => "SLICE_X88Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0238_56,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X88Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_1_pack_1
    );
  system_controller_inst_n0052_8_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X89Y12"
    )
    port map (
      ADR0 => system_controller_inst_n0055(8),
      ADR1 => system_controller_inst_current_input_address(8),
      ADR2 => system_controller_inst_N51,
      ADR3 => system_controller_inst_N01_0,
      O => system_controller_inst_n0052_8_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_6_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X89Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N20,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(6),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(6),
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_1_SW0 : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X86Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N35,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N70_pack_1
    );
  system_controller_inst_current_state_FFd9_In1 : X_LUT4
    generic map(
      INIT => X"C0EA",
      LOC => "SLICE_X86Y21"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd8_43,
      ADR1 => system_controller_inst_current_state_FFd9_36,
      ADR2 => system_controller_inst_N310,
      ADR3 => system_controller_inst_N181,
      O => system_controller_inst_current_state_FFd9_In_pack_1
    );
  system_controller_inst_current_state_FFd2_In1 : X_LUT4
    generic map(
      INIT => X"FF40",
      LOC => "SLICE_X86Y22"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(1),
      ADR1 => system_controller_inst_current_state_FFd2_61,
      ADR2 => system_controller_inst_N151,
      ADR3 => system_controller_inst_current_state_FFd1_60,
      O => system_controller_inst_current_state_FFd2_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_12_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X87Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(12),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(12)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02871 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X87Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N35,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      O => mem_interface_top_inst_ddr2_top0_controller0_Write_enable_out_pack_1
    );
  system_controller_inst_next_burst_done1 : X_LUT4
    generic map(
      INIT => X"3322",
      LOC => "SLICE_X87Y21"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd6_42,
      ADR1 => system_controller_inst_Mcompar_n0037_nor_cyo2,
      ADR2 => VCC,
      ADR3 => system_controller_inst_current_state_FFd10_35,
      O => system_controller_inst_next_burst_done_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"7878",
      LOC => "SLICE_X84Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"3CCC",
      LOC => "SLICE_X84Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X84Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"7F80",
      LOC => "SLICE_X84Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_rd_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"3CF0",
      LOC => "SLICE_X84Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_4 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X85Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(8),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(8),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N20,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map372
    );
  system_controller_inst_Ker181 : X_LUT4
    generic map(
      INIT => X"33FF",
      LOC => "SLICE_X85Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_n0034,
      ADR2 => VCC,
      ADR3 => user_cmd_ack,
      O => system_controller_inst_N181_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X85Y46"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X85Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X85Y49"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"7F80",
      LOC => "SLICE_X82Y40"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"3CCC",
      LOC => "SLICE_X82Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"3FC0",
      LOC => "SLICE_X82Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"3FC0",
      LOC => "SLICE_X82Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X82Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_26 : X_LUT4
    generic map(
      INIT => X"0302",
      LOC => "SLICE_X83Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_39,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N652_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_map190_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X83Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X80Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_2_pack_1
    );
  system_controller_inst_next_test_data_6_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X81Y30"
    )
    port map (
      ADR0 => system_controller_inst_N61,
      ADR1 => system_controller_inst_N0,
      ADR2 => system_controller_inst_test_data(6),
      ADR3 => system_controller_inst_n0056(6),
      O => system_controller_inst_next_test_data_6_pack_1
    );
  system_controller_inst_next_input_data_6_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X81Y31"
    )
    port map (
      ADR0 => system_controller_inst_N71,
      ADR1 => system_controller_inst_test_data(6),
      ADR2 => system_controller_inst_N0,
      ADR3 => system_controller_inst_n0056(6),
      O => system_controller_inst_next_input_data_6_pack_1
    );
  system_controller_inst_next_test_data_14_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X81Y35"
    )
    port map (
      ADR0 => system_controller_inst_Ker622,
      ADR1 => system_controller_inst_n0056(14),
      ADR2 => system_controller_inst_N0,
      ADR3 => system_controller_inst_test_data(14),
      O => system_controller_inst_next_test_data_14_pack_1
    );
  system_controller_inst_next_input_data_30_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X81Y37"
    )
    port map (
      ADR0 => system_controller_inst_n0056(30),
      ADR1 => system_controller_inst_test_data(30),
      ADR2 => system_controller_inst_N0,
      ADR3 => system_controller_inst_N71,
      O => system_controller_inst_next_input_data_30_pack_1
    );
  system_controller_inst_next_test_data_31_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X81Y38"
    )
    port map (
      ADR0 => system_controller_inst_N61,
      ADR1 => system_controller_inst_N0,
      ADR2 => system_controller_inst_test_data(31),
      ADR3 => system_controller_inst_n0056(31),
      O => system_controller_inst_next_test_data_31_pack_1
    );
  system_controller_inst_next_input_data_8_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X82Y32"
    )
    port map (
      ADR0 => system_controller_inst_n0056(8),
      ADR1 => system_controller_inst_test_data(8),
      ADR2 => system_controller_inst_N71,
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_input_data_8_pack_1
    );
  system_controller_inst_next_test_data_12_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X78Y35"
    )
    port map (
      ADR0 => system_controller_inst_Ker622,
      ADR1 => system_controller_inst_test_data(12),
      ADR2 => system_controller_inst_N0,
      ADR3 => system_controller_inst_n0056(12),
      O => system_controller_inst_next_test_data_12_pack_1
    );
  system_controller_inst_next_test_data_29_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X78Y36"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_Ker62_59,
      ADR2 => system_controller_inst_test_data(29),
      ADR3 => system_controller_inst_n0056(29),
      O => system_controller_inst_next_test_data_29_pack_1
    );
  system_controller_inst_next_test_data_28_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X78Y38"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_test_data(28),
      ADR2 => system_controller_inst_Ker62_59,
      ADR3 => system_controller_inst_n0056(28),
      O => system_controller_inst_next_test_data_28_pack_1
    );
  system_controller_inst_next_input_data_22_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X78Y39"
    )
    port map (
      ADR0 => system_controller_inst_n0056(22),
      ADR1 => system_controller_inst_test_data(22),
      ADR2 => system_controller_inst_N71,
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_input_data_22_pack_1
    );
  system_controller_inst_next_input_data_19_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X79Y34"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_n0056(19),
      ADR2 => system_controller_inst_N71,
      ADR3 => system_controller_inst_test_data(19),
      O => system_controller_inst_next_input_data_19_pack_1
    );
  system_controller_inst_next_input_data_14_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X79Y35"
    )
    port map (
      ADR0 => system_controller_inst_N71,
      ADR1 => system_controller_inst_test_data(14),
      ADR2 => system_controller_inst_N0,
      ADR3 => system_controller_inst_n0056(14),
      O => system_controller_inst_next_input_data_14_pack_1
    );
  system_controller_inst_next_test_data_24_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X79Y36"
    )
    port map (
      ADR0 => system_controller_inst_n0056(24),
      ADR1 => system_controller_inst_Ker621,
      ADR2 => system_controller_inst_N0,
      ADR3 => system_controller_inst_test_data(24),
      O => system_controller_inst_next_test_data_24_pack_1
    );
  system_controller_inst_next_test_data_23_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X79Y37"
    )
    port map (
      ADR0 => system_controller_inst_n0056(23),
      ADR1 => system_controller_inst_N0,
      ADR2 => system_controller_inst_test_data(23),
      ADR3 => system_controller_inst_Ker621,
      O => system_controller_inst_next_test_data_23_pack_1
    );
  system_controller_inst_next_test_data_25_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X79Y38"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_Ker62_59,
      ADR2 => system_controller_inst_n0056(25),
      ADR3 => system_controller_inst_test_data(25),
      O => system_controller_inst_next_test_data_25_pack_1
    );
  system_controller_inst_next_input_data_28_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X79Y39"
    )
    port map (
      ADR0 => system_controller_inst_n0056(28),
      ADR1 => system_controller_inst_N71,
      ADR2 => system_controller_inst_test_data(28),
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_input_data_28_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_13_SW0 : X_LUT4
    generic map(
      INIT => X"BFBD",
      LOC => "SLICE_X80Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N656_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker721 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X80Y20"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_21,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N72
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_4_1 : X_LUT4
    generic map(
      INIT => X"F5EE",
      LOC => "SLICE_X64Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_4_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02981 : X_LUT4
    generic map(
      INIT => X"00C0",
      LOC => "SLICE_X64Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => user_command_register(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in,
      ADR3 => user_command_register(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd_in_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_In_SW1 : X_LUT4
    generic map(
      INIT => X"DFFF",
      LOC => "SLICE_X65Y20"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_19,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N374
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"78F0",
      LOC => "SLICE_X66Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(3),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122578 : X_LUT4
    generic map(
      INIT => X"8040",
      LOC => "SLICE_X66Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N518_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N550_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"AAEE",
      LOC => "SLICE_X66Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_46,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X66Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_2_1 : X_LUT4
    generic map(
      INIT => X"FCF8",
      LOC => "SLICE_X76Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_2_pack_1
    );
  system_controller_inst_next_test_data_11_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X76Y33"
    )
    port map (
      ADR0 => system_controller_inst_test_data(11),
      ADR1 => system_controller_inst_N0,
      ADR2 => system_controller_inst_n0056(11),
      ADR3 => system_controller_inst_Ker622,
      O => system_controller_inst_next_test_data_11_pack_1
    );
  system_controller_inst_next_input_data_16_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X77Y33"
    )
    port map (
      ADR0 => system_controller_inst_test_data(16),
      ADR1 => system_controller_inst_N71,
      ADR2 => system_controller_inst_N0,
      ADR3 => system_controller_inst_n0056(16),
      O => system_controller_inst_next_input_data_16_pack_1
    );
  system_controller_inst_next_test_data_17_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X77Y34"
    )
    port map (
      ADR0 => system_controller_inst_test_data(17),
      ADR1 => system_controller_inst_N0,
      ADR2 => system_controller_inst_Ker622,
      ADR3 => system_controller_inst_n0056(17),
      O => system_controller_inst_next_test_data_17_pack_1
    );
  system_controller_inst_next_test_data_9_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X78Y32"
    )
    port map (
      ADR0 => system_controller_inst_test_data(9),
      ADR1 => system_controller_inst_n0056(9),
      ADR2 => system_controller_inst_N0,
      ADR3 => system_controller_inst_Ker622,
      O => system_controller_inst_next_test_data_9_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_5_1 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X60Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_5_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_5_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_5_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_1_1 : X_LUT4
    generic map(
      INIT => X"FC30",
      LOC => "SLICE_X60Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_12_1 : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X60Y40"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_12_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_14_1 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X60Y41"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_6_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_6_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_14_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_25_1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X60Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_25_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_18_1 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X60Y51"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_2_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_18_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_4_1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X61Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_4_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_4_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_4_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_15_1 : X_LUT4
    generic map(
      INIT => X"BB88",
      LOC => "SLICE_X61Y40"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_7_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_7_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_15_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_8_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X61Y41"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_8_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_28_1 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X61Y42"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_4_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_4_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_28_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_29_1 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X61Y43"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_5_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_5_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_29_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_7_1 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X61Y45"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_7_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_7_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_9_1 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X61Y46"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_9_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_17_1 : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X61Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_17_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n00211 : X_LUT4
    generic map(
      INIT => X"30F0",
      LOC => "SLICE_X61Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_50,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1 : X_LUT4
    generic map(
      INIT => X"C0C0",
      LOC => "SLICE_X62Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_2310
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74 : X_LUT4
    generic map(
      INIT => X"1B00",
      LOC => "SLICE_X63Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_18,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map601
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD215",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_10_OUTPUT_OFF_O1INV_3513,
      D1 => ddr2_dq_10_OUTPUT_OFF_O2INV_3512,
      CE => VCC,
      C0 => ddr2_dq_10_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_10_OUTPUT_OTCLK2INV_1342,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_dq_q
    );
  ddr2_dq_10_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(10),
      O => ddr2_dq_10_OUTPUT_OFF_O2INV_3512
    );
  ddr2_dq_10_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD215",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(10),
      O => ddr2_dq_10_OUTPUT_OFF_O1INV_3513
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD216",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_11_OUTPUT_OFF_O1INV_3515,
      D1 => ddr2_dq_11_OUTPUT_OFF_O2INV_3514,
      CE => VCC,
      C0 => ddr2_dq_11_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_11_OUTPUT_OTCLK2INV_1343,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_dq_q
    );
  ddr2_dq_11_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(11),
      O => ddr2_dq_11_OUTPUT_OFF_O2INV_3514
    );
  ddr2_dq_11_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD216",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(11),
      O => ddr2_dq_11_OUTPUT_OFF_O1INV_3515
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD201",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_0_OUTPUT_OFF_O1INV_3517,
      D1 => ddr2_dq_0_OUTPUT_OFF_O2INV_3516,
      CE => VCC,
      C0 => ddr2_dq_0_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_0_OUTPUT_OTCLK2INV_1344,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_dq_q
    );
  ddr2_dq_0_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(0),
      O => ddr2_dq_0_OUTPUT_OFF_O2INV_3516
    );
  ddr2_dq_0_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD201",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(0),
      O => ddr2_dq_0_OUTPUT_OFF_O1INV_3517
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit1_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DYMUX_154,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CLKINV_156,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_SRFFMUX_155,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit0_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DXMUX_153,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CLKINV_156,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_SRFFMUX_155,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit2_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DYMUX_158,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CLKINV_160,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_SRFFMUX_159,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit3_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DXMUX_157,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CLKINV_160,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_SRFFMUX_159,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit1_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DYMUX_162,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CEINV_165,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CLKINV_164,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_SRFFMUX_163,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit0_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DXMUX_161,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CEINV_165,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CLKINV_164,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_SRFFMUX_163,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit2_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DYMUX_167,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CEINV_170,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CLKINV_169,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_SRFFMUX_168,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit3_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DXMUX_166,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CEINV_170,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CLKINV_169,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_SRFFMUX_168,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(3)
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_INV2_2 : X_LUT4
    generic map(
      INIT => X"0F0F",
      LOC => "SLICE_X45Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90d2inv
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk : X_SFF
    generic map(
      LOC => "SLICE_X72Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DYMUX_113,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_CLKINV_115,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_SRFFMUX_114,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_oclk : X_SFF
    generic map(
      LOC => "SLICE_X72Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DXMUX_112,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_CLKINV_115,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_SRFFMUX_114,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk : X_SFF
    generic map(
      LOC => "SLICE_X72Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DYMUX_117,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_SRFFMUX_118,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_oclk : X_SFF
    generic map(
      LOC => "SLICE_X72Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DXMUX_116,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_SRFFMUX_118,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk : X_SFF
    generic map(
      LOC => "SLICE_X72Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DYMUX_120,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_CLKINV_122,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_SRFFMUX_121,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_2
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_oclk : X_SFF
    generic map(
      LOC => "SLICE_X72Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DXMUX_119,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_CLKINV_122,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_SRFFMUX_121,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_dreg_FD : X_FF
    generic map(
      LOC => "SLICE_X74Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DYMUX_124,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_CLKINV_125,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_7 : X_SFF
    generic map(
      LOC => "SLICE_X82Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_DYMUX_809,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_6_CEINV_821,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_6_CLKINV_820,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_6_SRFFMUX_819,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(7)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6 : X_SFF
    generic map(
      LOC => "SLICE_X82Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_DXMUX_806,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_6_CEINV_821,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_6_CLKINV_820,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_6_SRFFMUX_819,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(6)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_9 : X_SFF
    generic map(
      LOC => "SLICE_X82Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_DYMUX_825,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_8_CEINV_837,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_8_CLKINV_836,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_8_SRFFMUX_835,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(9)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8 : X_SFF
    generic map(
      LOC => "SLICE_X82Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_DXMUX_822,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_8_CEINV_837,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_8_CLKINV_836,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_8_SRFFMUX_835,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(8)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_11 : X_SFF
    generic map(
      LOC => "SLICE_X82Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_DYMUX_841,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_10_CEINV_853,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_10_CLKINV_852,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_10_SRFFMUX_851,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit11_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DXMUX_225,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CLKINV_228,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_SRFFMUX_227,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit9_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DYMUX_230,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CEINV_233,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CLKINV_232,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_SRFFMUX_231,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(9)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit8_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DXMUX_229,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CEINV_233,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CLKINV_232,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_SRFFMUX_231,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit10_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DYMUX_235,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CEINV_238,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CLKINV_237,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_SRFFMUX_236,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit11_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DXMUX_234,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CEINV_238,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CLKINV_237,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_SRFFMUX_236,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit9_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_DYMUX_240,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_CEINV_242,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_SRFFMUX_241,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(9)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit8_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_DXMUX_239,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_CEINV_242,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_8_SRFFMUX_241,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_two : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X90Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_delay_sel_2_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay4
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_rst90 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X91Y50"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk90_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_clk90 : X_SFF
    generic map(
      LOC => "SLICE_X91Y50",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_DXMUX_136,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_CLKINV_138,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_SRFFMUX_137,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_rst90 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X91Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk90_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_clk90 : X_SFF
    generic map(
      LOC => "SLICE_X91Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_DXMUX_139,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_CLKINV_141,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_SRFFMUX_140,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_four : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X91Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone3_clk270 : X_FF
    generic map(
      LOC => "SLICE_X86Y50",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_DXMUX_142,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone2_clk90 : X_FF
    generic map(
      LOC => "SLICE_X87Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DYMUX_144,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_CLKINV_145,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone1 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X87Y42"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone1_clk90 : X_FF
    generic map(
      LOC => "SLICE_X87Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DXMUX_143,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_CLKINV_145,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_ireg_FD : X_FF
    generic map(
      LOC => "SLICE_X74Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DXMUX_123,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_CLKINV_125,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_dreg_FD : X_FF
    generic map(
      LOC => "SLICE_X74Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DYMUX_127,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_CLKINV_128,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_ireg_FD : X_FF
    generic map(
      LOC => "SLICE_X74Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DXMUX_126,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_CLKINV_128,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk : X_SFF
    generic map(
      LOC => "SLICE_X74Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DYMUX_130,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_SRFFMUX_131,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_3
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_oclk : X_SFF
    generic map(
      LOC => "SLICE_X74Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DXMUX_129,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_SRFFMUX_131,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_four : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X75Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X90Y43"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_clk270 : X_SFF
    generic map(
      LOC => "SLICE_X90Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_DXMUX_132,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_SRFFMUX_133,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X90Y51"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_clk270 : X_SFF
    generic map(
      LOC => "SLICE_X90Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_DXMUX_134,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_SRFFMUX_135,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270
    );
  system_controller_inst_compare_data_9 : X_FF
    generic map(
      LOC => "SLICE_X59Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_8_DYMUX_352,
      CE => system_controller_inst_compare_data_8_CEINV_364,
      CLK => system_controller_inst_compare_data_8_CLKINV_363,
      SET => GND,
      RST => system_controller_inst_compare_data_8_SRFFMUX_362,
      O => system_controller_inst_compare_data(9)
    );
  system_controller_inst_compare_data_8 : X_FF
    generic map(
      LOC => "SLICE_X59Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_8_DXMUX_349,
      CE => system_controller_inst_compare_data_8_CEINV_364,
      CLK => system_controller_inst_compare_data_8_CLKINV_363,
      SET => GND,
      RST => system_controller_inst_compare_data_8_SRFFMUX_362,
      O => system_controller_inst_compare_data(8)
    );
  system_controller_inst_compare_data_11 : X_FF
    generic map(
      LOC => "SLICE_X59Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_10_DYMUX_368,
      CE => system_controller_inst_compare_data_10_CEINV_380,
      CLK => system_controller_inst_compare_data_10_CLKINV_379,
      SET => GND,
      RST => system_controller_inst_compare_data_10_SRFFMUX_378,
      O => system_controller_inst_compare_data(11)
    );
  system_controller_inst_compare_data_10 : X_FF
    generic map(
      LOC => "SLICE_X59Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_10_DXMUX_365,
      CE => system_controller_inst_compare_data_10_CEINV_380,
      CLK => system_controller_inst_compare_data_10_CLKINV_379,
      SET => GND,
      RST => system_controller_inst_compare_data_10_SRFFMUX_378,
      O => system_controller_inst_compare_data(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit1_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_DYMUX_172,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_CEINV_174,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_SRFFMUX_173,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit0_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_DXMUX_171,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_CEINV_174,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_0_SRFFMUX_173,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit2_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_DYMUX_176,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_CEINV_178,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_SRFFMUX_177,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit3_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_DXMUX_175,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_CEINV_178,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_3_SRFFMUX_177,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit1_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_DYMUX_180,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_CEINV_182,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_SRFFMUX_181,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit0_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_DXMUX_179,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_CEINV_182,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_0_SRFFMUX_181,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2 : X_SFF
    generic map(
      LOC => "SLICE_X54Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DXMUX_790,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CLKINV_805,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_SRFFMUX_804,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_5 : X_SFF
    generic map(
      LOC => "SLICE_X54Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DYMUX_890,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CLKINV_901,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_SRFFMUX_900,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_4_lut : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X54Y6"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N20
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4 : X_SFF
    generic map(
      LOC => "SLICE_X54Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DXMUX_886,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CLKINV_901,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_SRFFMUX_900,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_7 : X_SFF
    generic map(
      LOC => "SLICE_X54Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DYMUX_907,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CLKINV_910,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_SRFFMUX_909,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_6_lut : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X54Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N22
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6 : X_SFF
    generic map(
      LOC => "SLICE_X54Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DXMUX_902,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CLKINV_910,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_SRFFMUX_909,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(6)
    );
  system_controller_inst_system_controller_n0054_0_lut : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X90Y20"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N6
    );
  system_controller_inst_compare_data_20 : X_FF
    generic map(
      LOC => "SLICE_X59Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_20_DXMUX_445,
      CE => system_controller_inst_compare_data_20_CEINV_460,
      CLK => system_controller_inst_compare_data_20_CLKINV_459,
      SET => GND,
      RST => system_controller_inst_compare_data_20_SRFFMUX_458,
      O => system_controller_inst_compare_data(20)
    );
  system_controller_inst_compare_data_23 : X_FF
    generic map(
      LOC => "SLICE_X59Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_22_DYMUX_464,
      CE => system_controller_inst_compare_data_22_CEINV_476,
      CLK => system_controller_inst_compare_data_22_CLKINV_475,
      SET => GND,
      RST => system_controller_inst_compare_data_22_SRFFMUX_474,
      O => system_controller_inst_compare_data(23)
    );
  system_controller_inst_compare_data_22 : X_FF
    generic map(
      LOC => "SLICE_X59Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_22_DXMUX_461,
      CE => system_controller_inst_compare_data_22_CEINV_476,
      CLK => system_controller_inst_compare_data_22_CLKINV_475,
      SET => GND,
      RST => system_controller_inst_compare_data_22_SRFFMUX_474,
      O => system_controller_inst_compare_data(22)
    );
  system_controller_inst_compare_data_25 : X_FF
    generic map(
      LOC => "SLICE_X59Y46",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_24_DYMUX_548,
      CE => system_controller_inst_compare_data_24_CEINV_560,
      CLK => system_controller_inst_compare_data_24_CLKINV_559,
      SET => GND,
      RST => system_controller_inst_compare_data_24_SRFFMUX_558,
      O => system_controller_inst_compare_data(25)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit2_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_DYMUX_184,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_CEINV_186,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_SRFFMUX_185,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit3_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_DXMUX_183,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_CEINV_186,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_3_SRFFMUX_185,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit5_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DYMUX_188,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CLKINV_190,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_SRFFMUX_189,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit4_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DXMUX_187,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CLKINV_190,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_SRFFMUX_189,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit6_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_DYMUX_192,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CLKINV_194,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_SRFFMUX_193,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit7_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_DXMUX_191,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_CLKINV_194,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_7_SRFFMUX_193,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit5_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DYMUX_196,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CEINV_199,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CLKINV_198,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_SRFFMUX_197,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit4_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DXMUX_195,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CEINV_199,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CLKINV_198,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_SRFFMUX_197,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit6_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DYMUX_201,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CEINV_204,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CLKINV_203,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_SRFFMUX_202,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit7_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X89Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DXMUX_200,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CEINV_204,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CLKINV_203,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_SRFFMUX_202,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit5_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_DYMUX_206,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_CEINV_208,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_SRFFMUX_207,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit4_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_DXMUX_205,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_CEINV_208,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_4_SRFFMUX_207,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit6_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_DYMUX_210,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_CEINV_212,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_SRFFMUX_211,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit7_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_DXMUX_209,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_CEINV_212,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_7_SRFFMUX_211,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit5_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_DYMUX_214,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_CEINV_216,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_SRFFMUX_215,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit4_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_DXMUX_213,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_CEINV_216,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_4_SRFFMUX_215,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit6_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_DYMUX_218,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_CEINV_220,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_SRFFMUX_219,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit7_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_DXMUX_217,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_CEINV_220,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_7_SRFFMUX_219,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit9_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DYMUX_222,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CLKINV_224,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_SRFFMUX_223,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(9)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit8_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DXMUX_221,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CLKINV_224,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_SRFFMUX_223,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit10_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DYMUX_226,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CLKINV_228,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_SRFFMUX_227,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit10_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DYMUX_244,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CEINV_246,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_SRFFMUX_245,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit11_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DXMUX_243,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CEINV_246,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_SRFFMUX_245,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit9_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_DYMUX_248,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_CEINV_250,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_SRFFMUX_249,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(9)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit8_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_DXMUX_247,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_CEINV_250,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_8_SRFFMUX_249,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit10_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DYMUX_252,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CEINV_254,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_SRFFMUX_253,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit11_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DXMUX_251,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CEINV_254,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_SRFFMUX_253,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit13_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X88Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DYMUX_256,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CLKINV_258,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_SRFFMUX_257,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(13)
    );
  system_controller_inst_compare_data_5 : X_FF
    generic map(
      LOC => "SLICE_X59Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_4_DYMUX_320,
      CE => system_controller_inst_compare_data_4_CEINV_332,
      CLK => system_controller_inst_compare_data_4_CLKINV_331,
      SET => GND,
      RST => system_controller_inst_compare_data_4_SRFFMUX_330,
      O => system_controller_inst_compare_data(5)
    );
  system_controller_inst_compare_data_4 : X_FF
    generic map(
      LOC => "SLICE_X59Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_4_DXMUX_317,
      CE => system_controller_inst_compare_data_4_CEINV_332,
      CLK => system_controller_inst_compare_data_4_CLKINV_331,
      SET => GND,
      RST => system_controller_inst_compare_data_4_SRFFMUX_330,
      O => system_controller_inst_compare_data(4)
    );
  system_controller_inst_compare_data_7 : X_FF
    generic map(
      LOC => "SLICE_X59Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_6_DYMUX_336,
      CE => system_controller_inst_compare_data_6_CEINV_348,
      CLK => system_controller_inst_compare_data_6_CLKINV_347,
      SET => GND,
      RST => system_controller_inst_compare_data_6_SRFFMUX_346,
      O => system_controller_inst_compare_data(7)
    );
  system_controller_inst_compare_data_6 : X_FF
    generic map(
      LOC => "SLICE_X59Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_6_DXMUX_333,
      CE => system_controller_inst_compare_data_6_CEINV_348,
      CLK => system_controller_inst_compare_data_6_CLKINV_347,
      SET => GND,
      RST => system_controller_inst_compare_data_6_SRFFMUX_346,
      O => system_controller_inst_compare_data(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit13_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DYMUX_274,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CEINV_276,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_SRFFMUX_275,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit12_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DXMUX_273,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CEINV_276,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_SRFFMUX_275,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit14_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DYMUX_278,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CEINV_280,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_SRFFMUX_279,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit15_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X90Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DXMUX_277,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CEINV_280,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_SRFFMUX_279,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit13_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DYMUX_282,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CEINV_284,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_SRFFMUX_283,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit12_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DXMUX_281,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CEINV_284,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_SRFFMUX_283,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit14_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DYMUX_286,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CEINV_288,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_SRFFMUX_287,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit15_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X91Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DXMUX_285,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CEINV_288,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_SRFFMUX_287,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(15)
    );
  system_controller_inst_compare_data_1 : X_FF
    generic map(
      LOC => "SLICE_X59Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_0_DYMUX_293,
      CE => system_controller_inst_compare_data_0_CEINV_300,
      CLK => system_controller_inst_compare_data_0_CLKINV_299,
      SET => GND,
      RST => system_controller_inst_compare_data_0_SRFFMUX_298,
      O => system_controller_inst_compare_data(1)
    );
  system_controller_inst_system_controller_Result_0_lut : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X59Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_compare_data(0),
      O => system_controller_inst_Result_0_pack_1
    );
  system_controller_inst_compare_data_0 : X_FF
    generic map(
      LOC => "SLICE_X59Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_0_DXMUX_289,
      CE => system_controller_inst_compare_data_0_CEINV_300,
      CLK => system_controller_inst_compare_data_0_CLKINV_299,
      SET => GND,
      RST => system_controller_inst_compare_data_0_SRFFMUX_298,
      O => system_controller_inst_compare_data(0)
    );
  system_controller_inst_compare_data_3 : X_FF
    generic map(
      LOC => "SLICE_X59Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_2_DYMUX_304,
      CE => system_controller_inst_compare_data_2_CEINV_316,
      CLK => system_controller_inst_compare_data_2_CLKINV_315,
      SET => GND,
      RST => system_controller_inst_compare_data_2_SRFFMUX_314,
      O => system_controller_inst_compare_data(3)
    );
  system_controller_inst_compare_data_2 : X_FF
    generic map(
      LOC => "SLICE_X59Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_2_DXMUX_301,
      CE => system_controller_inst_compare_data_2_CEINV_316,
      CLK => system_controller_inst_compare_data_2_CLKINV_315,
      SET => GND,
      RST => system_controller_inst_compare_data_2_SRFFMUX_314,
      O => system_controller_inst_compare_data(2)
    );
  system_controller_inst_compare_data_13 : X_FF
    generic map(
      LOC => "SLICE_X59Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_12_DYMUX_384,
      CE => system_controller_inst_compare_data_12_CEINV_396,
      CLK => system_controller_inst_compare_data_12_CLKINV_395,
      SET => GND,
      RST => system_controller_inst_compare_data_12_SRFFMUX_394,
      O => system_controller_inst_compare_data(13)
    );
  system_controller_inst_compare_data_12 : X_FF
    generic map(
      LOC => "SLICE_X59Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_12_DXMUX_381,
      CE => system_controller_inst_compare_data_12_CEINV_396,
      CLK => system_controller_inst_compare_data_12_CLKINV_395,
      SET => GND,
      RST => system_controller_inst_compare_data_12_SRFFMUX_394,
      O => system_controller_inst_compare_data(12)
    );
  system_controller_inst_compare_data_15 : X_FF
    generic map(
      LOC => "SLICE_X59Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_14_DYMUX_400,
      CE => system_controller_inst_compare_data_14_CEINV_412,
      CLK => system_controller_inst_compare_data_14_CLKINV_411,
      SET => GND,
      RST => system_controller_inst_compare_data_14_SRFFMUX_410,
      O => system_controller_inst_compare_data(15)
    );
  system_controller_inst_compare_data_14 : X_FF
    generic map(
      LOC => "SLICE_X59Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_14_DXMUX_397,
      CE => system_controller_inst_compare_data_14_CEINV_412,
      CLK => system_controller_inst_compare_data_14_CLKINV_411,
      SET => GND,
      RST => system_controller_inst_compare_data_14_SRFFMUX_410,
      O => system_controller_inst_compare_data(14)
    );
  system_controller_inst_compare_data_17 : X_FF
    generic map(
      LOC => "SLICE_X59Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_16_DYMUX_416,
      CE => system_controller_inst_compare_data_16_CEINV_428,
      CLK => system_controller_inst_compare_data_16_CLKINV_427,
      SET => GND,
      RST => system_controller_inst_compare_data_16_SRFFMUX_426,
      O => system_controller_inst_compare_data(17)
    );
  system_controller_inst_compare_data_16 : X_FF
    generic map(
      LOC => "SLICE_X59Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_16_DXMUX_413,
      CE => system_controller_inst_compare_data_16_CEINV_428,
      CLK => system_controller_inst_compare_data_16_CLKINV_427,
      SET => GND,
      RST => system_controller_inst_compare_data_16_SRFFMUX_426,
      O => system_controller_inst_compare_data(16)
    );
  system_controller_inst_compare_data_19 : X_FF
    generic map(
      LOC => "SLICE_X59Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_18_DYMUX_432,
      CE => system_controller_inst_compare_data_18_CEINV_444,
      CLK => system_controller_inst_compare_data_18_CLKINV_443,
      SET => GND,
      RST => system_controller_inst_compare_data_18_SRFFMUX_442,
      O => system_controller_inst_compare_data(19)
    );
  system_controller_inst_compare_data_18 : X_FF
    generic map(
      LOC => "SLICE_X59Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_18_DXMUX_429,
      CE => system_controller_inst_compare_data_18_CEINV_444,
      CLK => system_controller_inst_compare_data_18_CLKINV_443,
      SET => GND,
      RST => system_controller_inst_compare_data_18_SRFFMUX_442,
      O => system_controller_inst_compare_data(18)
    );
  system_controller_inst_compare_data_21 : X_FF
    generic map(
      LOC => "SLICE_X59Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_20_DYMUX_448,
      CE => system_controller_inst_compare_data_20_CEINV_460,
      CLK => system_controller_inst_compare_data_20_CLKINV_459,
      SET => GND,
      RST => system_controller_inst_compare_data_20_SRFFMUX_458,
      O => system_controller_inst_compare_data(21)
    );
  system_controller_inst_compare_data_28 : X_FF
    generic map(
      LOC => "SLICE_X59Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_28_DXMUX_577,
      CE => system_controller_inst_compare_data_28_CEINV_592,
      CLK => system_controller_inst_compare_data_28_CLKINV_591,
      SET => GND,
      RST => system_controller_inst_compare_data_28_SRFFMUX_590,
      O => system_controller_inst_compare_data(28)
    );
  system_controller_inst_compare_data_31 : X_FF
    generic map(
      LOC => "SLICE_X59Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_30_DYMUX_598,
      CE => system_controller_inst_compare_data_30_CEINV_603,
      CLK => system_controller_inst_compare_data_30_CLKINV_602,
      SET => GND,
      RST => system_controller_inst_compare_data_30_SRFFMUX_601,
      O => system_controller_inst_compare_data(31)
    );
  system_controller_inst_compare_data_30 : X_FF
    generic map(
      LOC => "SLICE_X59Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_30_DXMUX_593,
      CE => system_controller_inst_compare_data_30_CEINV_603,
      CLK => system_controller_inst_compare_data_30_CLKINV_602,
      SET => GND,
      RST => system_controller_inst_compare_data_30_SRFFMUX_601,
      O => system_controller_inst_compare_data(30)
    );
  system_controller_inst_Mcompar_n0037_andlut : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X91Y23"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(6),
      ADR1 => VCC,
      ADR2 => system_controller_inst_loop_count(5),
      ADR3 => VCC,
      O => system_controller_inst_N14
    );
  system_controller_inst_compare_data_24 : X_FF
    generic map(
      LOC => "SLICE_X59Y46",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_24_DXMUX_545,
      CE => system_controller_inst_compare_data_24_CEINV_560,
      CLK => system_controller_inst_compare_data_24_CLKINV_559,
      SET => GND,
      RST => system_controller_inst_compare_data_24_SRFFMUX_558,
      O => system_controller_inst_compare_data(24)
    );
  system_controller_inst_compare_data_27 : X_FF
    generic map(
      LOC => "SLICE_X59Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_26_DYMUX_564,
      CE => system_controller_inst_compare_data_26_CEINV_576,
      CLK => system_controller_inst_compare_data_26_CLKINV_575,
      SET => GND,
      RST => system_controller_inst_compare_data_26_SRFFMUX_574,
      O => system_controller_inst_compare_data(27)
    );
  system_controller_inst_compare_data_26 : X_FF
    generic map(
      LOC => "SLICE_X59Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_26_DXMUX_561,
      CE => system_controller_inst_compare_data_26_CEINV_576,
      CLK => system_controller_inst_compare_data_26_CLKINV_575,
      SET => GND,
      RST => system_controller_inst_compare_data_26_SRFFMUX_574,
      O => system_controller_inst_compare_data(26)
    );
  system_controller_inst_compare_data_29 : X_FF
    generic map(
      LOC => "SLICE_X59Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_compare_data_28_DYMUX_580,
      CE => system_controller_inst_compare_data_28_CEINV_592,
      CLK => system_controller_inst_compare_data_28_CLKINV_591,
      SET => GND,
      RST => system_controller_inst_compare_data_28_SRFFMUX_590,
      O => system_controller_inst_compare_data(29)
    );
  mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_0_lut : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X36Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N5
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_1 : X_SFF
    generic map(
      LOC => "SLICE_X55Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DYMUX_634,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CLKINV_640,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_SRFFMUX_639,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_0_lut : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X55Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N8
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0 : X_SFF
    generic map(
      LOC => "SLICE_X55Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DXMUX_629,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CLKINV_640,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_SRFFMUX_639,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_3 : X_SFF
    generic map(
      LOC => "SLICE_X55Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DYMUX_645,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CLKINV_656,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_SRFFMUX_655,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_2_lut : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X55Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N10
    );
  system_controller_inst_Eq_stagelut4 : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X58Y40"
    )
    port map (
      ADR0 => user_output_data(9),
      ADR1 => system_controller_inst_compare_data(9),
      ADR2 => system_controller_inst_compare_data(8),
      ADR3 => user_output_data(8),
      O => system_controller_inst_N31
    );
  system_controller_inst_Eq_stagelut6 : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X58Y41"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(12),
      ADR1 => user_output_data(12),
      ADR2 => user_output_data(13),
      ADR3 => system_controller_inst_compare_data(13),
      O => system_controller_inst_N33
    );
  system_controller_inst_Eq_stagelut8 : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X58Y42"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(17),
      ADR1 => user_output_data(16),
      ADR2 => user_output_data(17),
      ADR3 => system_controller_inst_compare_data(16),
      O => system_controller_inst_N35
    );
  system_controller_inst_Eq_stagelut10 : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X58Y43"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(21),
      ADR1 => user_output_data(21),
      ADR2 => system_controller_inst_compare_data(20),
      ADR3 => user_output_data(20),
      O => system_controller_inst_N37
    );
  system_controller_inst_Eq_stagelut12 : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X58Y44"
    )
    port map (
      ADR0 => user_output_data(25),
      ADR1 => system_controller_inst_compare_data(24),
      ADR2 => system_controller_inst_compare_data(25),
      ADR3 => user_output_data(24),
      O => system_controller_inst_N39
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_1 : X_SFF
    generic map(
      LOC => "SLICE_X54Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DYMUX_783,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CLKINV_789,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_SRFFMUX_788,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_0_lut : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N16_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0 : X_SFF
    generic map(
      LOC => "SLICE_X54Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DXMUX_779,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CLKINV_789,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_SRFFMUX_788,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_3 : X_SFF
    generic map(
      LOC => "SLICE_X54Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DYMUX_794,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CLKINV_805,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_SRFFMUX_804,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_2_lut : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N18
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2 : X_FDDRCPE
    generic map(
      LOC => "PAD200",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dqs_0_OUTPUT_OFF_O1INV_3518,
      D1 => ddr2_dqs_0_OUTPUT_OFF_O2INVNOT,
      CE => VCC,
      C0 => ddr2_dqs_0_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dqs_0_OUTPUT_OTCLK2INV_1345,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q
    );
  ddr2_dqs_0_OUTPUT_OFF_O2INV : X_INV
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_reset,
      O => ddr2_dqs_0_OUTPUT_OFF_O2INVNOT
    );
  ddr2_dqs_0_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_dqs_0_OUTPUT_OFF_O1INV_3518
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2 : X_SFF
    generic map(
      LOC => "SLICE_X55Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DXMUX_641,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CLKINV_656,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_SRFFMUX_655,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_5 : X_SFF
    generic map(
      LOC => "SLICE_X55Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DYMUX_661,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CLKINV_672,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_SRFFMUX_671,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_4_lut : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X55Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N12
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4 : X_SFF
    generic map(
      LOC => "SLICE_X55Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DXMUX_657,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CLKINV_672,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_SRFFMUX_671,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_7 : X_SFF
    generic map(
      LOC => "SLICE_X55Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DYMUX_678,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CLKINV_681,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_SRFFMUX_680,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_6_lut : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X55Y7"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N14
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6 : X_SFF
    generic map(
      LOC => "SLICE_X55Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DXMUX_673,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CLKINV_681,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_SRFFMUX_680,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(6)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_1 : X_SFF
    generic map(
      LOC => "SLICE_X82Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_0_DYMUX_686,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_0_CEINV_693,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_0_CLKINV_692,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_0_SRFFMUX_691,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIG_MUX_1119,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_CLKINV_1120,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_SRINV_1121,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIF_MUX_1118,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_CLKINV_1120,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_SRINV_1121,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y46",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_DIG_MUX_1123,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_CLKINV_1124,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_SRINV_1125,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y46",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_DIF_MUX_1122,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_CLKINV_1124,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_SRINV_1125,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y46",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_DIG_MUX_1127,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_CLKINV_1128,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_SRINV_1129,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B1_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y46",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_DIF_MUX_1126,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_CLKINV_1128,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_1_SRINV_1129,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X82Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIG_MUX_1131,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_CLKINV_1132,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_SRINV_1133,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X82Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIF_MUX_1130,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_CLKINV_1132,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_SRINV_1133,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X83Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIG_MUX_1135,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_CLKINV_1136,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_SRINV_1137,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X83Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIF_MUX_1134,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_CLKINV_1136,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_SRINV_1137,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(1)
    );
  mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_0_lut : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X82Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_Counter200(0),
      O => mem_interface_top_inst_infrastructure_top0_Result_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0 : X_SFF
    generic map(
      LOC => "SLICE_X82Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_0_DXMUX_682,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_0_CEINV_693,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_0_CLKINV_692,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_0_SRFFMUX_691,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(0)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_3 : X_SFF
    generic map(
      LOC => "SLICE_X82Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_DYMUX_697,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_2_CEINV_709,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_2_CLKINV_708,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_2_SRFFMUX_707,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(3)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2 : X_SFF
    generic map(
      LOC => "SLICE_X82Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_DXMUX_694,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_2_CEINV_709,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_2_CLKINV_708,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_2_SRFFMUX_707,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(2)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_5 : X_SFF
    generic map(
      LOC => "SLICE_X82Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_DYMUX_713,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_4_CEINV_725,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_4_CLKINV_724,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_4_SRFFMUX_723,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(5)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4 : X_SFF
    generic map(
      LOC => "SLICE_X82Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_DXMUX_710,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_4_CEINV_725,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_4_CLKINV_724,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_4_SRFFMUX_723,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(4)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10 : X_SFF
    generic map(
      LOC => "SLICE_X82Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_DXMUX_838,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_10_CEINV_853,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_10_CLKINV_852,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_10_SRFFMUX_851,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(10)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_13 : X_SFF
    generic map(
      LOC => "SLICE_X82Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_DYMUX_857,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_12_CEINV_869,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_12_CLKINV_868,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_12_SRFFMUX_867,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(13)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12 : X_SFF
    generic map(
      LOC => "SLICE_X82Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_DXMUX_854,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_12_CEINV_869,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_12_CLKINV_868,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_12_SRFFMUX_867,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(12)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_15 : X_SFF
    generic map(
      LOC => "SLICE_X82Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_14_DYMUX_875,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_14_CEINV_880,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_14_CLKINV_879,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_14_SRFFMUX_878,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(15)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14 : X_SFF
    generic map(
      LOC => "SLICE_X82Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_14_DXMUX_870,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_14_CEINV_880,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_14_CLKINV_879,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_14_SRFFMUX_878,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(14)
    );
  system_controller_inst_Eq_stagelut2 : X_LUT4
    generic map(
      INIT => X"8241",
      LOC => "SLICE_X58Y39"
    )
    port map (
      ADR0 => user_output_data(4),
      ADR1 => system_controller_inst_compare_data(5),
      ADR2 => user_output_data(5),
      ADR3 => system_controller_inst_compare_data(4),
      O => system_controller_inst_N29
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD202",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_1_OUTPUT_OFF_O1INV_3520,
      D1 => ddr2_dq_1_OUTPUT_OFF_O2INV_3519,
      CE => VCC,
      C0 => ddr2_dq_1_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_1_OUTPUT_OTCLK2INV_3511,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_dq_q
    );
  ddr2_dq_1_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(1),
      O => ddr2_dq_1_OUTPUT_OFF_O2INV_3519
    );
  ddr2_dq_1_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD202",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(1),
      O => ddr2_dq_1_OUTPUT_OFF_O1INV_3520
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD219",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_12_OUTPUT_OFF_O1INV_3522,
      D1 => ddr2_dq_12_OUTPUT_OFF_O2INV_3521,
      CE => VCC,
      C0 => ddr2_dq_12_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_12_OUTPUT_OTCLK2INV_1335,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_dq_q
    );
  ddr2_dq_12_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(12),
      O => ddr2_dq_12_OUTPUT_OFF_O2INV_3521
    );
  ddr2_dq_12_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD219",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(12),
      O => ddr2_dq_12_OUTPUT_OFF_O1INV_3522
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X83Y42",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIF_MUX_1174,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_CLKINV_1176,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_SRINV_1177,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_DIG_MUX_1179,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_CLKINV_1180,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_SRINV_1181,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_DIF_MUX_1178,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_CLKINV_1180,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_SRINV_1181,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_DIG_MUX_1183,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_CLKINV_1184,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_SRINV_1185,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_DIF_MUX_1182,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_CLKINV_1184,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_SRINV_1185,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y43",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIG_MUX_1187,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_CLKINV_1188,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_SRINV_1189,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y43",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIF_MUX_1186,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_CLKINV_1188,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_SRINV_1189,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y43",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIG_MUX_1191,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_CLKINV_1192,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_SRINV_1193,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y43",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIF_MUX_1190,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_CLKINV_1192,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_SRINV_1193,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3 : X_SFF
    generic map(
      LOC => "SLICE_X66Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_DYMUX_975,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CEINV_980,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CLKINV_979,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_SRFFMUX_978,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In1 : X_LUT4
    generic map(
      INIT => X"E4C4",
      LOC => "SLICE_X66Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N166
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y39",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIG_MUX_984,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_CLKINV_985,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_SRINV_986,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y39",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIF_MUX_983,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_CLKINV_985,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_SRINV_986,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X89Y39",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIG_MUX_988,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_CLKINV_989,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_SRINV_990,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X89Y39",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIF_MUX_987,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_CLKINV_989,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_SRINV_990,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y48",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_DIG_MUX_992,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_CLKINV_993,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_SRINV_994,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y48",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_DIF_MUX_991,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_CLKINV_993,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_SRINV_994,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y48",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_DIG_MUX_996,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_CLKINV_997,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_SRINV_998,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y36",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIG_MUX_1099,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_CLKINV_1100,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_SRINV_1101,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y36",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIF_MUX_1098,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_CLKINV_1100,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_SRINV_1101,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y36",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIG_MUX_1103,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_CLKINV_1104,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_SRINV_1105,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y36",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIF_MUX_1102,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_CLKINV_1104,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_SRINV_1105,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIG_MUX_1107,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_CLKINV_1108,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_SRINV_1109,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIF_MUX_1106,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_CLKINV_1108,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_SRINV_1109,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIG_MUX_1111,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_CLKINV_1112,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_SRINV_1113,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIF_MUX_1110,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_CLKINV_1112,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_SRINV_1113,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIG_MUX_1115,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_CLKINV_1116,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_SRINV_1117,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIF_MUX_1114,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_CLKINV_1116,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_SRINV_1117,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y42",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIF_MUX_1154,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_CLKINV_1156,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_SRINV_1157,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y42",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIG_MUX_1159,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_CLKINV_1160,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_SRINV_1161,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y42",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIF_MUX_1158,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_CLKINV_1160,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_SRINV_1161,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y55",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_DIG_MUX_1163,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_CLKINV_1164,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_SRINV_1165,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y55",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_DIF_MUX_1162,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_CLKINV_1164,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_SRINV_1165,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y55",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_DIG_MUX_1167,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_CLKINV_1168,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_SRINV_1169,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B1_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y55",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_DIF_MUX_1166,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_CLKINV_1168,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_1_SRINV_1169,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X82Y42",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIG_MUX_1171,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_CLKINV_1172,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_SRINV_1173,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X82Y42",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIF_MUX_1170,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_CLKINV_1172,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_SRINV_1173,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X83Y42",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIG_MUX_1175,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_CLKINV_1176,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_SRINV_1177,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y48",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_DIF_MUX_995,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_CLKINV_997,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_7_SRINV_998,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X82Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIG_MUX_1000,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_CLKINV_1001,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_SRINV_1002,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X82Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIF_MUX_999,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_CLKINV_1001,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_SRINV_1002,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X83Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIG_MUX_1004,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_CLKINV_1005,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_SRINV_1006,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X83Y53",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIF_MUX_1003,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_CLKINV_1005,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_SRINV_1006,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y40",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_DIG_MUX_1008,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_CLKINV_1009,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_SRINV_1010,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y40",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_DIF_MUX_1007,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_CLKINV_1009,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_SRINV_1010,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y40",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_DIG_MUX_1095,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_CLKINV_1096,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_SRINV_1097,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B0_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y40",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_DIF_MUX_1094,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_CLKINV_1096,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_0_SRINV_1097,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X82Y43",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIG_MUX_1139,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_CLKINV_1140,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_SRINV_1141,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X82Y43",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIF_MUX_1138,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_CLKINV_1140,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_SRINV_1141,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X83Y43",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIG_MUX_1143,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_CLKINV_1144,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_SRINV_1145,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X83Y43",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIF_MUX_1142,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_CLKINV_1144,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_SRINV_1145,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_DIG_MUX_1147,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_CLKINV_1148,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_SRINV_1149,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_DIF_MUX_1146,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_CLKINV_1148,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_SRINV_1149,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_DIG_MUX_1151,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_CLKINV_1152,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_SRINV_1153,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B0_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y52",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_DIF_MUX_1150,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_CLKINV_1152,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_SRINV_1153,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y42",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIG_MUX_1155,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_CLKINV_1156,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_SRINV_1157,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd4 : X_SFF
    generic map(
      LOC => "SLICE_X75Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_DYMUX_1628,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_SRFFMUX_1629,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_71
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_14 : X_SFF
    generic map(
      LOC => "SLICE_X89Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_14_DYMUX_1630,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_14_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_14_SRFFMUX_1631,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(14)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_15 : X_SFF
    generic map(
      LOC => "SLICE_X90Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_15_DYMUX_1632,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_15_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_15_SRFFMUX_1633,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(15)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_17 : X_SFF
    generic map(
      LOC => "SLICE_X91Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_17_DYMUX_1634,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_17_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_17_SRFFMUX_1635,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(17)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone3_clk90 : X_FF
    generic map(
      LOC => "SLICE_X86Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90_DXMUX_1636,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90_CLKINV_1637,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33 : X_LUT4
    generic map(
      INIT => X"E0FF",
      LOC => "SLICE_X65Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map100_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In46 : X_LUT4
    generic map(
      INIT => X"FEEE",
      LOC => "SLICE_X65Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map91_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map100,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4 : X_SFF
    generic map(
      LOC => "SLICE_X65Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_DXMUX_1638,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CEINV_1641,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CLKINV_1640,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_SRFFMUX_1639,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1 : X_SFF
    generic map(
      LOC => "SLICE_X60Y58",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_DYMUX_1642,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_CLKINV_1644,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_SRFFMUX_1643,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_50
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y54",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_DIG_MUX_1195,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_CLKINV_1196,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_SRINV_1197,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y54",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_DIF_MUX_1194,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_CLKINV_1196,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_SRINV_1197,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y54",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_DIG_MUX_1199,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_CLKINV_1200,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_SRINV_1201,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit3_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y54",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_DIF_MUX_1198,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_CLKINV_1200,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_SRINV_1201,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y41",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_DIG_MUX_1203,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_CLKINV_1204,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_SRINV_1205,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y41",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_DIF_MUX_1202,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_CLKINV_1204,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_SRINV_1205,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y41",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_DIG_MUX_1207,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_CLKINV_1208,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_SRINV_1209,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B0_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y41",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_DIF_MUX_1206,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_CLKINV_1208,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_0_SRINV_1209,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y47",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_DIG_MUX_1211,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_CLKINV_1212,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_SRINV_1213,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y47",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_DIF_MUX_1210,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_CLKINV_1212,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_SRINV_1213,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y47",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_DIG_MUX_1215,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_CLKINV_1216,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_SRINV_1217,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B1_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y47",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_DIF_MUX_1214,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_CLKINV_1216,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_1_SRINV_1217,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y41",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIG_MUX_1219,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_CLKINV_1220,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_SRINV_1221,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y41",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIF_MUX_1218,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_CLKINV_1220,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_SRINV_1221,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y41",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIG_MUX_1223,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_CLKINV_1224,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_SRINV_1225,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y41",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIF_MUX_1222,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_CLKINV_1224,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_SRINV_1225,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y40",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIG_MUX_1227,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_CLKINV_1228,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_SRINV_1229,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y40",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIF_MUX_1226,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_CLKINV_1228,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_SRINV_1229,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y40",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIG_MUX_1231,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_CLKINV_1232,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_SRINV_1233,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y44",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIF_MUX_1286,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_CLKINV_1288,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_SRINV_1289,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y49",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_DIG_MUX_1291,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_CLKINV_1292,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_SRINV_1293,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y49",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_DIF_MUX_1290,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_CLKINV_1292,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_SRINV_1293,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y49",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_DIG_MUX_1295,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_CLKINV_1296,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_SRINV_1297,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B1_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y49",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_DIF_MUX_1294,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_CLKINV_1296,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_1_SRINV_1297,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y45",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIG_MUX_1299,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_CLKINV_1300,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_SRINV_1301,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y45",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIF_MUX_1298,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_CLKINV_1300,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_SRINV_1301,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y45",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIG_MUX_1303,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_CLKINV_1304,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_SRINV_1305,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y45",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIF_MUX_1302,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_CLKINV_1304,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_SRINV_1305,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X82Y50",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_DIG_MUX_1307,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_CLKINV_1308,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_SRINV_1309,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0 : X_SFF
    generic map(
      LOC => "SLICE_X82Y27",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_DYMUX_1615,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_CLKINV_1617,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_SRFFMUX_1616,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_30
    );
  system_controller_inst_n0052_10_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X89Y14"
    )
    port map (
      ADR0 => system_controller_inst_current_input_address(10),
      ADR1 => system_controller_inst_n0055(10),
      ADR2 => system_controller_inst_N51,
      ADR3 => system_controller_inst_N01_0,
      O => system_controller_inst_n0052_10_pack_1
    );
  system_controller_inst_current_input_address_10 : X_FF
    generic map(
      LOC => "SLICE_X89Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_10_DXMUX_1618,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_10_CLKINV_1619,
      SET => GND,
      RST => system_controller_inst_current_input_address_10_FFX_RSTAND_3523,
      O => system_controller_inst_current_input_address(10)
    );
  system_controller_inst_current_input_address_10_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X89Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_address_10_FFX_RSTAND_3523
    );
  system_controller_inst_next_test_data_3_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X81Y33"
    )
    port map (
      ADR0 => system_controller_inst_n0056(3),
      ADR1 => system_controller_inst_test_data(3),
      ADR2 => system_controller_inst_N0,
      ADR3 => system_controller_inst_N61,
      O => system_controller_inst_next_test_data_3_pack_1
    );
  system_controller_inst_test_data_3 : X_FF
    generic map(
      LOC => "SLICE_X81Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_3_DXMUX_1620,
      CE => VCC,
      CLK => system_controller_inst_test_data_3_CLKINV_1621,
      SET => GND,
      RST => system_controller_inst_test_data_3_FFX_RSTAND_3524,
      O => system_controller_inst_test_data(3)
    );
  system_controller_inst_test_data_3_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X81Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_test_data_3_FFX_RSTAND_3524
    );
  system_controller_inst_next_input_data_10_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X78Y30"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_n0056(10),
      ADR2 => system_controller_inst_test_data(10),
      ADR3 => system_controller_inst_N71,
      O => system_controller_inst_next_input_data_10_pack_1
    );
  system_controller_inst_current_input_data_10 : X_FF
    generic map(
      LOC => "SLICE_X78Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_10_DXMUX_1622,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_10_CLKINV_1623,
      SET => GND,
      RST => system_controller_inst_current_input_data_10_FFX_RSTAND_3525,
      O => system_controller_inst_current_input_data(10)
    );
  system_controller_inst_current_input_data_10_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X78Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_10_FFX_RSTAND_3525
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd2 : X_SFF
    generic map(
      LOC => "SLICE_X74Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_DYMUX_1624,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_SRFFMUX_1625,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_69
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd3 : X_SFF
    generic map(
      LOC => "SLICE_X75Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_DYMUX_1626,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_SRFFMUX_1627,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_70
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y40",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIF_MUX_1230,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_CLKINV_1232,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_SRINV_1233,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y50",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIG_MUX_1235,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_CLKINV_1236,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_SRINV_1237,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y50",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIF_MUX_1234,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_CLKINV_1236,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_SRINV_1237,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y50",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIG_MUX_1239,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_CLKINV_1240,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_SRINV_1241,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y50",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIF_MUX_1238,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_CLKINV_1240,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_SRINV_1241,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y51",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIG_MUX_1243,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_CLKINV_1244,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_SRINV_1245,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y51",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIF_MUX_1242,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_CLKINV_1244,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_SRINV_1245,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y51",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIG_MUX_1247,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_CLKINV_1248,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_SRINV_1249,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y51",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIF_MUX_1246,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_CLKINV_1248,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_SRINV_1249,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X82Y51",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIG_MUX_1251,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_CLKINV_1252,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_SRINV_1253,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X82Y51",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIF_MUX_1250,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_CLKINV_1252,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_SRINV_1253,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X83Y51",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIG_MUX_1255,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_CLKINV_1256,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_SRINV_1257,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X83Y51",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIF_MUX_1254,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_CLKINV_1256,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_SRINV_1257,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y48",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIG_MUX_1259,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_CLKINV_1260,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_SRINV_1261,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y48",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIF_MUX_1258,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_CLKINV_1260,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_SRINV_1261,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y48",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIG_MUX_1263,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_CLKINV_1264,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_SRINV_1265,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y48",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIF_MUX_1262,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_CLKINV_1264,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_SRINV_1265,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y45",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIG_MUX_1267,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_CLKINV_1268,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_SRINV_1269,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y45",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIF_MUX_1266,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_CLKINV_1268,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_SRINV_1269,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y45",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIG_MUX_1271,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_CLKINV_1272,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_SRINV_1273,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y45",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIF_MUX_1270,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_CLKINV_1272,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_SRINV_1273,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X82Y49",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_DIG_MUX_1275,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_CLKINV_1276,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_SRINV_1277,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X82Y49",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_DIF_MUX_1274,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_CLKINV_1276,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_SRINV_1277,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X83Y49",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_DIG_MUX_1279,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_CLKINV_1280,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_SRINV_1281,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B0_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X83Y49",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_DIF_MUX_1278,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_CLKINV_1280,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_SRINV_1281,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y44",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIG_MUX_1283,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_CLKINV_1284,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_SRINV_1285,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y44",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIF_MUX_1282,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_CLKINV_1284,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_SRINV_1285,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y44",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIG_MUX_1287,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_CLKINV_1288,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_SRINV_1289,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD222",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_15_OUTPUT_OFF_O1INV_3527,
      D1 => ddr2_dq_15_OUTPUT_OFF_O2INV_3526,
      CE => VCC,
      C0 => ddr2_dq_15_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_15_OUTPUT_OTCLK2INV_1355,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_dq_q
    );
  ddr2_dq_15_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(15),
      O => ddr2_dq_15_OUTPUT_OFF_O2INV_3526
    );
  ddr2_dq_15_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD222",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(15),
      O => ddr2_dq_15_OUTPUT_OFF_O1INV_3527
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD213",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_8_OUTPUT_OFF_O1INV_3529,
      D1 => ddr2_dq_8_OUTPUT_OFF_O2INV_3528,
      CE => VCC,
      C0 => ddr2_dq_8_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_8_OUTPUT_OTCLK2INV_1356,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_dq_q
    );
  ddr2_dq_8_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(8),
      O => ddr2_dq_8_OUTPUT_OFF_O2INV_3528
    );
  ddr2_dq_8_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD213",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(8),
      O => ddr2_dq_8_OUTPUT_OFF_O1INV_3529
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD214",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_9_OUTPUT_OFF_O1INV_3531,
      D1 => ddr2_dq_9_OUTPUT_OFF_O2INV_3530,
      CE => VCC,
      C0 => ddr2_dq_9_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_9_OUTPUT_OTCLK2INV_1407,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_dq_q
    );
  ddr2_dq_9_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(9),
      O => ddr2_dq_9_OUTPUT_OFF_O2INV_3530
    );
  ddr2_dq_9_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD214",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(9),
      O => ddr2_dq_9_OUTPUT_OFF_O1INV_3531
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_0_1 : X_LUT4
    generic map(
      INIT => X"C840",
      LOC => "SLICE_X65Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0 : X_SFF
    generic map(
      LOC => "SLICE_X65Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_DYMUX_1492,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_CLKINV_1494,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_SRFFMUX_1493,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_LPM_ADD_SUB_2_0_xo_1_1 : X_LUT4
    generic map(
      INIT => X"956A",
      LOC => "SLICE_X58Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1 : X_SFF
    generic map(
      LOC => "SLICE_X58Y13",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_DYMUX_1495,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_CLKINV_1497,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_SRFFMUX_1496,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_LPM_ADD_SUB_2_01_xo_1_1 : X_LUT4
    generic map(
      INIT => X"C33C",
      LOC => "SLICE_X59Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2 : X_SFF
    generic map(
      LOC => "SLICE_X59Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_DYMUX_1498,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_CLKINV_1500,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_SRFFMUX_1499,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"EEAA",
      LOC => "SLICE_X67Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_46,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X67Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_1_DYMUX_1501,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_1_SRFFMUX_1502,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_1_xor11 : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X49Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X49Y19",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DYMUX_1503,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CEINV_1505,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_SRFFMUX_1504,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty1 : X_LUT4
    generic map(
      INIT => X"0FFF",
      LOC => "SLICE_X60Y59"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r : X_SFF
    generic map(
      LOC => "SLICE_X60Y59",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_DYMUX_1506,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_CLKINV_1508,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_SRFFMUX_1507,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_47
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_0_1 : X_LUT4
    generic map(
      INIT => X"0500",
      LOC => "SLICE_X80Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N26,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X82Y50",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_DIF_MUX_1306,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_CLKINV_1308,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_SRINV_1309,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X83Y50",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_DIG_MUX_1311,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_CLKINV_1312,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_SRINV_1313,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit1_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X83Y50",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_DIF_MUX_1310,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_CLKINV_1312,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_SRINV_1313,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y44",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIG_MUX_1315,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_CLKINV_1316,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_SRINV_1317,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y44",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIF_MUX_1314,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_CLKINV_1316,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_SRINV_1317,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y44",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIG_MUX_1319,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_CLKINV_1320,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_SRINV_1321,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y44",
      XON => FALSE
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIF_MUX_1318,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_CLKINV_1320,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_SRINV_1321,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X80Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_DYMUX_1509,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_SRFFMUX_1510,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"4410",
      LOC => "SLICE_X75Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X75Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_DYMUX_1511,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1_SRFFMUX_1512,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_2_1 : X_LUT4
    generic map(
      INIT => X"FAEA",
      LOC => "SLICE_X74Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X74Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_DYMUX_1513,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_SRFFMUX_1514,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"1010",
      LOC => "SLICE_X71Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X71Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_DYMUX_1515,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0_SRFFMUX_1516,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"EAEA",
      LOC => "SLICE_X70Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X70Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_DYMUX_1517,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_SRFFMUX_1518,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y37"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_12_DIG_MUX_1520,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_12_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_12_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_12 : X_FF
    generic map(
      LOC => "SLICE_X88Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_12_DYMUX_1519,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_12_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y33"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_15_DIG_MUX_1522,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_15_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_15_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_SRL16E_Q15_UNCONNECTED
    );
  system_controller_inst_next_loop_count_1_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X88Y21"
    )
    port map (
      ADR0 => system_controller_inst_n0054(1),
      ADR1 => system_controller_inst_N110_0,
      ADR2 => system_controller_inst_N62,
      ADR3 => system_controller_inst_loop_count(1),
      O => system_controller_inst_next_loop_count_1_pack_1
    );
  system_controller_inst_loop_count_1 : X_FF
    generic map(
      LOC => "SLICE_X88Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_1_DXMUX_2990,
      CE => VCC,
      CLK => system_controller_inst_loop_count_1_CLKINV_2993,
      SET => GND,
      RST => system_controller_inst_loop_count_1_SRFFMUX_2992,
      O => system_controller_inst_loop_count(1)
    );
  system_controller_inst_Ker194 : X_LUT4
    generic map(
      INIT => X"32FA",
      LOC => "SLICE_X88Y24"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd6_42,
      ADR1 => system_controller_inst_Mcompar_n0037_nor_cyo2,
      ADR2 => system_controller_inst_current_state_FFd10_35,
      ADR3 => system_controller_inst_Mcompar_n0037_nor_cyo8,
      O => system_controller_inst_Ker19_map686
    );
  system_controller_inst_next_loop_count_9_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X88Y25"
    )
    port map (
      ADR0 => system_controller_inst_n0054(9),
      ADR1 => system_controller_inst_N110_0,
      ADR2 => system_controller_inst_N72,
      ADR3 => system_controller_inst_loop_count(9),
      O => system_controller_inst_next_loop_count_9_pack_1
    );
  system_controller_inst_loop_count_9 : X_FF
    generic map(
      LOC => "SLICE_X88Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_9_DXMUX_2994,
      CE => VCC,
      CLK => system_controller_inst_loop_count_9_CLKINV_2995,
      SET => GND,
      RST => system_controller_inst_loop_count_9_FFX_RSTAND_3532,
      O => system_controller_inst_loop_count(9)
    );
  system_controller_inst_loop_count_9_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X88Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_loop_count_9_FFX_RSTAND_3532
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03781 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X88Y26"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0238_56,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0378
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_2 : X_SFF
    generic map(
      LOC => "SLICE_X88Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DYMUX_2997,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CEINV_2999,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_SRFFMUX_2998,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_1_1 : X_LUT4
    generic map(
      INIT => X"EDED",
      LOC => "SLICE_X88Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0238_56,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1 : X_SFF
    generic map(
      LOC => "SLICE_X88Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DXMUX_2996,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CEINV_2999,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_SRFFMUX_2998,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y30"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DIG_MUX_3003,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_SRINV_3005,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_CLKINV_3004,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_3 : X_FF
    generic map(
      LOC => "SLICE_X88Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DYMUX_3002,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_CLKINV_3004,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X89Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_DXMUX_3140,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_CEINV_3144,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_CLKINV_3143,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_SRFFMUX_3142,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(2)
    );
  system_controller_inst_user_input_address_4 : X_FF
    generic map(
      LOC => "SLICE_X90Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_3_DYMUX_3146,
      CE => VCC,
      CLK => user_input_address_3_CLKINV_3148,
      SET => GND,
      RST => user_input_address_3_SRFFMUX_3147,
      O => user_input_address(4)
    );
  system_controller_inst_user_input_address_3 : X_FF
    generic map(
      LOC => "SLICE_X90Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_3_DXMUX_3145,
      CE => VCC,
      CLK => user_input_address_3_CLKINV_3148,
      SET => GND,
      RST => user_input_address_3_SRFFMUX_3147,
      O => user_input_address(3)
    );
  system_controller_inst_user_input_address_18 : X_FF
    generic map(
      LOC => "SLICE_X90Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_17_DYMUX_3150,
      CE => VCC,
      CLK => user_input_address_17_CLKINV_3152,
      SET => GND,
      RST => user_input_address_17_SRFFMUX_3151,
      O => user_input_address(18)
    );
  system_controller_inst_user_input_address_17 : X_FF
    generic map(
      LOC => "SLICE_X90Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_17_DXMUX_3149,
      CE => VCC,
      CLK => user_input_address_17_CLKINV_3152,
      SET => GND,
      RST => user_input_address_17_SRFFMUX_3151,
      O => user_input_address(17)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_18 : X_SFF
    generic map(
      LOC => "SLICE_X90Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_DYMUX_3154,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_SRFFMUX_3155,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(18)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_11 : X_SFF
    generic map(
      LOC => "SLICE_X90Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_DXMUX_3153,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_11_SRFFMUX_3155,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(11)
    );
  system_controller_inst_current_input_address_15 : X_FF
    generic map(
      LOC => "SLICE_X90Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_14_DYMUX_3157,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_14_CLKINV_3159,
      SET => GND,
      RST => system_controller_inst_current_input_address_14_SRFFMUX_3158,
      O => system_controller_inst_current_input_address(15)
    );
  system_controller_inst_n0052_14_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X90Y12"
    )
    port map (
      ADR0 => system_controller_inst_current_input_address(14),
      ADR1 => system_controller_inst_N01_0,
      ADR2 => system_controller_inst_N51,
      ADR3 => system_controller_inst_n0055(14),
      O => system_controller_inst_n0052_14_pack_1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD209",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_6_OUTPUT_OFF_O1INV_3534,
      D1 => ddr2_dq_6_OUTPUT_OFF_O2INV_3533,
      CE => VCC,
      C0 => ddr2_dq_6_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_6_OUTPUT_OTCLK2INV_1350,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_dq_q
    );
  ddr2_dq_6_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(6),
      O => ddr2_dq_6_OUTPUT_OFF_O2INV_3533
    );
  ddr2_dq_6_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD209",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(6),
      O => ddr2_dq_6_OUTPUT_OFF_O1INV_3534
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD210",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_7_OUTPUT_OFF_O1INV_3536,
      D1 => ddr2_dq_7_OUTPUT_OFF_O2INV_3535,
      CE => VCC,
      C0 => ddr2_dq_7_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_7_OUTPUT_OTCLK2INV_1352,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_dq_q
    );
  ddr2_dq_7_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(7),
      O => ddr2_dq_7_OUTPUT_OFF_O2INV_3535
    );
  ddr2_dq_7_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD210",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(7),
      O => ddr2_dq_7_OUTPUT_OFF_O1INV_3536
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD203",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_2_OUTPUT_OFF_O1INV_3538,
      D1 => ddr2_dq_2_OUTPUT_OFF_O2INV_3537,
      CE => VCC,
      C0 => ddr2_dq_2_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_2_OUTPUT_OTCLK2INV_1336,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_dq_q
    );
  ddr2_dq_2_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(2),
      O => ddr2_dq_2_OUTPUT_OFF_O2INV_3537
    );
  ddr2_dq_2_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD203",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(2),
      O => ddr2_dq_2_OUTPUT_OFF_O1INV_3538
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2 : X_FDDRCPE
    generic map(
      LOC => "PAD212",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dqs_1_OUTPUT_OFF_O1INV_3539,
      D1 => ddr2_dqs_1_OUTPUT_OFF_O2INVNOT,
      CE => VCC,
      C0 => ddr2_dqs_1_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dqs_1_OUTPUT_OTCLK2INV_1337,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q
    );
  ddr2_dqs_1_OUTPUT_OFF_O2INV : X_INV
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_reset,
      O => ddr2_dqs_1_OUTPUT_OFF_O2INVNOT
    );
  ddr2_dqs_1_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_dqs_1_OUTPUT_OFF_O1INV_3539
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD204",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_3_OUTPUT_OFF_O1INV_3541,
      D1 => ddr2_dq_3_OUTPUT_OFF_O2INV_3540,
      CE => VCC,
      C0 => ddr2_dq_3_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_3_OUTPUT_OTCLK2INV_1339,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_dq_q
    );
  ddr2_dq_3_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(3),
      O => ddr2_dq_3_OUTPUT_OFF_O2INV_3540
    );
  ddr2_dq_3_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD204",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(3),
      O => ddr2_dq_3_OUTPUT_OFF_O1INV_3541
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122562 : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X66Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N550
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3 : X_SFF
    generic map(
      LOC => "SLICE_X66Y11",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DXMUX_2366,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_CLKINV_2369,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_SRFFMUX_2368,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X66Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DYMUX_2371,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_SRFFMUX_2372,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In17 : X_LUT4
    generic map(
      INIT => X"F8F8",
      LOC => "SLICE_X66Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map85_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N0_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map81_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10 : X_SFF
    generic map(
      LOC => "SLICE_X66Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DXMUX_2370,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_SRFFMUX_2372,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_37
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3 : X_SFF
    generic map(
      LOC => "SLICE_X66Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_DYMUX_2374,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_CEINV_2376,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_SRFFMUX_2375,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"7878",
      LOC => "SLICE_X66Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X66Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_DXMUX_2373,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_CEINV_2376,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2_SRFFMUX_2375,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0 : X_SFF
    generic map(
      LOC => "SLICE_X67Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_DYMUX_2377,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_CLKINV_2379,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_SRFFMUX_2378,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122526 : X_LUT4
    generic map(
      INIT => X"8421",
      LOC => "SLICE_X67Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N518
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_tapForDqs_2 : X_SFF
    generic map(
      LOC => "SLICE_X72Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_delay_sel_1_DYMUX_2381,
      CE => mem_interface_top_inst_delay_sel_1_CEINV_2384,
      CLK => mem_interface_top_inst_delay_sel_1_CLKINV_2383,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_delay_sel_1_SRFFMUX_2382,
      O => mem_interface_top_inst_delay_sel(2)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD220",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_13_OUTPUT_OFF_O1INV_3543,
      D1 => ddr2_dq_13_OUTPUT_OFF_O2INV_3542,
      CE => VCC,
      C0 => ddr2_dq_13_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_13_OUTPUT_OTCLK2INV_1340,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_dq_q
    );
  ddr2_dq_13_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(13),
      O => ddr2_dq_13_OUTPUT_OFF_O2INV_3542
    );
  ddr2_dq_13_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD220",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(13),
      O => ddr2_dq_13_OUTPUT_OFF_O1INV_3543
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD207",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_4_OUTPUT_OFF_O1INV_3545,
      D1 => ddr2_dq_4_OUTPUT_OFF_O2INV_3544,
      CE => VCC,
      C0 => ddr2_dq_4_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_4_OUTPUT_OTCLK2INV_1341,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_dq_q
    );
  ddr2_dq_4_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(4),
      O => ddr2_dq_4_OUTPUT_OFF_O2INV_3544
    );
  ddr2_dq_4_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD207",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(4),
      O => ddr2_dq_4_OUTPUT_OFF_O1INV_3545
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD208",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_5_OUTPUT_OFF_O1INV_3547,
      D1 => ddr2_dq_5_OUTPUT_OFF_O2INV_3546,
      CE => VCC,
      C0 => ddr2_dq_5_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_5_OUTPUT_OTCLK2INV_1348,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_dq_q
    );
  ddr2_dq_5_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(5),
      O => ddr2_dq_5_OUTPUT_OFF_O2INV_3546
    );
  ddr2_dq_5_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD208",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(5),
      O => ddr2_dq_5_OUTPUT_OFF_O1INV_3547
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD221",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_14_OUTPUT_OFF_O1INV_3549,
      D1 => ddr2_dq_14_OUTPUT_OFF_O2INV_3548,
      CE => VCC,
      C0 => ddr2_dq_14_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_14_OUTPUT_OTCLK2INV_1349,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_dq_q
    );
  ddr2_dq_14_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(14),
      O => ddr2_dq_14_OUTPUT_OFF_O2INV_3548
    );
  ddr2_dq_14_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(14),
      O => ddr2_dq_14_OUTPUT_OFF_O1INV_3549
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_15 : X_FF
    generic map(
      LOC => "SLICE_X91Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_15_DYMUX_1521,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_15_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(15)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_In1 : X_LUT4
    generic map(
      INIT => X"FF40",
      LOC => "SLICE_X81Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N63,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N26,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0217_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6 : X_SFF
    generic map(
      LOC => "SLICE_X81Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_DYMUX_1523,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_SRFFMUX_1524,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_52
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9 : X_SFF
    generic map(
      LOC => "SLICE_X75Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DYMUX_1526,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_SRFFMUX_1527,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"000E",
      LOC => "SLICE_X75Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X75Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DXMUX_1525,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_SRFFMUX_1527,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n00081 : X_LUT4
    generic map(
      INIT => X"AA00",
      LOC => "SLICE_X61Y57"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_55,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0008_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid : X_SFF
    generic map(
      LOC => "SLICE_X61Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => led_o_1_OBUF_DYMUX_1528,
      CE => VCC,
      CLK => led_o_1_OBUF_CLKINV_1530,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => led_o_1_OBUF_SRFFMUX_1529,
      O => led_o_1_OBUF_4
    );
  system_controller_inst_n0052_1_1 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X90Y11"
    )
    port map (
      ADR0 => system_controller_inst_current_input_address(1),
      ADR1 => system_controller_inst_N01_0,
      ADR2 => system_controller_inst_N51,
      ADR3 => VCC,
      O => system_controller_inst_n0052_1_pack_1
    );
  system_controller_inst_current_input_address_1 : X_FF
    generic map(
      LOC => "SLICE_X90Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_1_DYMUX_1531,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_1_CLKINV_1532,
      SET => GND,
      RST => system_controller_inst_current_input_address_1_FFY_RSTAND_3550,
      O => system_controller_inst_current_input_address(1)
    );
  system_controller_inst_current_input_address_1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X90Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_address_1_FFY_RSTAND_3550
    );
  system_controller_inst_n0052_2_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X90Y10"
    )
    port map (
      ADR0 => system_controller_inst_current_input_address(2),
      ADR1 => system_controller_inst_N51,
      ADR2 => system_controller_inst_n0055(2),
      ADR3 => system_controller_inst_N01_0,
      O => system_controller_inst_n0052_2_pack_1
    );
  system_controller_inst_current_input_address_2 : X_FF
    generic map(
      LOC => "SLICE_X90Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_2_DYMUX_1533,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_2_CLKINV_1534,
      SET => GND,
      RST => system_controller_inst_current_input_address_2_FFY_RSTAND_3551,
      O => system_controller_inst_current_input_address(2)
    );
  system_controller_inst_current_input_address_2_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X90Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_address_2_FFY_RSTAND_3551
    );
  mem_interface_top_inst_ddr2_top0_controller0_n00311 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X57Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_57,
      ADR1 => auto_ref_req,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0031_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0070131_G : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X61Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N766_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N736_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N793,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N709_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N832
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psinc_val : X_SFF
    generic map(
      LOC => "SLICE_X61Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_DXMUX_1416,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CEINV_1421,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CLKINV_1420,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_SRFFMUX_1419,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11 : X_SFF
    generic map(
      LOC => "SLICE_X64Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_DXMUX_1422,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_SRFFMUX_1425,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_21
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_1_G : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X65Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_16,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_19,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N667
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X65Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_DXMUX_1426,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_SRFFMUX_1429,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_In1_G : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X83Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_23,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N57
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2 : X_SFF
    generic map(
      LOC => "SLICE_X83Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_DXMUX_1430,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_SRFFMUX_1434,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_22
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03021_G : X_LUT4
    generic map(
      INIT => X"C8C8",
      LOC => "SLICE_X84Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_25,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_24,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N55
    );
  mem_interface_top_inst_ddr2_top0_controller0_ACK_REG_INST1 : X_FF
    generic map(
      LOC => "SLICE_X84Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_cmd_ack_DXMUX_1435,
      CE => VCC,
      CLK => user_cmd_ack_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => user_cmd_ack
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X48Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_rt_1440
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4 : X_SFF
    generic map(
      LOC => "SLICE_X48Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_DXMUX_1438,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CEINV_1443,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_SRFFMUX_1442,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4)
    );
  system_controller_inst_next_input_data_0_1_G : X_LUT4
    generic map(
      INIT => X"CCCD",
      LOC => "SLICE_X82Y28"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd11_26,
      ADR1 => system_controller_inst_N82_0,
      ADR2 => system_controller_inst_current_state_FFd5_27,
      ADR3 => system_controller_inst_current_state_FFd4_28,
      O => system_controller_inst_N443
    );
  system_controller_inst_current_input_data_0 : X_FF
    generic map(
      LOC => "SLICE_X82Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_0_DXMUX_1357,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_0_CLKINV_1360,
      SET => GND,
      RST => system_controller_inst_current_input_data_0_FFX_RSTAND_3552,
      O => system_controller_inst_current_input_data(0)
    );
  system_controller_inst_current_input_data_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X82Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_0_FFX_RSTAND_3552
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_xor11_G : X_LUT4
    generic map(
      INIT => X"78F0",
      LOC => "SLICE_X52Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N79
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4 : X_SFF
    generic map(
      LOC => "SLICE_X52Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_DXMUX_1361,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CEINV_1367,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CLKINV_1366,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_SRFFMUX_1365,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In105_G : X_LUT4
    generic map(
      INIT => X"F088",
      LOC => "SLICE_X66Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map226_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map244_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N838
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2 : X_SFF
    generic map(
      LOC => "SLICE_X66Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_DXMUX_1368,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CEINV_1373,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CLKINV_1372,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_SRFFMUX_1371,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0067_G : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X63Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_33,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N828
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp : X_SFF
    generic map(
      LOC => "SLICE_X63Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_DXMUX_1380,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CEINV_1385,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CLKINV_1384,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_SRFFMUX_1383,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_3_41_G : X_LUT4
    generic map(
      INIT => X"00FE",
      LOC => "SLICE_X44Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_N671
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3 : X_SFF
    generic map(
      LOC => "SLICE_X44Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_DXMUX_1386,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_SRFFMUX_1389,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_In_rn_0111_G : X_LUT4
    generic map(
      INIT => X"FCE4",
      LOC => "SLICE_X66Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N840
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1 : X_SFF
    generic map(
      LOC => "SLICE_X66Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_DXMUX_1390,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CEINV_1395,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CLKINV_1394,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_SRFFMUX_1393,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_Msub_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X83Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X83Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_DYMUX_1396,
      CE => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CEINV_1398,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_SRFFMUX_1397,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_Msub_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"FA05",
      LOC => "SLICE_X83Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X83Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_DYMUX_1400,
      CE => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CEINV_1402,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_REVUSED_1399,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_SRFFMUX_1401,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_0_1 : X_LUT4
    generic map(
      INIT => X"EF20",
      LOC => "SLICE_X55Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0 : X_SFF
    generic map(
      LOC => "SLICE_X55Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DYMUX_1403,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CEINV_1406,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CLKINV_1405,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_SRFFMUX_1404,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_3_1 : X_LUT4
    generic map(
      INIT => X"F0D8",
      LOC => "SLICE_X56Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(3),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3 : X_SFF
    generic map(
      LOC => "SLICE_X56Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_DYMUX_1444,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_CEINV_1447,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_CLKINV_1446,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3_SRFFMUX_1445,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(3)
    );
  system_controller_inst_next_input_data_29_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X76Y36"
    )
    port map (
      ADR0 => system_controller_inst_test_data(29),
      ADR1 => system_controller_inst_N71,
      ADR2 => system_controller_inst_N0,
      ADR3 => system_controller_inst_n0056(29),
      O => system_controller_inst_next_input_data_29_pack_1
    );
  system_controller_inst_current_input_data_29 : X_FF
    generic map(
      LOC => "SLICE_X76Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_29_DYMUX_1448,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_29_CLKINV_1449,
      SET => GND,
      RST => system_controller_inst_current_input_data_29_FFY_RSTAND_3553,
      O => system_controller_inst_current_input_data(29)
    );
  system_controller_inst_current_input_data_29_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X76Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_29_FFY_RSTAND_3553
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"EEBA",
      LOC => "SLICE_X44Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N171,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X44Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_DYMUX_1450,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_SRFFMUX_1451,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X68Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X68Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DYMUX_1452,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CEINV_1454,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_SRFFMUX_1453,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_20_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X60Y49"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_4_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_20_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_20 : X_SFF
    generic map(
      LOC => "SLICE_X60Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_20_DYMUX_1455,
      CE => user_output_data_20_CEINV_1458,
      CLK => user_output_data_20_CLKINV_1457,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_20_SRFFMUX_1456,
      O => user_output_data(20)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_21_1 : X_LUT4
    generic map(
      INIT => X"CCAA",
      LOC => "SLICE_X60Y52"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_5_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_5_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_21_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_21 : X_SFF
    generic map(
      LOC => "SLICE_X60Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_21_DYMUX_1459,
      CE => user_output_data_21_CEINV_1462,
      CLK => user_output_data_21_CLKINV_1461,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_21_SRFFMUX_1460,
      O => user_output_data(21)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_In1 : X_LUT4
    generic map(
      INIT => X"C0E0",
      LOC => "SLICE_X65Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N01_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N69,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N501_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N59_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0213_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12 : X_SFF
    generic map(
      LOC => "SLICE_X65Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_DYMUX_1463,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_SRFFMUX_1464,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"3FC0",
      LOC => "SLICE_X82Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X82Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_2_DYMUX_1583,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_2_CEINV_1586,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_2_CLKINV_1585,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_2_SRFFMUX_1584,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X88Y50"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X88Y50",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_DYMUX_1587,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CEINV_1590,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CLKINV_1589,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_SRFFMUX_1588,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg : X_SFF
    generic map(
      LOC => "SLICE_X46Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_DYMUX_1591,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_SRFFMUX_1592,
      O => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_65
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_4_SW0 : X_LUT4
    generic map(
      INIT => X"EF5F",
      LOC => "SLICE_X66Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N824_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_4_Q : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X66Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N824,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selTap_4 : X_SFF
    generic map(
      LOC => "SLICE_X66Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_DXMUX_1593,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CEINV_1596,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CLKINV_1595,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_SRFFMUX_1594,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(4)
    );
  system_controller_inst_user_command_register_0 : X_FF
    generic map(
      LOC => "SLICE_X70Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_command_register_2_DYMUX_1597,
      CE => VCC,
      CLK => user_command_register_2_CLKINV_1598,
      SET => GND,
      RST => user_command_register_2_FFY_RSTAND_3554,
      O => user_command_register(2)
    );
  user_command_register_2_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X70Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_command_register_2_FFY_RSTAND_3554
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13 : X_SFF
    generic map(
      LOC => "SLICE_X63Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DYMUX_1466,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_SRFFMUX_1467,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_39
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_2_1 : X_LUT4
    generic map(
      INIT => X"FFA8",
      LOC => "SLICE_X63Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0215,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X63Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DXMUX_1465,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_SRFFMUX_1467,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"CCFE",
      LOC => "SLICE_X76Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X76Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_DYMUX_1468,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0_SRFFMUX_1469,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0)
    );
  system_controller_inst_next_input_data_3_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X81Y34"
    )
    port map (
      ADR0 => system_controller_inst_test_data(3),
      ADR1 => system_controller_inst_N0,
      ADR2 => system_controller_inst_n0056(3),
      ADR3 => system_controller_inst_N71,
      O => system_controller_inst_next_input_data_3_pack_1
    );
  system_controller_inst_current_input_data_3 : X_FF
    generic map(
      LOC => "SLICE_X81Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_3_DYMUX_1470,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_3_CLKINV_1471,
      SET => GND,
      RST => system_controller_inst_current_input_data_3_FFY_RSTAND_3555,
      O => system_controller_inst_current_input_data(3)
    );
  system_controller_inst_current_input_data_3_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X81Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_3_FFY_RSTAND_3555
    );
  system_controller_inst_next_input_data_5_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X83Y30"
    )
    port map (
      ADR0 => system_controller_inst_test_data(5),
      ADR1 => system_controller_inst_N0,
      ADR2 => system_controller_inst_n0056(5),
      ADR3 => system_controller_inst_N71,
      O => system_controller_inst_next_input_data_5_pack_1
    );
  system_controller_inst_current_input_data_5 : X_FF
    generic map(
      LOC => "SLICE_X83Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_5_DYMUX_1472,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_5_CLKINV_1473,
      SET => GND,
      RST => system_controller_inst_current_input_data_5_FFY_RSTAND_3556,
      O => system_controller_inst_current_input_data(5)
    );
  system_controller_inst_current_input_data_5_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X83Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_5_FFY_RSTAND_3556
    );
  system_controller_inst_next_input_data_7_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X83Y31"
    )
    port map (
      ADR0 => system_controller_inst_n0056(7),
      ADR1 => system_controller_inst_N71,
      ADR2 => system_controller_inst_test_data(7),
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_input_data_7_pack_1
    );
  system_controller_inst_current_input_data_7 : X_FF
    generic map(
      LOC => "SLICE_X83Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_7_DYMUX_1474,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_7_CLKINV_1475,
      SET => GND,
      RST => system_controller_inst_current_input_data_7_FFY_RSTAND_3557,
      O => system_controller_inst_current_input_data(7)
    );
  system_controller_inst_current_input_data_7_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X83Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_7_FFY_RSTAND_3557
    );
  system_controller_inst_next_input_data_9_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X82Y33"
    )
    port map (
      ADR0 => system_controller_inst_n0056(9),
      ADR1 => system_controller_inst_N0,
      ADR2 => system_controller_inst_N71,
      ADR3 => system_controller_inst_test_data(9),
      O => system_controller_inst_next_input_data_9_pack_1
    );
  system_controller_inst_current_input_data_9 : X_FF
    generic map(
      LOC => "SLICE_X82Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_9_DYMUX_1476,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_9_CLKINV_1477,
      SET => GND,
      RST => system_controller_inst_current_input_data_9_FFY_RSTAND_3558,
      O => system_controller_inst_current_input_data(9)
    );
  system_controller_inst_current_input_data_9_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X82Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_9_FFY_RSTAND_3558
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"080F",
      LOC => "SLICE_X53Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N38_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N51,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X53Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DYMUX_1478,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_SRFFMUX_1479,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02921 : X_LUT4
    generic map(
      INIT => X"0C00",
      LOC => "SLICE_X68Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_40,
      O => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_value_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_CONFLICT : X_SFF
    generic map(
      LOC => "SLICE_X68Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_DYMUX_1480,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_SRFFMUX_1481,
      O => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_41
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_Mrom_data_Mrom_n0005 : X_LUT4
    generic map(
      INIT => X"0FCC",
      LOC => "SLICE_X61Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_N4_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_next_state : X_SFF
    generic map(
      LOC => "SLICE_X61Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_next_state_DYMUX_1482,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_next_state_CLKINV_1484,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_next_state_SRFFMUX_1483,
      O => mem_interface_top_inst_ddr2_top0_data_path0_next_state
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_6_1 : X_LUT4
    generic map(
      INIT => X"AACC",
      LOC => "SLICE_X60Y48"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_6_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_6_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_6_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_6 : X_SFF
    generic map(
      LOC => "SLICE_X60Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_6_DYMUX_1485,
      CE => user_output_data_6_CEINV_1488,
      CLK => user_output_data_6_CLKINV_1487,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_6_SRFFMUX_1486,
      O => user_output_data(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_int : X_SFF
    generic map(
      LOC => "SLICE_X81Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DYMUX_1490,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_SRFFMUX_1491,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_int_45
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03011 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X81Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_out_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int : X_SFF
    generic map(
      LOC => "SLICE_X81Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DXMUX_1489,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_SRFFMUX_1491,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_44
    );
  system_controller_inst_test_data_2 : X_FF
    generic map(
      LOC => "SLICE_X79Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_2_DYMUX_1545,
      CE => VCC,
      CLK => system_controller_inst_test_data_2_CLKINV_1546,
      SET => GND,
      RST => system_controller_inst_test_data_2_FFY_RSTAND_3559,
      O => system_controller_inst_test_data(2)
    );
  system_controller_inst_test_data_2_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X79Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_test_data_2_FFY_RSTAND_3559
    );
  system_controller_inst_next_test_data_4_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X83Y33"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_N61,
      ADR2 => system_controller_inst_n0056(4),
      ADR3 => system_controller_inst_test_data(4),
      O => system_controller_inst_next_test_data_4_pack_1
    );
  system_controller_inst_test_data_4 : X_FF
    generic map(
      LOC => "SLICE_X83Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_4_DYMUX_1547,
      CE => VCC,
      CLK => system_controller_inst_test_data_4_CLKINV_1548,
      SET => GND,
      RST => system_controller_inst_test_data_4_FFY_RSTAND_3560,
      O => system_controller_inst_test_data(4)
    );
  system_controller_inst_test_data_4_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X83Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_test_data_4_FFY_RSTAND_3560
    );
  system_controller_inst_next_test_data_7_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X82Y30"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_test_data(7),
      ADR2 => system_controller_inst_N61,
      ADR3 => system_controller_inst_n0056(7),
      O => system_controller_inst_next_test_data_7_pack_1
    );
  system_controller_inst_test_data_7 : X_FF
    generic map(
      LOC => "SLICE_X82Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_7_DYMUX_1549,
      CE => VCC,
      CLK => system_controller_inst_test_data_7_CLKINV_1550,
      SET => GND,
      RST => system_controller_inst_test_data_7_FFY_RSTAND_3561,
      O => system_controller_inst_test_data(7)
    );
  system_controller_inst_test_data_7_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X82Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_test_data_7_FFY_RSTAND_3561
    );
  system_controller_inst_next_test_data_8_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X83Y32"
    )
    port map (
      ADR0 => system_controller_inst_n0056(8),
      ADR1 => system_controller_inst_test_data(8),
      ADR2 => system_controller_inst_N61,
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_test_data_8_pack_1
    );
  system_controller_inst_test_data_8 : X_FF
    generic map(
      LOC => "SLICE_X83Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_8_DYMUX_1551,
      CE => VCC,
      CLK => system_controller_inst_test_data_8_CLKINV_1552,
      SET => GND,
      RST => system_controller_inst_test_data_8_FFY_RSTAND_3562,
      O => system_controller_inst_test_data(8)
    );
  system_controller_inst_test_data_8_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X83Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_test_data_8_FFY_RSTAND_3562
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"7F80",
      LOC => "SLICE_X82Y56"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X82Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_DYMUX_1553,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CEINV_1556,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CLKINV_1555,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_SRFFMUX_1554,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X88Y57"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X88Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_1_DYMUX_1557,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_1_CEINV_1560,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_1_CLKINV_1559,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_1_SRFFMUX_1558,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1 : X_SFF
    generic map(
      LOC => "SLICE_X57Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_DYMUX_1535,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_SRFFMUX_1536,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_58
    );
  system_controller_inst_current_state_FFd3_In : X_LUT4
    generic map(
      INIT => X"FFC4",
      LOC => "SLICE_X86Y24"
    )
    port map (
      ADR0 => system_controller_inst_N151,
      ADR1 => system_controller_inst_current_state_FFd2_61,
      ADR2 => system_controller_inst_loop_count(1),
      ADR3 => system_controller_inst_N12_0,
      O => system_controller_inst_current_state_FFd3_In_pack_1
    );
  system_controller_inst_current_state_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X86Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd3_DYMUX_1537,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd3_CLKINV_1538,
      SET => GND,
      RST => system_controller_inst_current_state_FFd3_FFY_RSTAND_3563,
      O => system_controller_inst_current_state_FFd3_62
    );
  system_controller_inst_current_state_FFd3_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X86Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_state_FFd3_FFY_RSTAND_3563
    );
  system_controller_inst_current_state_FFd4_In13 : X_LUT4
    generic map(
      INIT => X"FF8F",
      LOC => "SLICE_X85Y22"
    )
    port map (
      ADR0 => system_controller_inst_N181,
      ADR1 => system_controller_inst_current_state_FFd4_28,
      ADR2 => system_controller_inst_current_state_FFd4_In13_2_0,
      ADR3 => system_controller_inst_current_state_FFd4_In4_1_0,
      O => system_controller_inst_current_state_FFd4_In_pack_1
    );
  system_controller_inst_current_state_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X85Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd4_DYMUX_1539,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd4_CLKINV_1540,
      SET => GND,
      RST => system_controller_inst_current_state_FFd4_FFY_RSTAND_3564,
      O => system_controller_inst_current_state_FFd4_28
    );
  system_controller_inst_current_state_FFd4_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X85Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_state_FFd4_FFY_RSTAND_3564
    );
  system_controller_inst_next_test_data_0_1 : X_LUT4
    generic map(
      INIT => X"FDA8",
      LOC => "SLICE_X82Y31"
    )
    port map (
      ADR0 => system_controller_inst_test_data(0),
      ADR1 => system_controller_inst_N3411_0,
      ADR2 => system_controller_inst_N440_0,
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_test_data_0_pack_1
    );
  system_controller_inst_test_data_0 : X_FF
    generic map(
      LOC => "SLICE_X82Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_0_DYMUX_1541,
      CE => VCC,
      CLK => system_controller_inst_test_data_0_CLKINV_1542,
      SET => GND,
      RST => system_controller_inst_test_data_0_FFY_RSTAND_3565,
      O => system_controller_inst_test_data(0)
    );
  system_controller_inst_test_data_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X82Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_test_data_0_FFY_RSTAND_3565
    );
  system_controller_inst_next_test_data_1_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X79Y31"
    )
    port map (
      ADR0 => system_controller_inst_n0056(1),
      ADR1 => system_controller_inst_N0,
      ADR2 => system_controller_inst_Ker621,
      ADR3 => system_controller_inst_test_data(1),
      O => system_controller_inst_next_test_data_1_pack_1
    );
  system_controller_inst_test_data_1 : X_FF
    generic map(
      LOC => "SLICE_X79Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_1_DYMUX_1543,
      CE => VCC,
      CLK => system_controller_inst_test_data_1_CLKINV_1544,
      SET => GND,
      RST => system_controller_inst_test_data_1_FFY_RSTAND_3566,
      O => system_controller_inst_test_data(1)
    );
  system_controller_inst_test_data_1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X79Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_test_data_1_FFY_RSTAND_3566
    );
  system_controller_inst_next_test_data_2_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X79Y30"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_n0056(2),
      ADR2 => system_controller_inst_Ker62_59,
      ADR3 => system_controller_inst_test_data(2),
      O => system_controller_inst_next_test_data_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3 : X_SFF
    generic map(
      LOC => "SLICE_X84Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DXMUX_1655,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_SRFFMUX_1656,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_23
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_Q : X_LUT4
    generic map(
      INIT => X"01F1",
      LOC => "SLICE_X56Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N814_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1 : X_SFF
    generic map(
      LOC => "SLICE_X56Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_DXMUX_1657,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_CLKINV_1659,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_SRFFMUX_1658,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7 : X_SFF
    generic map(
      LOC => "SLICE_X86Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_DYMUX_1660,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_SRFFMUX_1661,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst180_r : X_FF
    generic map(
      LOC => "SLICE_X80Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_DYMUX_1662,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_3_66_SW0 : X_LUT4
    generic map(
      INIT => X"EF5A",
      LOC => "SLICE_X67Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N822_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_3_66 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X67Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N822,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selTap_3 : X_SFF
    generic map(
      LOC => "SLICE_X67Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_DXMUX_1663,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CEINV_1666,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CLKINV_1665,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_SRFFMUX_1664,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(3)
    );
  system_controller_inst_current_state_FFd6_In1 : X_LUT4
    generic map(
      INIT => X"88F8",
      LOC => "SLICE_X87Y23"
    )
    port map (
      ADR0 => system_controller_inst_N5_0,
      ADR1 => system_controller_inst_current_state_FFd6_42,
      ADR2 => system_controller_inst_current_state_FFd5_27,
      ADR3 => system_controller_inst_N310,
      O => system_controller_inst_current_state_FFd6_In_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_1 : X_SFF
    generic map(
      LOC => "SLICE_X82Y29",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_DYMUX_1645,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_CLKINV_1647,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_SRFFMUX_1646,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_76
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02951 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X53Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N38_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N51,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n02951_2_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_DONE_value_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_DONE : X_SFF
    generic map(
      LOC => "SLICE_X53Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => init_val_DXMUX_1648,
      CE => VCC,
      CLK => init_val_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => init_val_SRFFMUX_1649,
      O => init_val
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_6_1 : X_LUT4
    generic map(
      INIT => X"F0F9",
      LOC => "SLICE_X50Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(6),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N12_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0322,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_6_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6 : X_SFF
    generic map(
      LOC => "SLICE_X50Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_DXMUX_1650,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_SRFFMUX_1651,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X68Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_DYMUX_1652,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CEINV_1654,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_SRFFMUX_1653,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ba1_0_Q : X_LUT4
    generic map(
      INIT => X"2040",
      LOC => "SLICE_X83Y21"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N131,
      O => mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_In2 : X_LUT4
    generic map(
      INIT => X"FAF8",
      LOC => "SLICE_X84Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_81,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_82,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N29,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_83,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_In_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cy11 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X53Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_6_1 : X_LUT4
    generic map(
      INIT => X"4848",
      LOC => "SLICE_X53Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_6_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6 : X_SFF
    generic map(
      LOC => "SLICE_X53Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_DXMUX_1600,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CEINV_1603,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CLKINV_1602,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_SRFFMUX_1601,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6)
    );
  system_controller_inst_user_input_data_7 : X_FF
    generic map(
      LOC => "SLICE_X85Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_7_DYMUX_1604,
      CE => user_input_data_7_CEINV_1606,
      CLK => user_input_data_7_CLKINV_1605,
      SET => GND,
      RST => user_input_data_7_FFY_RSTAND_3567,
      O => user_input_data(7)
    );
  user_input_data_7_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X85Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_data_7_FFY_RSTAND_3567
    );
  system_controller_inst_user_input_data_9 : X_FF
    generic map(
      LOC => "SLICE_X84Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_9_DYMUX_1607,
      CE => user_input_data_9_CEINV_1609,
      CLK => user_input_data_9_CLKINV_1608,
      SET => GND,
      RST => user_input_data_9_FFY_RSTAND_3568,
      O => user_input_data(9)
    );
  user_input_data_9_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X84Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_data_9_FFY_RSTAND_3568
    );
  mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict : X_SFF
    generic map(
      LOC => "SLICE_X69Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_DYMUX_1610,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_SRFFMUX_1611,
      O => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_40
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n00021 : X_LUT4
    generic map(
      INIT => X"FCC0",
      LOC => "SLICE_X58Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0002_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3 : X_SFF
    generic map(
      LOC => "SLICE_X58Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_DXMUX_1612,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_CLKINV_1614,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_SRFFMUX_1613,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X82Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X82Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_DYMUX_1561,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_CEINV_1564,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_CLKINV_1563,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_SRFFMUX_1562,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"7F80",
      LOC => "SLICE_X84Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X84Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_DYMUX_1565,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_CEINV_1568,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_CLKINV_1567,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_3_SRFFMUX_1566,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X90Y42"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X90Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_DYMUX_1569,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CEINV_1572,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_CLKINV_1571,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_3_SRFFMUX_1570,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X88Y56"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X88Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_DYMUX_1573,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CEINV_1576,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CLKINV_1575,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_SRFFMUX_1574,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y31"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DIG_MUX_1578,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_CLKINV_1579,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31 : X_FF
    generic map(
      LOC => "SLICE_X87Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DYMUX_1577,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_CLKINV_1579,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(31)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y30"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DIG_MUX_1581,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_CLKINV_1582,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15 : X_FF
    generic map(
      LOC => "SLICE_X87Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DYMUX_1580,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_CLKINV_1582,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(15)
    );
  system_controller_inst_current_input_data_20 : X_FF
    generic map(
      LOC => "SLICE_X81Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_20_DXMUX_2667,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_20_CLKINV_2670,
      SET => GND,
      RST => system_controller_inst_current_input_data_20_SRFFMUX_2669,
      O => system_controller_inst_current_input_data(20)
    );
  system_controller_inst_test_data_31 : X_FF
    generic map(
      LOC => "SLICE_X81Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_30_DYMUX_2672,
      CE => VCC,
      CLK => system_controller_inst_test_data_30_CLKINV_2674,
      SET => GND,
      RST => system_controller_inst_test_data_30_SRFFMUX_2673,
      O => system_controller_inst_test_data(31)
    );
  system_controller_inst_next_test_data_30_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X81Y38"
    )
    port map (
      ADR0 => system_controller_inst_test_data(30),
      ADR1 => system_controller_inst_N0,
      ADR2 => system_controller_inst_Ker62_59,
      ADR3 => system_controller_inst_n0056(30),
      O => system_controller_inst_next_test_data_30_pack_1
    );
  system_controller_inst_test_data_30 : X_FF
    generic map(
      LOC => "SLICE_X81Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_30_DXMUX_2671,
      CE => VCC,
      CLK => system_controller_inst_test_data_30_CLKINV_2674,
      SET => GND,
      RST => system_controller_inst_test_data_30_SRFFMUX_2673,
      O => system_controller_inst_test_data(30)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03801 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X82Y25"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0380
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_o : X_SFF
    generic map(
      LOC => "SLICE_X82Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_DYMUX_2675,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_CLKINV_2677,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_SRFFMUX_2676,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_75
    );
  system_controller_inst_current_input_data_8 : X_FF
    generic map(
      LOC => "SLICE_X82Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_4_DYMUX_2679,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_4_CLKINV_2681,
      SET => GND,
      RST => system_controller_inst_current_input_data_4_SRFFMUX_2680,
      O => system_controller_inst_current_input_data(8)
    );
  system_controller_inst_next_input_data_4_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X82Y32"
    )
    port map (
      ADR0 => system_controller_inst_test_data(4),
      ADR1 => system_controller_inst_n0056(4),
      ADR2 => system_controller_inst_N71,
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_input_data_4_pack_1
    );
  system_controller_inst_current_input_data_4 : X_FF
    generic map(
      LOC => "SLICE_X82Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_4_DXMUX_2678,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_4_CLKINV_2681,
      SET => GND,
      RST => system_controller_inst_current_input_data_4_SRFFMUX_2680,
      O => system_controller_inst_current_input_data(4)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_2 : X_SFF
    generic map(
      LOC => "SLICE_X82Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_DYMUX_2683,
      CE => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CEINV_2686,
      CLK => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CLKINV_2685,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_SRFFMUX_2684,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(2)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0 : X_SFF
    generic map(
      LOC => "SLICE_X82Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_DXMUX_2682,
      CE => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CEINV_2686,
      CLK => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_CLKINV_2685,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_0_SRFFMUX_2684,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(0)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_2_1 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X82Y35"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_90,
      ADR1 => mem_interface_top_inst_ddr2_top0_rst_calib,
      ADR2 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(2),
      ADR3 => mem_interface_top_inst_delay_sel(2),
      O => mem_interface_top_inst_ddr2_top0_delay_sel(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X82Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DYMUX_2688,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CEINV_2691,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CLKINV_2690,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_SRFFMUX_2689,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X82Y40"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X82Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DXMUX_2687,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CEINV_2691,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CLKINV_2690,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_SRFFMUX_2689,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X82Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_DYMUX_2693,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CEINV_2696,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CLKINV_2695,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_SRFFMUX_2694,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X82Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X82Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_DXMUX_2692,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CEINV_2696,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_CLKINV_2695,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_1_SRFFMUX_2694,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X82Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_DYMUX_2698,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_CEINV_2701,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_CLKINV_2700,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_SRFFMUX_2699,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X82Y45"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X82Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_DXMUX_2697,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_CEINV_2701,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_CLKINV_2700,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_3_SRFFMUX_2699,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3)
    );
  system_controller_inst_next_loop_count_0_14 : X_LUT4
    generic map(
      INIT => X"EEAF",
      LOC => "SLICE_X89Y26"
    )
    port map (
      ADR0 => system_controller_inst_next_loop_count_0_map715_0,
      ADR1 => system_controller_inst_N72,
      ADR2 => system_controller_inst_N434,
      ADR3 => system_controller_inst_loop_count(0),
      O => system_controller_inst_next_loop_count_0_pack_1
    );
  system_controller_inst_loop_count_0 : X_FF
    generic map(
      LOC => "SLICE_X89Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_0_DXMUX_1741,
      CE => VCC,
      CLK => system_controller_inst_loop_count_0_CLKINV_1742,
      SET => GND,
      RST => system_controller_inst_loop_count_0_FFX_RSTAND_3569,
      O => system_controller_inst_loop_count(0)
    );
  system_controller_inst_loop_count_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X89Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_loop_count_0_FFX_RSTAND_3569
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_path_rst0_rst0_r : X_FF
    generic map(
      LOC => "SLICE_X88Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset_r_DYMUX_1743,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_reset_r_CLKINV_1744,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset_r
    );
  system_controller_inst_Ker9143 : X_LUT4
    generic map(
      INIT => X"FAAA",
      LOC => "SLICE_X86Y25"
    )
    port map (
      ADR0 => system_controller_inst_Ker91_map721_0,
      ADR1 => VCC,
      ADR2 => system_controller_inst_Ker91_map735_0,
      ADR3 => system_controller_inst_Ker91_map728,
      O => system_controller_inst_Ker91_map737
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_path_rst0_rst180_r : X_FF
    generic map(
      LOC => "SLICE_X86Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_DYMUX_1745,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X56Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180 : X_SFF
    generic map(
      LOC => "SLICE_X80Y24",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_sys_rst180_1_DYMUX_1746,
      CE => VCC,
      CLK => mem_interface_top_inst_sys_rst180_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_sys_rst180_1_SRFFMUX_1747,
      SRST => GND,
      O => mem_interface_top_inst_sys_rst180_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end : X_SFF
    generic map(
      LOC => "SLICE_X52Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_DYMUX_1748,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_SRFFMUX_1749,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_89
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_1 : X_SFF
    generic map(
      LOC => "SLICE_X81Y23",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst_1_DYMUX_1750,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst_1_CLKINV_1752,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_sys_rst_1_SRFFMUX_1751,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_1_100
    );
  system_controller_inst_current_state_FFd6 : X_FF
    generic map(
      LOC => "SLICE_X87Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd6_DXMUX_1667,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd6_CLKINV_1668,
      SET => GND,
      RST => system_controller_inst_current_state_FFd6_FFX_RSTAND_3570,
      O => system_controller_inst_current_state_FFd6_42
    );
  system_controller_inst_current_state_FFd6_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X87Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_state_FFd6_FFX_RSTAND_3570
    );
  system_controller_inst_next_loop_count_2_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X91Y25"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_N110_0,
      ADR2 => system_controller_inst_n0054(2),
      ADR3 => system_controller_inst_N62,
      O => system_controller_inst_next_loop_count_2_pack_1
    );
  system_controller_inst_loop_count_2 : X_FF
    generic map(
      LOC => "SLICE_X91Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_2_DXMUX_1669,
      CE => VCC,
      CLK => system_controller_inst_loop_count_2_CLKINV_1670,
      SET => GND,
      RST => system_controller_inst_loop_count_2_FFX_RSTAND_3571,
      O => system_controller_inst_loop_count(2)
    );
  system_controller_inst_loop_count_2_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X91Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_loop_count_2_FFX_RSTAND_3571
    );
  system_controller_inst_next_loop_count_11_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X89Y24"
    )
    port map (
      ADR0 => system_controller_inst_N110_0,
      ADR1 => system_controller_inst_n0054(11),
      ADR2 => system_controller_inst_N72,
      ADR3 => system_controller_inst_loop_count(11),
      O => system_controller_inst_next_loop_count_11_pack_1
    );
  system_controller_inst_loop_count_11 : X_FF
    generic map(
      LOC => "SLICE_X89Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_11_DXMUX_1671,
      CE => VCC,
      CLK => system_controller_inst_loop_count_11_CLKINV_1672,
      SET => GND,
      RST => system_controller_inst_loop_count_11_FFX_RSTAND_3572,
      O => system_controller_inst_loop_count(11)
    );
  system_controller_inst_loop_count_11_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X89Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_loop_count_11_FFX_RSTAND_3572
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_61 : X_LUT4
    generic map(
      INIT => X"DDDC",
      LOC => "SLICE_X57Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N279,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N257_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0 : X_SFF
    generic map(
      LOC => "SLICE_X57Y14",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_DXMUX_1674,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_CLKINV_1676,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_SRFFMUX_1675,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02022 : X_LUT4
    generic map(
      INIT => X"0044",
      LOC => "SLICE_X62Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0202
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02102 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X65Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0210
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_2_1 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X57Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2 : X_SFF
    generic map(
      LOC => "SLICE_X57Y12",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_DXMUX_1677,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_CLKINV_1679,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_SRFFMUX_1678,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02442 : X_LUT4
    generic map(
      INIT => X"00A0",
      LOC => "SLICE_X62Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N13,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0244
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker01 : X_LUT4
    generic map(
      INIT => X"3FFF",
      LOC => "SLICE_X62Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_18,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_20,
      O => mem_interface_top_inst_ddr2_top0_controller0_N0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_1_1 : X_LUT4
    generic map(
      INIT => X"F7F7",
      LOC => "SLICE_X57Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_1_2 : X_LUT4
    generic map(
      INIT => X"0606",
      LOC => "SLICE_X57Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1 : X_SFF
    generic map(
      LOC => "SLICE_X57Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_DXMUX_1680,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CEINV_1683,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CLKINV_1682,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_SRFFMUX_1681,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02472 : X_LUT4
    generic map(
      INIT => X"FFEF",
      LOC => "SLICE_X44Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N15,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0247
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n008855 : X_LUT4
    generic map(
      INIT => X"BBB8",
      LOC => "SLICE_X60Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N175,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0088_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psEn : X_SFF
    generic map(
      LOC => "SLICE_X60Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_DXMUX_1684,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CEINV_1687,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CLKINV_1686,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_SRFFMUX_1685,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_2_1 : X_LUT4
    generic map(
      INIT => X"BFBF",
      LOC => "SLICE_X52Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_2_2 : X_LUT4
    generic map(
      INIT => X"006C",
      LOC => "SLICE_X52Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2 : X_SFF
    generic map(
      LOC => "SLICE_X52Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_DXMUX_1688,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CEINV_1691,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CLKINV_1690,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_SRFFMUX_1689,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_1_1 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X41Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0254(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0268,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X41Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DXMUX_1692,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_SRFFMUX_1693,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n028341 : X_LUT4
    generic map(
      INIT => X"F0E0",
      LOC => "SLICE_X79Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N619_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N611_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N634_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N614,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0283
    );
  system_controller_inst_current_reg2_1 : X_FF
    generic map(
      LOC => "SLICE_X73Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg2_1_DYMUX_1704,
      CE => VCC,
      CLK => system_controller_inst_current_reg2_1_CLKINV_1705,
      SET => GND,
      RST => system_controller_inst_current_reg2_1_FFY_RSTAND_3573,
      O => system_controller_inst_current_reg2_1_Q
    );
  system_controller_inst_current_reg2_1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X73Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_reg2_1_FFY_RSTAND_3573
    );
  system_controller_inst_current_reg2_2 : X_FF
    generic map(
      LOC => "SLICE_X71Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg2_2_DYMUX_1706,
      CE => VCC,
      CLK => system_controller_inst_current_reg2_2_CLKINV_1707,
      SET => GND,
      RST => system_controller_inst_current_reg2_2_FFY_RSTAND_3574,
      O => system_controller_inst_current_reg2_2_Q
    );
  system_controller_inst_current_reg2_2_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X71Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_reg2_2_FFY_RSTAND_3574
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_7 : X_SFF
    generic map(
      LOC => "SLICE_X74Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_DYMUX_1708,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_SRFFMUX_1709,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_8 : X_SFF
    generic map(
      LOC => "SLICE_X78Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_DYMUX_1710,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_SRFFMUX_1711,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_9 : X_SFF
    generic map(
      LOC => "SLICE_X77Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_DYMUX_1712,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_SRFFMUX_1713,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"AAFE",
      LOC => "SLICE_X45Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N171,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X45Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_DXMUX_1714,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_SRFFMUX_1715,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker731 : X_LUT4
    generic map(
      INIT => X"3000",
      LOC => "SLICE_X84Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N35,
      O => mem_interface_top_inst_ddr2_top0_controller0_N73_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_18 : X_LUT4
    generic map(
      INIT => X"0055",
      LOC => "SLICE_X78Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N660,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map379
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_1_1 : X_LUT4
    generic map(
      INIT => X"A000",
      LOC => "SLICE_X60Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_1_2 : X_LUT4
    generic map(
      INIT => X"3C00",
      LOC => "SLICE_X60Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1 : X_SFF
    generic map(
      LOC => "SLICE_X60Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_DXMUX_1694,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CEINV_1697,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CLKINV_1696,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_SRFFMUX_1695,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_2_1 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X58Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_2_2 : X_LUT4
    generic map(
      INIT => X"60C0",
      LOC => "SLICE_X58Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2 : X_SFF
    generic map(
      LOC => "SLICE_X58Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_DXMUX_1698,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CEINV_1701,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CLKINV_1700,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_SRFFMUX_1699,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_one : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X88Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_delay_sel(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay5_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1(1)
    );
  system_controller_inst_current_reg2_0 : X_FF
    generic map(
      LOC => "SLICE_X73Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg2_0_DYMUX_1702,
      CE => VCC,
      CLK => system_controller_inst_current_reg2_0_CLKINV_1703,
      SET => GND,
      RST => system_controller_inst_current_reg2_0_FFY_RSTAND_3575,
      O => system_controller_inst_current_reg2_0_Q
    );
  system_controller_inst_current_reg2_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X73Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_reg2_0_FFY_RSTAND_3575
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5 : X_SFF
    generic map(
      LOC => "SLICE_X84Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_DXMUX_1716,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_SRFFMUX_1717,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_94
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_tapForDqs_3 : X_SFF
    generic map(
      LOC => "SLICE_X72Y15",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_delay_sel_3_DYMUX_1718,
      CE => mem_interface_top_inst_delay_sel_3_CEINV_1721,
      CLK => mem_interface_top_inst_delay_sel_3_CLKINV_1720,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_delay_sel_3_SRFFMUX_1719,
      SRST => GND,
      O => mem_interface_top_inst_delay_sel(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_In1 : X_LUT4
    generic map(
      INIT => X"FBF0",
      LOC => "SLICE_X82Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_52,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N63,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1 : X_SFF
    generic map(
      LOC => "SLICE_X82Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_DXMUX_1722,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_SRFFMUX_1723,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_81
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In186 : X_LUT4
    generic map(
      INIT => X"3300",
      LOC => "SLICE_X66Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_53,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N65,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map624
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02891 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X64Y21"
    )
    port map (
      ADR0 => user_command_register(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in,
      ADR2 => user_command_register(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_24,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_value_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE : X_SFF
    generic map(
      LOC => "SLICE_X64Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_DXMUX_1724,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_SRFFMUX_1725,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_53
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_3_SW1 : X_LUT4
    generic map(
      INIT => X"9555",
      LOC => "SLICE_X57Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N816_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_3_Q : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X57Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N816,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3 : X_SFF
    generic map(
      LOC => "SLICE_X57Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_DXMUX_1726,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CEINV_1729,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CLKINV_1728,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_SRFFMUX_1727,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_36 : X_LUT4
    generic map(
      INIT => X"2210",
      LOC => "SLICE_X45Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N650_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map250,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X45Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_DXMUX_1730,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_SRFFMUX_1731,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2)
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90 : X_SFF
    generic map(
      LOC => "SLICE_X81Y28",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_sys_rst90_1_DYMUX_1732,
      CE => VCC,
      CLK => mem_interface_top_inst_sys_rst90_1_CLKINV_1734,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_sys_rst90_1_SRFFMUX_1733,
      SRST => GND,
      O => mem_interface_top_inst_sys_rst90_1
    );
  system_controller_inst_Ker9161 : X_LUT4
    generic map(
      INIT => X"5F4C",
      LOC => "SLICE_X88Y27"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(1),
      ADR1 => system_controller_inst_current_state_FFd4_28,
      ADR2 => system_controller_inst_N151,
      ADR3 => system_controller_inst_current_state_FFd8_43,
      O => system_controller_inst_Ker91_map740
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_7_Q : X_LUT4
    generic map(
      INIT => X"CCDF",
      LOC => "SLICE_X52Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N38_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N51,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N658,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_7_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7 : X_SFF
    generic map(
      LOC => "SLICE_X52Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_DXMUX_1735,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_SRFFMUX_1736,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect : X_SFF
    generic map(
      LOC => "SLICE_X45Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_DYMUX_1737,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_SRFFMUX_1738,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_88
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2 : X_SFF
    generic map(
      LOC => "SLICE_X83Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_DYMUX_1739,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_SRFFMUX_1740,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_83
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_1_1 : X_LUT4
    generic map(
      INIT => X"FFC8",
      LOC => "SLICE_X80Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N63,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N26,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X80Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_DXMUX_1799,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_SRFFMUX_1800,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker19 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X51Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_N191_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_6_xor11 : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X51Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(6),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N191,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_6_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6 : X_SFF
    generic map(
      LOC => "SLICE_X51Y18",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DXMUX_1801,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CEINV_1803,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_SRFFMUX_1802,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7 : X_SFF
    generic map(
      LOC => "SLICE_X70Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_DYMUX_1804,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_SRFFMUX_1805,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8 : X_SFF
    generic map(
      LOC => "SLICE_X77Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_DYMUX_1806,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_SRFFMUX_1807,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9 : X_SFF
    generic map(
      LOC => "SLICE_X75Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_DYMUX_1808,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_SRFFMUX_1809,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_Q
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1 : X_SFF
    generic map(
      LOC => "SLICE_X85Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_DYMUX_1810,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_CLKINV_1812,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_SRFFMUX_1811,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_101
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_clk0 : X_SFF
    generic map(
      LOC => "SLICE_X89Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_DXMUX_1813,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_CLKINV_1815,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_SRFFMUX_1814,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007056 : X_LUT4
    generic map(
      INIT => X"CCC8",
      LOC => "SLICE_X63Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N423_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N441,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N418_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N448
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo8 : X_FF
    generic map(
      LOC => "SLICE_X89Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_8_DYMUX_1753,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_8_CLKINV_1754,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(8)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n00601 : X_LUT4
    generic map(
      INIT => X"F3F0",
      LOC => "SLICE_X58Y0"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait : X_SFF
    generic map(
      LOC => "SLICE_X52Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => auto_ref_req_DXMUX_1757,
      CE => auto_ref_req_CEINV_1760,
      CLK => auto_ref_req_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => auto_ref_req_REVUSED_1758,
      SRST => auto_ref_req_SRFFMUX_1759,
      O => auto_ref_req
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02141 : X_LUT4
    generic map(
      INIT => X"B3A0",
      LOC => "SLICE_X59Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker421 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X52Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_5_1 : X_LUT4
    generic map(
      INIT => X"60A0",
      LOC => "SLICE_X52Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_5_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5 : X_SFF
    generic map(
      LOC => "SLICE_X52Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_DXMUX_1761,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CEINV_1764,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CLKINV_1763,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_SRFFMUX_1762,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker431 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X57Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_5_1 : X_LUT4
    generic map(
      INIT => X"4C80",
      LOC => "SLICE_X57Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_5_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5 : X_SFF
    generic map(
      LOC => "SLICE_X57Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_DXMUX_1765,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CEINV_1768,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CLKINV_1767,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_SRFFMUX_1766,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5)
    );
  system_controller_inst_next_test_data_26_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X78Y33"
    )
    port map (
      ADR0 => system_controller_inst_test_data(26),
      ADR1 => system_controller_inst_N0,
      ADR2 => system_controller_inst_Ker62_59,
      ADR3 => system_controller_inst_n0056(26),
      O => system_controller_inst_next_test_data_26_pack_1
    );
  system_controller_inst_test_data_26 : X_FF
    generic map(
      LOC => "SLICE_X78Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_26_DXMUX_1769,
      CE => VCC,
      CLK => system_controller_inst_test_data_26_CLKINV_1770,
      SET => GND,
      RST => system_controller_inst_test_data_26_FFX_RSTAND_3576,
      O => system_controller_inst_test_data(26)
    );
  system_controller_inst_test_data_26_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X78Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_test_data_26_FFX_RSTAND_3576
    );
  system_controller_inst_next_test_data_19_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X79Y33"
    )
    port map (
      ADR0 => system_controller_inst_n0056(19),
      ADR1 => system_controller_inst_N0,
      ADR2 => system_controller_inst_test_data(19),
      ADR3 => system_controller_inst_Ker621,
      O => system_controller_inst_next_test_data_19_pack_1
    );
  system_controller_inst_test_data_19 : X_FF
    generic map(
      LOC => "SLICE_X79Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_19_DXMUX_1771,
      CE => VCC,
      CLK => system_controller_inst_test_data_19_CLKINV_1772,
      SET => GND,
      RST => system_controller_inst_test_data_19_FFX_RSTAND_3577,
      O => system_controller_inst_test_data(19)
    );
  system_controller_inst_test_data_19_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X79Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_test_data_19_FFX_RSTAND_3577
    );
  system_controller_inst_Ker92 : X_LUT4
    generic map(
      INIT => X"57FF",
      LOC => "SLICE_X89Y18"
    )
    port map (
      ADR0 => system_controller_inst_Mcompar_n0037_nor_cyo2,
      ADR1 => system_controller_inst_n0074,
      ADR2 => user_cmd_ack,
      ADR3 => system_controller_inst_Mcompar_n0037_nor_cyo8,
      O => system_controller_inst_N91
    );
  system_controller_inst_next_test_data_10_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X81Y32"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_n0056(10),
      ADR2 => system_controller_inst_Ker622,
      ADR3 => system_controller_inst_test_data(10),
      O => system_controller_inst_next_test_data_10_pack_1
    );
  system_controller_inst_test_data_10 : X_FF
    generic map(
      LOC => "SLICE_X81Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_10_DXMUX_1773,
      CE => VCC,
      CLK => system_controller_inst_test_data_10_CLKINV_1774,
      SET => GND,
      RST => system_controller_inst_test_data_10_FFX_RSTAND_3578,
      O => system_controller_inst_test_data(10)
    );
  system_controller_inst_test_data_10_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X81Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_test_data_10_FFX_RSTAND_3578
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker91 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X63Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_34,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_28 : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X85Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map127_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N664,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_6_xor11 : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X55Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(5),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_6_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6 : X_SFF
    generic map(
      LOC => "SLICE_X55Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_DXMUX_1864,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CEINV_1867,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CLKINV_1866,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_SRFFMUX_1865,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(6)
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_o : X_SFF
    generic map(
      LOC => "SLICE_X82Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_DYMUX_1868,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_SRFFMUX_1869,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_104
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker351 : X_LUT4
    generic map(
      INIT => X"050A",
      LOC => "SLICE_X62Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_path_rst0_rst90_r : X_FF
    generic map(
      LOC => "SLICE_X81Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_DYMUX_1871,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_CLKINV_1872,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0250 : X_LUT4
    generic map(
      INIT => X"BFBB",
      LOC => "SLICE_X85Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      ADR1 => burst_done,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N192,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0250_1873
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cy11 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X58Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(5),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo
    );
  system_controller_inst_current_state_FFd8_In16 : X_LUT4
    generic map(
      INIT => X"FF02",
      LOC => "SLICE_X86Y20"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd10_35,
      ADR1 => system_controller_inst_n0074,
      ADR2 => system_controller_inst_N5_0,
      ADR3 => system_controller_inst_current_state_FFd8_In_map574,
      O => system_controller_inst_current_state_FFd8_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker3641 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X40Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map325_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map336_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map330,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1 : X_SFF
    generic map(
      LOC => "SLICE_X40Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_DXMUX_1839,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_SRFFMUX_1840,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_96
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_1 : X_SFF
    generic map(
      LOC => "SLICE_X80Y23",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_DYMUX_1841,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_SRFFMUX_1842,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_97
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg : X_SFF
    generic map(
      LOC => "SLICE_X56Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_DXMUX_1843,
      CE => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CEINV_1846,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_REVUSED_1844,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_SRFFMUX_1845,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_18
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_1 : X_SFF
    generic map(
      LOC => "SLICE_X83Y29",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_DYMUX_1847,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_SRFFMUX_1848,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_98
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018454 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X60Y57"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty1 : X_LUT4
    generic map(
      INIT => X"0FFF",
      LOC => "SLICE_X80Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r : X_SFF
    generic map(
      LOC => "SLICE_X80Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_DXMUX_1849,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_CLKINV_1851,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_SRFFMUX_1850,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_74
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_o : X_SFF
    generic map(
      LOC => "SLICE_X81Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst_o_DYMUX_1775,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst_o_CLKINV_1777,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_sys_rst_o_SRFFMUX_1776,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_o_99
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst : X_SFF
    generic map(
      LOC => "SLICE_X67Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_DYMUX_1779,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_CLKINV_1781,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_SRFFMUX_1780,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In40 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X53Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N648_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map501,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map502
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X87Y20"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0238_1_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N72_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_0_1 : X_LUT4
    generic map(
      INIT => X"000F",
      LOC => "SLICE_X87Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0238_56,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0 : X_SFF
    generic map(
      LOC => "SLICE_X87Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_DXMUX_1782,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CEINV_1784,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_SRFFMUX_1783,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_6 : X_SFF
    generic map(
      LOC => "SLICE_X88Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_6_DYMUX_1786,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_6_SRFFMUX_1787,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_calib0 : X_FF
    generic map(
      LOC => "SLICE_X89Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_rst_calib_DYMUX_1816,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_rst_calib_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_rst_calib
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_1_2 : X_LUT4
    generic map(
      INIT => X"A854",
      LOC => "SLICE_X52Y21"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N48,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X52Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_DXMUX_1817,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_SRFFMUX_1818,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued : X_SFF
    generic map(
      LOC => "SLICE_X53Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_DYMUX_1819,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_SRFFMUX_1820,
      O => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_57
    );
  system_controller_inst_next_input_data_1_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X79Y32"
    )
    port map (
      ADR0 => system_controller_inst_test_data(1),
      ADR1 => system_controller_inst_N71,
      ADR2 => system_controller_inst_N0,
      ADR3 => system_controller_inst_n0056(1),
      O => system_controller_inst_next_input_data_1_pack_1
    );
  system_controller_inst_current_input_data_1 : X_FF
    generic map(
      LOC => "SLICE_X79Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_1_DXMUX_1821,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_1_CLKINV_1822,
      SET => GND,
      RST => system_controller_inst_current_input_data_1_FFX_RSTAND_3579,
      O => system_controller_inst_current_input_data(1)
    );
  system_controller_inst_current_input_data_1_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X79Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_data_1_FFX_RSTAND_3579
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref : X_SFF
    generic map(
      LOC => "SLICE_X57Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_DYMUX_1823,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_SRFFMUX_1824,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_20
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007082 : X_LUT4
    generic map(
      INIT => X"0357",
      LOC => "SLICE_X60Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N461
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_clk0 : X_SFF
    generic map(
      LOC => "SLICE_X89Y50",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_DXMUX_1788,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_CLKINV_1790,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_SRFFMUX_1789,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_7 : X_SFF
    generic map(
      LOC => "SLICE_X89Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_7_DYMUX_1791,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_7_SRFFMUX_1792,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_9 : X_SFF
    generic map(
      LOC => "SLICE_X87Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_9_DYMUX_1793,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_9_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_9_SRFFMUX_1794,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In57 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X64Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map596_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N59_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map588,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map598
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"C0EA",
      LOC => "SLICE_X65Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N501_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N1,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X65Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_DXMUX_1795,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_SRFFMUX_1796,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_2_1 : X_LUT4
    generic map(
      INIT => X"0C09",
      LOC => "SLICE_X52Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X52Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_DXMUX_1797,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_SRFFMUX_1798,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON : X_SFF
    generic map(
      LOC => "SLICE_X65Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_DXMUX_2350,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_SRFFMUX_2351,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_46
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0081_SW0 : X_LUT4
    generic map(
      INIT => X"FFFC",
      LOC => "SLICE_X66Y8"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N298
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X66Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DYMUX_2353,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CEINV_2356,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CLKINV_2355,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_SRFFMUX_2354,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"5AAA",
      LOC => "SLICE_X66Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(2),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X66Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DXMUX_2352,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CEINV_2356,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CLKINV_2355,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_SRFFMUX_2354,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X66Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_DYMUX_2358,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CEINV_2361,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CLKINV_2360,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_SRFFMUX_2359,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X66Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X66Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_DXMUX_2357,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CEINV_2361,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CLKINV_2360,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_SRFFMUX_2359,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_2 : X_SFF
    generic map(
      LOC => "SLICE_X66Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DYMUX_2363,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_CLKINV_2365,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_SRFFMUX_2364,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV1 : X_LUT4
    generic map(
      INIT => X"000F",
      LOC => "SLICE_X66Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1 : X_SFF
    generic map(
      LOC => "SLICE_X66Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DXMUX_2362,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_CLKINV_2365,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_SRFFMUX_2364,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_4 : X_SFF
    generic map(
      LOC => "SLICE_X66Y11",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DYMUX_2367,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_CLKINV_2369,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_SRFFMUX_2368,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_dqs_div0_col1 : X_FF
    generic map(
      LOC => "SLICE_X89Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_DYMUX_1890,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_CLKINV_1891,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_FFY_RSTAND_3580,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X89Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delayed_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_FFY_RSTAND_3580
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd3 : X_SFF
    generic map(
      LOC => "SLICE_X78Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_DYMUX_1892,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_SRFFMUX_1893,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_84
    );
  system_controller_inst_intern_reg0_10 : X_FF
    generic map(
      LOC => "SLICE_X37Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_0_DYMUX_1894,
      CE => system_controller_inst_TP_port_0_CEINV_1896,
      CLK => system_controller_inst_TP_port_0_CLKINV_1895,
      SET => GND,
      RST => system_controller_inst_TP_port_0_FFY_RSTAND_3581,
      O => system_controller_inst_TP_port(0)
    );
  system_controller_inst_TP_port_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X37Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_0_FFY_RSTAND_3581
    );
  system_controller_inst_intern_reg0_21 : X_FF
    generic map(
      LOC => "SLICE_X33Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_11_DYMUX_1897,
      CE => system_controller_inst_TP_port_11_CEINV_1899,
      CLK => system_controller_inst_TP_port_11_CLKINV_1898,
      SET => GND,
      RST => system_controller_inst_TP_port_11_FFY_RSTAND_3582,
      O => system_controller_inst_TP_port(11)
    );
  system_controller_inst_TP_port_11_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X33Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_11_FFY_RSTAND_3582
    );
  system_controller_inst_intern_reg0_30 : X_FF
    generic map(
      LOC => "SLICE_X32Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_20_DYMUX_1900,
      CE => system_controller_inst_TP_port_20_CEINV_1902,
      CLK => system_controller_inst_TP_port_20_CLKINV_1901,
      SET => GND,
      RST => system_controller_inst_TP_port_20_FFY_RSTAND_3583,
      O => system_controller_inst_TP_port(20)
    );
  system_controller_inst_TP_port_20_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X32Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_20_FFY_RSTAND_3583
    );
  system_controller_inst_intern_reg0_14 : X_FF
    generic map(
      LOC => "SLICE_X33Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_4_DYMUX_1903,
      CE => system_controller_inst_TP_port_4_CEINV_1905,
      CLK => system_controller_inst_TP_port_4_CLKINV_1904,
      SET => GND,
      RST => system_controller_inst_TP_port_4_FFY_RSTAND_3584,
      O => system_controller_inst_TP_port(4)
    );
  system_controller_inst_TP_port_4_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_4_FFY_RSTAND_3584
    );
  system_controller_inst_intern_reg0_31 : X_FF
    generic map(
      LOC => "SLICE_X32Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_21_DYMUX_1906,
      CE => system_controller_inst_TP_port_21_CEINV_1908,
      CLK => system_controller_inst_TP_port_21_CLKINV_1907,
      SET => GND,
      RST => system_controller_inst_TP_port_21_FFY_RSTAND_3585,
      O => system_controller_inst_TP_port(21)
    );
  system_controller_inst_TP_port_21_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X32Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_21_FFY_RSTAND_3585
    );
  system_controller_inst_intern_reg0_23 : X_FF
    generic map(
      LOC => "SLICE_X40Y27",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_13_DYMUX_1909,
      CE => system_controller_inst_TP_port_13_CEINV_1911,
      CLK => system_controller_inst_TP_port_13_CLKINV_1910,
      SET => GND,
      RST => system_controller_inst_TP_port_13_FFY_RSTAND_3586,
      O => system_controller_inst_TP_port(13)
    );
  system_controller_inst_TP_port_13_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X40Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_13_FFY_RSTAND_3586
    );
  system_controller_inst_intern_reg0_16 : X_FF
    generic map(
      LOC => "SLICE_X32Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_6_DYMUX_1912,
      CE => system_controller_inst_TP_port_6_CEINV_1914,
      CLK => system_controller_inst_TP_port_6_CLKINV_1913,
      SET => GND,
      RST => system_controller_inst_TP_port_6_FFY_RSTAND_3587,
      O => system_controller_inst_TP_port(6)
    );
  system_controller_inst_TP_port_6_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X32Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_6_FFY_RSTAND_3587
    );
  system_controller_inst_intern_reg0_25 : X_FF
    generic map(
      LOC => "SLICE_X36Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_15_DYMUX_1915,
      CE => system_controller_inst_TP_port_15_CEINV_1917,
      CLK => system_controller_inst_TP_port_15_CLKINV_1916,
      SET => GND,
      RST => system_controller_inst_TP_port_15_FFY_RSTAND_3588,
      O => system_controller_inst_TP_port(15)
    );
  system_controller_inst_TP_port_15_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X36Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_15_FFY_RSTAND_3588
    );
  system_controller_inst_intern_reg0_17 : X_FF
    generic map(
      LOC => "SLICE_X32Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_7_DYMUX_1918,
      CE => system_controller_inst_TP_port_7_CEINV_1920,
      CLK => system_controller_inst_TP_port_7_CLKINV_1919,
      SET => GND,
      RST => system_controller_inst_TP_port_7_FFY_RSTAND_3589,
      O => system_controller_inst_TP_port(7)
    );
  system_controller_inst_TP_port_7_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X32Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_7_FFY_RSTAND_3589
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_5 : X_SFF
    generic map(
      LOC => "SLICE_X89Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_5_DYMUX_1825,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_5_SRFFMUX_1826,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_6 : X_SFF
    generic map(
      LOC => "SLICE_X89Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_DYMUX_1827,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_SRFFMUX_1828,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02011 : X_LUT4
    generic map(
      INIT => X"0080",
      LOC => "SLICE_X57Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_3_1 : X_LUT4
    generic map(
      INIT => X"EEDD",
      LOC => "SLICE_X50Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N241,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3 : X_SFF
    generic map(
      LOC => "SLICE_X50Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_DXMUX_1829,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_SRFFMUX_1830,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0076_SW0 : X_LUT4
    generic map(
      INIT => X"CCDE",
      LOC => "SLICE_X62Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N406_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0076 : X_LUT4
    generic map(
      INIT => X"7362",
      LOC => "SLICE_X62Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N406,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0076_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate : X_SFF
    generic map(
      LOC => "SLICE_X62Y2",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_DXMUX_1831,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CEINV_1834,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CLKINV_1833,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_SRFFMUX_1832,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cy11 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X57Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_4_1 : X_LUT4
    generic map(
      INIT => X"30C0",
      LOC => "SLICE_X57Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4 : X_SFF
    generic map(
      LOC => "SLICE_X57Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_DXMUX_1835,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CEINV_1838,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CLKINV_1837,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_SRFFMUX_1836,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data1 : X_LUT4
    generic map(
      INIT => X"0CAE",
      LOC => "SLICE_X60Y56"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_50,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_49,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg : X_FF
    generic map(
      LOC => "SLICE_X60Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_DXMUX_1852,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CLKINV_1853,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_55
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker12 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X51Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_105,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N12
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cy11 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X56Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_6_1 : X_LUT4
    generic map(
      INIT => X"0CC0",
      LOC => "SLICE_X56Y5"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_6_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6 : X_SFF
    generic map(
      LOC => "SLICE_X56Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_DXMUX_1855,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CEINV_1858,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CLKINV_1857,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_SRFFMUX_1856,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg : X_SFF
    generic map(
      LOC => "SLICE_X62Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_DYMUX_1859,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_CLKINV_1861,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_SRFFMUX_1860,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_o : X_SFF
    generic map(
      LOC => "SLICE_X80Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_DYMUX_1862,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_SRFFMUX_1863,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_103
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X55Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_73,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo_pack_1
    );
  system_controller_inst_intern_reg0_18 : X_FF
    generic map(
      LOC => "SLICE_X32Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_8_DYMUX_1921,
      CE => system_controller_inst_TP_port_8_CEINV_1923,
      CLK => system_controller_inst_TP_port_8_CLKINV_1922,
      SET => GND,
      RST => system_controller_inst_TP_port_8_FFY_RSTAND_3590,
      O => system_controller_inst_TP_port(8)
    );
  system_controller_inst_TP_port_8_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X32Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_8_FFY_RSTAND_3590
    );
  system_controller_inst_intern_reg0_27 : X_FF
    generic map(
      LOC => "SLICE_X32Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_17_DYMUX_1924,
      CE => system_controller_inst_TP_port_17_CEINV_1926,
      CLK => system_controller_inst_TP_port_17_CLKINV_1925,
      SET => GND,
      RST => system_controller_inst_TP_port_17_FFY_RSTAND_3591,
      O => system_controller_inst_TP_port(17)
    );
  system_controller_inst_TP_port_17_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X32Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_17_FFY_RSTAND_3591
    );
  system_controller_inst_intern_reg0_19 : X_FF
    generic map(
      LOC => "SLICE_X32Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_9_DYMUX_1927,
      CE => system_controller_inst_TP_port_9_CEINV_1929,
      CLK => system_controller_inst_TP_port_9_CLKINV_1928,
      SET => GND,
      RST => system_controller_inst_TP_port_9_FFY_RSTAND_3592,
      O => system_controller_inst_TP_port(9)
    );
  system_controller_inst_TP_port_9_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X32Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_9_FFY_RSTAND_3592
    );
  system_controller_inst_intern_reg0_28 : X_FF
    generic map(
      LOC => "SLICE_X34Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_18_DYMUX_1930,
      CE => system_controller_inst_TP_port_18_CEINV_1932,
      CLK => system_controller_inst_TP_port_18_CLKINV_1931,
      SET => GND,
      RST => system_controller_inst_TP_port_18_FFY_RSTAND_3593,
      O => system_controller_inst_TP_port(18)
    );
  system_controller_inst_TP_port_18_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X34Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_18_FFY_RSTAND_3593
    );
  system_controller_inst_intern_reg0_29 : X_FF
    generic map(
      LOC => "SLICE_X33Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_19_DYMUX_1933,
      CE => system_controller_inst_TP_port_19_CEINV_1935,
      CLK => system_controller_inst_TP_port_19_CLKINV_1934,
      SET => GND,
      RST => system_controller_inst_TP_port_19_FFY_RSTAND_3594,
      O => system_controller_inst_TP_port(19)
    );
  system_controller_inst_TP_port_19_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X33Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP_port_19_FFY_RSTAND_3594
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In145 : X_LUT4
    generic map(
      INIT => X"7200",
      LOC => "SLICE_X52Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map611,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map619_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map620
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_In : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X79Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N571,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_85,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N6_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_48 : X_LUT4
    generic map(
      INIT => X"EEEA",
      LOC => "SLICE_X84Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map372_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_39_1_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map379_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N662,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(8)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03371 : X_LUT4
    generic map(
      INIT => X"BBB9",
      LOC => "SLICE_X84Y20"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0337_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd7 : X_SFF
    generic map(
      LOC => "SLICE_X84Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_DYMUX_2707,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_SRFFMUX_2708,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_109
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_5_Q : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X84Y20"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N85_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0337,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_Out241 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X84Y21"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_94,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_93,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_39,
      O => mem_interface_top_inst_ddr2_top0_ddr_web_cntrl
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd5 : X_SFF
    generic map(
      LOC => "SLICE_X84Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_DYMUX_2709,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_SRFFMUX_2710,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_107
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker641 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X84Y21"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_21,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_39,
      O => mem_interface_top_inst_ddr2_top0_ddr_rasb_cntrl
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4 : X_SFF
    generic map(
      LOC => "SLICE_X84Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_DYMUX_2712,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_SRFFMUX_2713,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1 : X_SFF
    generic map(
      LOC => "SLICE_X84Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_DXMUX_2711,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1_SRFFMUX_2713,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5 : X_SFF
    generic map(
      LOC => "SLICE_X84Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DYMUX_2715,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_SRFFMUX_2716,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0 : X_SFF
    generic map(
      LOC => "SLICE_X84Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DXMUX_2714,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_SRFFMUX_2716,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0)
    );
  system_controller_inst_current_reg3_1 : X_FF
    generic map(
      LOC => "SLICE_X84Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg1_7_DYMUX_2718,
      CE => VCC,
      CLK => system_controller_inst_current_reg1_7_CLKINV_2720,
      SET => GND,
      RST => system_controller_inst_current_reg1_7_SRFFMUX_2719,
      O => system_controller_inst_current_reg3(1)
    );
  system_controller_inst_current_state_FFd8 : X_FF
    generic map(
      LOC => "SLICE_X86Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd8_DXMUX_1874,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd8_CLKINV_1875,
      SET => GND,
      RST => system_controller_inst_current_state_FFd8_FFX_RSTAND_3595,
      O => system_controller_inst_current_state_FFd8_43
    );
  system_controller_inst_current_state_FFd8_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X86Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_state_FFd8_FFX_RSTAND_3595
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1 : X_SFF
    generic map(
      LOC => "SLICE_X61Y58",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_DYMUX_1876,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_CLKINV_1878,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_SRFFMUX_1877,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_49
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_0_SW0 : X_LUT4
    generic map(
      INIT => X"CEFF",
      LOC => "SLICE_X67Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_0_Q : X_LUT4
    generic map(
      INIT => X"DF02",
      LOC => "SLICE_X67Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selTap_0 : X_SFF
    generic map(
      LOC => "SLICE_X67Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_DXMUX_1879,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CEINV_1882,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CLKINV_1881,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_SRFFMUX_1880,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_dqs_div0_col0 : X_FF
    generic map(
      LOC => "SLICE_X91Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_0_DYMUX_1883,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_0_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_0_FFY_RSTAND_3596,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_0_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X91Y51",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_0_FFY_RSTAND_3596
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd2 : X_SFF
    generic map(
      LOC => "SLICE_X70Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_DYMUX_1884,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_SRFFMUX_1885,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_106
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3 : X_SFF
    generic map(
      LOC => "SLICE_X86Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3_DYMUX_1886,
      CE => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3_CEINV_1889,
      CLK => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3_CLKINV_1888,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_3_SRFFMUX_1887,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(3)
    );
  system_controller_inst_intern_reg0_26 : X_FF
    generic map(
      LOC => "SLICE_X33Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_10_DYMUX_1994,
      CE => system_controller_inst_TP_port_10_CEINV_1997,
      CLK => system_controller_inst_TP_port_10_CLKINV_1996,
      SET => GND,
      RST => system_controller_inst_TP_port_10_SRFFMUX_1995,
      O => system_controller_inst_TP_port(16)
    );
  system_controller_inst_intern_reg0_20 : X_FF
    generic map(
      LOC => "SLICE_X33Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_10_DXMUX_1993,
      CE => system_controller_inst_TP_port_10_CEINV_1997,
      CLK => system_controller_inst_TP_port_10_CLKINV_1996,
      SET => GND,
      RST => system_controller_inst_TP_port_10_SRFFMUX_1995,
      O => system_controller_inst_TP_port(10)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_9 : X_SFF
    generic map(
      LOC => "SLICE_X36Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_DYMUX_1999,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_SRFFMUX_2000,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_8_1 : X_LUT4
    generic map(
      INIT => X"00AA",
      LOC => "SLICE_X36Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0254(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0268,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_8_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8 : X_SFF
    generic map(
      LOC => "SLICE_X36Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_DXMUX_1998,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_SRFFMUX_2000,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(8)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X37Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_DYMUX_2002,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_SRFFMUX_2003,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_0_1 : X_LUT4
    generic map(
      INIT => X"1111",
      LOC => "SLICE_X37Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0268,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X37Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_DXMUX_2001,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0_SRFFMUX_2003,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_7_1 : X_LUT4
    generic map(
      INIT => X"00CC",
      LOC => "SLICE_X37Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0254(7),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0268,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_7_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X82Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_DYMUX_1947,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_CEINV_1950,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_CLKINV_1949,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_0_SRFFMUX_1948,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0)
    );
  system_controller_inst_user_config_register2_0 : X_FF
    generic map(
      LOC => "SLICE_X73Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_config_register2_9_DYMUX_1951,
      CE => VCC,
      CLK => user_config_register2_9_CLKINV_1952,
      SET => GND,
      RST => user_config_register2_9_FFY_RSTAND_3597,
      O => user_config_register2_9_Q
    );
  user_config_register2_9_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X73Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_config_register2_9_FFY_RSTAND_3597
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_4_Q : X_LUT4
    generic map(
      INIT => X"4140",
      LOC => "SLICE_X44Y25"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N268,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_4_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4 : X_SFF
    generic map(
      LOC => "SLICE_X44Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_DXMUX_1953,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_SRFFMUX_1954,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4)
    );
  system_controller_inst_user_config_register2_2 : X_FF
    generic map(
      LOC => "SLICE_X70Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_config_register2_7_DYMUX_1955,
      CE => VCC,
      CLK => user_config_register2_7_CLKINV_1956,
      SET => GND,
      RST => user_config_register2_7_FFY_RSTAND_3598,
      O => user_config_register2_7_Q
    );
  user_config_register2_7_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X70Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_config_register2_7_FFY_RSTAND_3598
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12 : X_SFF
    generic map(
      LOC => "SLICE_X81Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_DYMUX_1957,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_SRFFMUX_1958,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_Q
    );
  system_controller_inst_TP1 : X_FF
    generic map(
      LOC => "SLICE_X56Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP1_DYMUX_1959,
      CE => system_controller_inst_TP1_CEINV_1961,
      CLK => system_controller_inst_TP1_CLKINV_1960,
      SET => GND,
      RST => system_controller_inst_TP1_FFY_RSTAND_3599,
      O => system_controller_inst_TP1_13
    );
  system_controller_inst_TP1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X56Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_TP1_FFY_RSTAND_3599
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_2_SW1 : X_LUT4
    generic map(
      INIT => X"F4B4",
      LOC => "SLICE_X67Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N820_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_2_Q : X_LUT4
    generic map(
      INIT => X"FD20",
      LOC => "SLICE_X67Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N820,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selTap_2 : X_SFF
    generic map(
      LOC => "SLICE_X67Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_DXMUX_1962,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CEINV_1965,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CLKINV_1964,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_SRFFMUX_1963,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt : X_SFF
    generic map(
      LOC => "SLICE_X72Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_DYMUX_1966,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_CLKINV_1968,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_SRFFMUX_1967,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_okSelCnt_95
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103164 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X58Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N793,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N736_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N766_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N709_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_5_Q : X_LUT4
    generic map(
      INIT => X"FFC8",
      LOC => "SLICE_X45Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N208,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_5_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5 : X_SFF
    generic map(
      LOC => "SLICE_X45Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_DXMUX_1969,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_SRFFMUX_1970,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_3_SW1 : X_LUT4
    generic map(
      INIT => X"807F",
      LOC => "SLICE_X52Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N818_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_3_Q : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X52Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N818,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3 : X_SFF
    generic map(
      LOC => "SLICE_X52Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_DXMUX_1971,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CEINV_1974,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CLKINV_1973,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_SRFFMUX_1972,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211 : X_LUT4
    generic map(
      INIT => X"AA0A",
      LOC => "SLICE_X56Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1975
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8 : X_SFF
    generic map(
      LOC => "SLICE_X79Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_DXMUX_1936,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_SRFFMUX_1937,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_85
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_1_SW0 : X_LUT4
    generic map(
      INIT => X"D898",
      LOC => "SLICE_X66Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_1_Q : X_LUT4
    generic map(
      INIT => X"FB40",
      LOC => "SLICE_X66Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selTap_1 : X_SFF
    generic map(
      LOC => "SLICE_X66Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_DXMUX_1938,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CEINV_1941,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CLKINV_1940,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_SRFFMUX_1939,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_dqs_div1_col0 : X_FF
    generic map(
      LOC => "SLICE_X91Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_DYMUX_1942,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_FFY_RSTAND_3600,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X91Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_FFY_RSTAND_3600
    );
  system_controller_inst_Ker0140 : X_LUT4
    generic map(
      INIT => X"BAAA",
      LOC => "SLICE_X87Y24"
    )
    port map (
      ADR0 => system_controller_inst_Ker01_map671_0,
      ADR1 => system_controller_inst_n0036,
      ADR2 => system_controller_inst_Mcompar_n0037_nor_cyo9_0,
      ADR3 => system_controller_inst_Ker01_map656_0,
      O => system_controller_inst_Ker01_map672
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_dqs_div1_col1 : X_FF
    generic map(
      LOC => "SLICE_X89Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_DYMUX_1943,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_CLKINV_1944,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_FFY_RSTAND_3601,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X89Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delayed_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_FFY_RSTAND_3601
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In215 : X_LUT4
    generic map(
      INIT => X"FCEC",
      LOC => "SLICE_X66Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map624_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map580_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_19,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map622,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14 : X_SFF
    generic map(
      LOC => "SLICE_X66Y18",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_DXMUX_1945,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_SRFFMUX_1946,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_19
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cy11 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X53Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_4_1 : X_LUT4
    generic map(
      INIT => X"30C0",
      LOC => "SLICE_X53Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4 : X_SFF
    generic map(
      LOC => "SLICE_X53Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_DXMUX_1976,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CEINV_1979,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CLKINV_1978,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_SRFFMUX_1977,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_1_1 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X57Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1 : X_SFF
    generic map(
      LOC => "SLICE_X57Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_DXMUX_1980,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_CLKINV_1982,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_SRFFMUX_1981,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(1)
    );
  system_controller_inst_intern_reg0_13 : X_FF
    generic map(
      LOC => "SLICE_X32Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_1_DYMUX_1984,
      CE => system_controller_inst_TP_port_1_CEINV_1987,
      CLK => system_controller_inst_TP_port_1_CLKINV_1986,
      SET => GND,
      RST => system_controller_inst_TP_port_1_SRFFMUX_1985,
      O => system_controller_inst_TP_port(3)
    );
  system_controller_inst_intern_reg0_11 : X_FF
    generic map(
      LOC => "SLICE_X32Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_1_DXMUX_1983,
      CE => system_controller_inst_TP_port_1_CEINV_1987,
      CLK => system_controller_inst_TP_port_1_CLKINV_1986,
      SET => GND,
      RST => system_controller_inst_TP_port_1_SRFFMUX_1985,
      O => system_controller_inst_TP_port(1)
    );
  system_controller_inst_intern_reg0_15 : X_FF
    generic map(
      LOC => "SLICE_X33Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_2_DYMUX_1989,
      CE => system_controller_inst_TP_port_2_CEINV_1992,
      CLK => system_controller_inst_TP_port_2_CLKINV_1991,
      SET => GND,
      RST => system_controller_inst_TP_port_2_SRFFMUX_1990,
      O => system_controller_inst_TP_port(5)
    );
  system_controller_inst_intern_reg0_12 : X_FF
    generic map(
      LOC => "SLICE_X33Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_2_DXMUX_1988,
      CE => system_controller_inst_TP_port_2_CEINV_1992,
      CLK => system_controller_inst_TP_port_2_CLKINV_1991,
      SET => GND,
      RST => system_controller_inst_TP_port_2_SRFFMUX_1990,
      O => system_controller_inst_TP_port(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_5 : X_SFF
    generic map(
      LOC => "SLICE_X54Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DYMUX_2071,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CEINV_2074,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CLKINV_2073,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_SRFFMUX_2072,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_4_1 : X_LUT4
    generic map(
      INIT => X"AACA",
      LOC => "SLICE_X54Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4 : X_SFF
    generic map(
      LOC => "SLICE_X54Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DXMUX_2070,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CEINV_2074,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CLKINV_2073,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_SRFFMUX_2072,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n011332 : X_LUT4
    generic map(
      INIT => X"7DBE",
      LOC => "SLICE_X54Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(3),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N590
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_7_1 : X_LUT4
    generic map(
      INIT => X"60A0",
      LOC => "SLICE_X54Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(7),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_7_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7 : X_SFF
    generic map(
      LOC => "SLICE_X54Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_DXMUX_2075,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CEINV_2078,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CLKINV_2077,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_SRFFMUX_2076,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2 : X_SFF
    generic map(
      LOC => "SLICE_X54Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_DYMUX_2080,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CEINV_2083,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CLKINV_2082,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_SRFFMUX_2081,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_1_1 : X_LUT4
    generic map(
      INIT => X"BA8A",
      LOC => "SLICE_X54Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1 : X_SFF
    generic map(
      LOC => "SLICE_X54Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_DXMUX_2079,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CEINV_2083,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_CLKINV_2082,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1_SRFFMUX_2081,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X54Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_DYMUX_2085,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CEINV_2088,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CLKINV_2087,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_SRFFMUX_2086,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_6_1 : X_LUT4
    generic map(
      INIT => X"AEA2",
      LOC => "SLICE_X54Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_6_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X54Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_DXMUX_2084,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CEINV_2088,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CLKINV_2087,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_SRFFMUX_2086,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1 : X_SFF
    generic map(
      LOC => "SLICE_X54Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DYMUX_2090,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CEINV_2093,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CLKINV_2092,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_SRFFMUX_2091,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0 : X_SFF
    generic map(
      LOC => "SLICE_X54Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DXMUX_2089,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CEINV_2093,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CLKINV_2092,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_SRFFMUX_2091,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3 : X_SFF
    generic map(
      LOC => "SLICE_X54Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_DYMUX_2095,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CEINV_2098,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CLKINV_2097,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_SRFFMUX_2096,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2 : X_SFF
    generic map(
      LOC => "SLICE_X54Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_DXMUX_2094,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CEINV_2098,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_CLKINV_2097,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2_SRFFMUX_2096,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_16 : X_LUT4
    generic map(
      INIT => X"0007",
      LOC => "SLICE_X54Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N130_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_1 : X_SFF
    generic map(
      LOC => "SLICE_X54Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DYMUX_2101,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CEINV_2104,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CLKINV_2103,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_SRFFMUX_2102,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_42_2 : X_LUT4
    generic map(
      INIT => X"CCEC",
      LOC => "SLICE_X54Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_42_1_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(5),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N130,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_42_2_2100
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0 : X_SFF
    generic map(
      LOC => "SLICE_X54Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DXMUX_2099,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CEINV_2104,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CLKINV_2103,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_SRFFMUX_2102,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_3 : X_SFF
    generic map(
      LOC => "SLICE_X54Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DYMUX_2106,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CEINV_2109,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CLKINV_2108,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_SRFFMUX_2107,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2 : X_SFF
    generic map(
      LOC => "SLICE_X54Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DXMUX_2105,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CEINV_2109,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CLKINV_2108,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_SRFFMUX_2107,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113 : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X54Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N305_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X54Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DYMUX_2111,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CEINV_2114,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CLKINV_2113,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_SRFFMUX_2112,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n00001 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X54Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X52Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DYMUX_2050,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CEINV_2054,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CLKINV_2053,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_SRFFMUX_2052,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_21 : X_LUT4
    generic map(
      INIT => X"0037",
      LOC => "SLICE_X52Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(5),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N276
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X52Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DXMUX_2049,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CEINV_2054,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CLKINV_2053,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_SRFFMUX_2052,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X52Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DYMUX_2056,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CEINV_2059,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CLKINV_2058,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_SRFFMUX_2057,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X52Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DXMUX_2055,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CEINV_2059,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CLKINV_2058,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_SRFFMUX_2057,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X53Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DYMUX_2061,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CEINV_2064,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CLKINV_2063,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_SRFFMUX_2062,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X53Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DXMUX_2060,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CEINV_2064,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CLKINV_2063,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_SRFFMUX_2062,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X54Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(3),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0 : X_SFF
    generic map(
      LOC => "SLICE_X54Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DYMUX_2066,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CEINV_2069,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CLKINV_2068,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_SRFFMUX_2067,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_5_xor11 : X_LUT4
    generic map(
      INIT => X"78F0",
      LOC => "SLICE_X54Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(5),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_73,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_5_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5 : X_SFF
    generic map(
      LOC => "SLICE_X54Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DXMUX_2065,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CEINV_2069,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CLKINV_2068,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_SRFFMUX_2067,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n011365 : X_LUT4
    generic map(
      INIT => X"7BDE",
      LOC => "SLICE_X54Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N617
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7 : X_SFF
    generic map(
      LOC => "SLICE_X37Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_DXMUX_2004,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7_SRFFMUX_2005,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_4 : X_SFF
    generic map(
      LOC => "SLICE_X37Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_DYMUX_2007,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_SRFFMUX_2008,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_3_1 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X37Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0268,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0254(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3 : X_SFF
    generic map(
      LOC => "SLICE_X37Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_DXMUX_2006,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3_SRFFMUX_2008,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11 : X_SFF
    generic map(
      LOC => "SLICE_X37Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DYMUX_2010,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_SRFFMUX_2011,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(11)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_10_1 : X_LUT4
    generic map(
      INIT => X"00F0",
      LOC => "SLICE_X37Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0254(10),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0268,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_10_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10 : X_SFF
    generic map(
      LOC => "SLICE_X37Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DXMUX_2009,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_SRFFMUX_2011,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(10)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_6 : X_SFF
    generic map(
      LOC => "SLICE_X37Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DYMUX_2013,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_SRFFMUX_2014,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_5_1 : X_LUT4
    generic map(
      INIT => X"5500",
      LOC => "SLICE_X37Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0268,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0254(5),
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_5_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5 : X_SFF
    generic map(
      LOC => "SLICE_X37Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DXMUX_2012,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_SRFFMUX_2014,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(5)
    );
  system_controller_inst_intern_reg0_24 : X_FF
    generic map(
      LOC => "SLICE_X39Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_12_DYMUX_2016,
      CE => system_controller_inst_TP_port_12_CEINV_2019,
      CLK => system_controller_inst_TP_port_12_CLKINV_2018,
      SET => GND,
      RST => system_controller_inst_TP_port_12_SRFFMUX_2017,
      O => system_controller_inst_TP_port(14)
    );
  system_controller_inst_intern_reg0_22 : X_FF
    generic map(
      LOC => "SLICE_X39Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_TP_port_12_DXMUX_2015,
      CE => system_controller_inst_TP_port_12_CEINV_2019,
      CLK => system_controller_inst_TP_port_12_CLKINV_2018,
      SET => GND,
      RST => system_controller_inst_TP_port_12_SRFFMUX_2017,
      O => system_controller_inst_TP_port(12)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_3 : X_SFF
    generic map(
      LOC => "SLICE_X48Y19",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DYMUX_2021,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CEINV_2023,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_SRFFMUX_2022,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_2_xor11 : X_LUT4
    generic map(
      INIT => X"EE11",
      LOC => "SLICE_X48Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X48Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DXMUX_2020,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CEINV_2023,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_SRFFMUX_2022,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02851 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X50Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(6),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_N19_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X50Y18",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_DYMUX_2024,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_CEINV_2026,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0_SRFFMUX_2025,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02852 : X_LUT4
    generic map(
      INIT => X"FE00",
      LOC => "SLICE_X50Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N19,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_16,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In40_SW0 : X_LUT4
    generic map(
      INIT => X"EFEF",
      LOC => "SLICE_X50Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N648
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_5_xor1 : X_LUT4
    generic map(
      INIT => X"F3B3",
      LOC => "SLICE_X50Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N191,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N551_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_5_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5 : X_SFF
    generic map(
      LOC => "SLICE_X50Y19",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5_DXMUX_2027,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5_CEINV_2029,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5_SRFFMUX_2028,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_5 : X_SFF
    generic map(
      LOC => "SLICE_X50Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DYMUX_2031,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_SRFFMUX_2032,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_4_Q : X_LUT4
    generic map(
      INIT => X"1001",
      LOC => "SLICE_X50Y25"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0322,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(4),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N106_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_4_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4 : X_SFF
    generic map(
      LOC => "SLICE_X50Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DXMUX_2030,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_SRFFMUX_2032,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker19_2 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X51Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_2033
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_4_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X51Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N106
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_3 : X_SFF
    generic map(
      LOC => "SLICE_X52Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DYMUX_2035,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CEINV_2038,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CLKINV_2037,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_SRFFMUX_2036,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_2_xor11 : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X52Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2 : X_SFF
    generic map(
      LOC => "SLICE_X52Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DXMUX_2034,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CEINV_2038,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CLKINV_2037,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_SRFFMUX_2036,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X52Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DYMUX_2040,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CEINV_2043,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CLKINV_2042,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_SRFFMUX_2041,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X52Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DXMUX_2039,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CEINV_2043,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CLKINV_2042,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_SRFFMUX_2041,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_1 : X_SFF
    generic map(
      LOC => "SLICE_X52Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DYMUX_2045,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CEINV_2048,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CLKINV_2047,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_SRFFMUX_2046,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0 : X_SFF
    generic map(
      LOC => "SLICE_X52Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DXMUX_2044,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CEINV_2048,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CLKINV_2047,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_SRFFMUX_2046,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X52Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_2051
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2 : X_SFF
    generic map(
      LOC => "SLICE_X56Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DXMUX_2167,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CEINV_2171,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CLKINV_2170,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_SRFFMUX_2169,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n010332 : X_LUT4
    generic map(
      INIT => X"7BDE",
      LOC => "SLICE_X56Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N709
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_0_1 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X56Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0 : X_SFF
    generic map(
      LOC => "SLICE_X56Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_DXMUX_2172,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CEINV_2175,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CLKINV_2174,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_SRFFMUX_2173,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103113 : X_LUT4
    generic map(
      INIT => X"7DBE",
      LOC => "SLICE_X56Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N766
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_7_1 : X_LUT4
    generic map(
      INIT => X"7800",
      LOC => "SLICE_X56Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_7_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7 : X_SFF
    generic map(
      LOC => "SLICE_X56Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_DXMUX_2176,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_CEINV_2179,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_CLKINV_2178,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_SRFFMUX_2177,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_1 : X_SFF
    generic map(
      LOC => "SLICE_X56Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DYMUX_2181,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CEINV_2184,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CLKINV_2183,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_SRFFMUX_2182,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_0_1 : X_LUT4
    generic map(
      INIT => X"D8CC",
      LOC => "SLICE_X56Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0 : X_SFF
    generic map(
      LOC => "SLICE_X56Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DXMUX_2180,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CEINV_2184,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CLKINV_2183,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_SRFFMUX_2182,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X56Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DYMUX_2186,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CEINV_2189,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CLKINV_2188,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_SRFFMUX_2187,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X56Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DXMUX_2185,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CEINV_2189,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CLKINV_2188,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_SRFFMUX_2187,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_19 : X_SFF
    generic map(
      LOC => "SLICE_X61Y46",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_19_DXMUX_2291,
      CE => user_output_data_19_CEINV_2295,
      CLK => user_output_data_19_CLKINV_2294,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_19_SRFFMUX_2293,
      O => user_output_data(19)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_17 : X_SFF
    generic map(
      LOC => "SLICE_X61Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_16_DYMUX_2297,
      CE => user_output_data_16_CEINV_2300,
      CLK => user_output_data_16_CLKINV_2299,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_16_SRFFMUX_2298,
      O => user_output_data(17)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_16_1 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X61Y51"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_16_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_16 : X_SFF
    generic map(
      LOC => "SLICE_X61Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_16_DXMUX_2296,
      CE => user_output_data_16_CEINV_2300,
      CLK => user_output_data_16_CLKINV_2299,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_16_SRFFMUX_2298,
      O => user_output_data(16)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_2 : X_SFF
    generic map(
      LOC => "SLICE_X61Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_DYMUX_2302,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_CLKINV_2304,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_SRFFMUX_2303,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n00201 : X_LUT4
    generic map(
      INIT => X"7700",
      LOC => "SLICE_X61Y56"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_49,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_1 : X_SFF
    generic map(
      LOC => "SLICE_X61Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_DXMUX_2301,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_CLKINV_2304,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_SRFFMUX_2303,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker45_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X62Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_86,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_87,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_33,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_34,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n00721 : X_LUT4
    generic map(
      INIT => X"5051",
      LOC => "SLICE_X62Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0072_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm : X_SFF
    generic map(
      LOC => "SLICE_X62Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_DXMUX_2305,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CEINV_2308,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CLKINV_2307,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_SRFFMUX_2306,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_1_1 : X_LUT4
    generic map(
      INIT => X"4140",
      LOC => "SLICE_X62Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0215,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X57Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_DYMUX_2205,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CEINV_2208,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CLKINV_2207,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_SRFFMUX_2206,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X57Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_DXMUX_2204,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CEINV_2208,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_CLKINV_2207,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6_SRFFMUX_2206,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker131 : X_LUT4
    generic map(
      INIT => X"FF0F",
      LOC => "SLICE_X58Y9"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1 : X_SFF
    generic map(
      LOC => "SLICE_X59Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DYMUX_2210,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CEINV_2213,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CLKINV_2212,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_SRFFMUX_2211,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_0_1 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X59Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0 : X_SFF
    generic map(
      LOC => "SLICE_X59Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DXMUX_2209,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CEINV_2213,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CLKINV_2212,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_SRFFMUX_2211,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6 : X_SFF
    generic map(
      LOC => "SLICE_X59Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_DYMUX_2215,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CEINV_2218,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CLKINV_2217,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_SRFFMUX_2216,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_4_1 : X_LUT4
    generic map(
      INIT => X"50A0",
      LOC => "SLICE_X59Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4 : X_SFF
    generic map(
      LOC => "SLICE_X59Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_DXMUX_2214,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CEINV_2218,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_CLKINV_2217,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4_SRFFMUX_2216,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n010365 : X_LUT4
    generic map(
      INIT => X"7DBE",
      LOC => "SLICE_X59Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(5),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N736
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_5_1 : X_LUT4
    generic map(
      INIT => X"48C0",
      LOC => "SLICE_X59Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(5),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_5_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X54Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DXMUX_2110,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CEINV_2114,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CLKINV_2113,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_SRFFMUX_2112,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_42_1 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X54Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(7),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_42_1_2118
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_3 : X_SFF
    generic map(
      LOC => "SLICE_X54Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DYMUX_2117,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CEINV_2121,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CLKINV_2120,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_SRFFMUX_2119,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1 : X_LUT4
    generic map(
      INIT => X"FAFA",
      LOC => "SLICE_X54Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(7),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(6),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_2116
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2 : X_SFF
    generic map(
      LOC => "SLICE_X54Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DXMUX_2115,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CEINV_2121,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CLKINV_2120,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_SRFFMUX_2119,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7 : X_SFF
    generic map(
      LOC => "SLICE_X55Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DYMUX_2123,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CEINV_2126,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CLKINV_2125,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_SRFFMUX_2124,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_1_xor11 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X55Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1 : X_SFF
    generic map(
      LOC => "SLICE_X55Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DXMUX_2122,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CEINV_2126,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CLKINV_2125,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_SRFFMUX_2124,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_7 : X_SFF
    generic map(
      LOC => "SLICE_X55Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DYMUX_2128,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CEINV_2131,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CLKINV_2130,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_SRFFMUX_2129,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_6_1 : X_LUT4
    generic map(
      INIT => X"E2F0",
      LOC => "SLICE_X55Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_6_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6 : X_SFF
    generic map(
      LOC => "SLICE_X55Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DXMUX_2127,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CEINV_2131,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CLKINV_2130,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_SRFFMUX_2129,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3 : X_SFF
    generic map(
      LOC => "SLICE_X55Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DYMUX_2133,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CEINV_2136,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CLKINV_2135,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_SRFFMUX_2134,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_2_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X55Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2 : X_SFF
    generic map(
      LOC => "SLICE_X55Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DXMUX_2132,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CEINV_2136,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CLKINV_2135,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_SRFFMUX_2134,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X55Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DYMUX_2138,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CEINV_2141,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CLKINV_2140,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_SRFFMUX_2139,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_4_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X55Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X55Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DXMUX_2137,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CEINV_2141,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CLKINV_2140,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_SRFFMUX_2139,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X55Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_DYMUX_2143,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CEINV_2146,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CLKINV_2145,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_SRFFMUX_2144,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X55Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_DXMUX_2142,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CEINV_2146,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_CLKINV_2145,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4_SRFFMUX_2144,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n009015_SW0 : X_LUT4
    generic map(
      INIT => X"FEEE",
      LOC => "SLICE_X55Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N806_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1 : X_SFF
    generic map(
      LOC => "SLICE_X55Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DYMUX_2148,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CEINV_2151,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CLKINV_2150,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_SRFFMUX_2149,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n009015 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X55Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N315_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N806,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0 : X_SFF
    generic map(
      LOC => "SLICE_X55Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DXMUX_2147,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CEINV_2151,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CLKINV_2150,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_SRFFMUX_2149,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n009115 : X_LUT4
    generic map(
      INIT => X"FFF8",
      LOC => "SLICE_X55Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N305
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5 : X_SFF
    generic map(
      LOC => "SLICE_X59Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_DXMUX_2219,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CEINV_2222,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CLKINV_2221,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_SRFFMUX_2220,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02061 : X_LUT4
    generic map(
      INIT => X"0048",
      LOC => "SLICE_X60Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_0_1 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X60Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_31,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0 : X_SFF
    generic map(
      LOC => "SLICE_X60Y4",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_DXMUX_2223,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CEINV_2226,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CLKINV_2225,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_SRFFMUX_2224,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_5 : X_SFF
    generic map(
      LOC => "SLICE_X60Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_2_DYMUX_2228,
      CE => user_output_data_2_CEINV_2231,
      CLK => user_output_data_2_CLKINV_2230,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_2_SRFFMUX_2229,
      O => user_output_data(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_2_1 : X_LUT4
    generic map(
      INIT => X"ACAC",
      LOC => "SLICE_X60Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_2_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_2_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_2 : X_SFF
    generic map(
      LOC => "SLICE_X60Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_2_DXMUX_2227,
      CE => user_output_data_2_CEINV_2231,
      CLK => user_output_data_2_CLKINV_2230,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_2_SRFFMUX_2229,
      O => user_output_data(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_1 : X_SFF
    generic map(
      LOC => "SLICE_X60Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_0_DYMUX_2233,
      CE => user_output_data_0_CEINV_2236,
      CLK => user_output_data_0_CLKINV_2235,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_0_SRFFMUX_2234,
      O => user_output_data(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_0_1 : X_LUT4
    generic map(
      INIT => X"EE22",
      LOC => "SLICE_X60Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_0_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_0 : X_SFF
    generic map(
      LOC => "SLICE_X60Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_0_DXMUX_2232,
      CE => user_output_data_0_CEINV_2236,
      CLK => user_output_data_0_CLKINV_2235,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_0_SRFFMUX_2234,
      O => user_output_data(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_12 : X_SFF
    generic map(
      LOC => "SLICE_X60Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_11_DYMUX_2238,
      CE => user_output_data_11_CEINV_2241,
      CLK => user_output_data_11_CLKINV_2240,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_11_SRFFMUX_2239,
      O => user_output_data(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_11_1 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X60Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_11_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X55Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_DYMUX_2153,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CEINV_2156,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CLKINV_2155,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_SRFFMUX_2154,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_SW2 : X_LUT4
    generic map(
      INIT => X"FAF8",
      LOC => "SLICE_X55Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N814
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X55Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_DXMUX_2152,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CEINV_2156,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_CLKINV_2155,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4_SRFFMUX_2154,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n00902 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X55Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_6,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(6),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N315
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X55Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_DYMUX_2158,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CEINV_2161,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CLKINV_2160,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_SRFFMUX_2159,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01251 : X_LUT4
    generic map(
      INIT => X"001F",
      LOC => "SLICE_X55Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(6),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X55Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_DXMUX_2157,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CEINV_2161,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CLKINV_2160,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_SRFFMUX_2159,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker2111 : X_LUT4
    generic map(
      INIT => X"05FF",
      LOC => "SLICE_X55Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(5),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3 : X_SFF
    generic map(
      LOC => "SLICE_X55Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_DYMUX_2163,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_CEINV_2166,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_CLKINV_2165,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_SRFFMUX_2164,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n013215 : X_LUT4
    generic map(
      INIT => X"FEEE",
      LOC => "SLICE_X55Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2 : X_SFF
    generic map(
      LOC => "SLICE_X55Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_DXMUX_2162,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_CEINV_2166,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_CLKINV_2165,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2_SRFFMUX_2164,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_3 : X_SFF
    generic map(
      LOC => "SLICE_X56Y0",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DYMUX_2168,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CEINV_2171,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CLKINV_2170,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_SRFFMUX_2169,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_2_1 : X_LUT4
    generic map(
      INIT => X"2A80",
      LOC => "SLICE_X56Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X62Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_1_DXMUX_2309,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_1_SRFFMUX_2311,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In73 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X62Y21"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_19,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_16,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map507
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007010 : X_LUT4
    generic map(
      INIT => X"3F33",
      LOC => "SLICE_X63Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N418
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_0_1 : X_LUT4
    generic map(
      INIT => X"0504",
      LOC => "SLICE_X63Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0215,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X63Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_DXMUX_2312,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0_SRFFMUX_2313,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02131 : X_LUT4
    generic map(
      INIT => X"5040",
      LOC => "SLICE_X64Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_34,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0213
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01941 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X64Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_86,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_34,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_32,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_33,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle : X_SFF
    generic map(
      LOC => "SLICE_X64Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_DYMUX_2314,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CEINV_2317,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CLKINV_2316,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_SRFFMUX_2315,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_87
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01942 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X64Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_87,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02171 : X_LUT4
    generic map(
      INIT => X"FFCD",
      LOC => "SLICE_X64Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_33,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_34,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_86,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_32,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle : X_SFF
    generic map(
      LOC => "SLICE_X64Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_DYMUX_2318,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CEINV_2321,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CLKINV_2320,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_SRFFMUX_2319,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_86
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02172 : X_LUT4
    generic map(
      INIT => X"0004",
      LOC => "SLICE_X64Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_87,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0217
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_23_1 : X_LUT4
    generic map(
      INIT => X"DD88",
      LOC => "SLICE_X60Y53"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_7_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_7_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_23_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_23 : X_SFF
    generic map(
      LOC => "SLICE_X60Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_23_DXMUX_2257,
      CE => user_output_data_23_CEINV_2260,
      CLK => user_output_data_23_CLKINV_2259,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_23_SRFFMUX_2258,
      O => user_output_data(23)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007027 : X_LUT4
    generic map(
      INIT => X"CFCF",
      LOC => "SLICE_X61Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N432
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_4 : X_SFF
    generic map(
      LOC => "SLICE_X61Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_3_DYMUX_2262,
      CE => user_output_data_3_CEINV_2265,
      CLK => user_output_data_3_CLKINV_2264,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_3_SRFFMUX_2263,
      O => user_output_data(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_3_1 : X_LUT4
    generic map(
      INIT => X"AAF0",
      LOC => "SLICE_X61Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_03_data_out_3_0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_01_data_out_3_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_3 : X_SFF
    generic map(
      LOC => "SLICE_X61Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_3_DXMUX_2261,
      CE => user_output_data_3_CEINV_2265,
      CLK => user_output_data_3_CLKINV_2264,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_3_SRFFMUX_2263,
      O => user_output_data(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_15 : X_SFF
    generic map(
      LOC => "SLICE_X61Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_10_DYMUX_2267,
      CE => user_output_data_10_CEINV_2270,
      CLK => user_output_data_10_CLKINV_2269,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_10_SRFFMUX_2268,
      O => user_output_data(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_10_1 : X_LUT4
    generic map(
      INIT => X"CCF0",
      LOC => "SLICE_X61Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_2_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_10_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_10 : X_SFF
    generic map(
      LOC => "SLICE_X61Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_10_DXMUX_2266,
      CE => user_output_data_10_CEINV_2270,
      CLK => user_output_data_10_CLKINV_2269,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_10_SRFFMUX_2268,
      O => user_output_data(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_8 : X_SFF
    generic map(
      LOC => "SLICE_X61Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_31_DYMUX_2272,
      CE => user_output_data_31_CEINV_2275,
      CLK => user_output_data_31_CLKINV_2274,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_31_SRFFMUX_2273,
      O => user_output_data(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_31_1 : X_LUT4
    generic map(
      INIT => X"EE44",
      LOC => "SLICE_X61Y41"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_7_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_7_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_31_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_2_1 : X_LUT4
    generic map(
      INIT => X"0303",
      LOC => "SLICE_X56Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2 : X_SFF
    generic map(
      LOC => "SLICE_X56Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_DXMUX_2190,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_CLKINV_2192,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_SRFFMUX_2191,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_54 : X_LUT4
    generic map(
      INIT => X"2323",
      LOC => "SLICE_X56Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_42_2_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0 : X_SFF
    generic map(
      LOC => "SLICE_X56Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_DYMUX_2195,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_CLKINV_2197,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_REVUSED_2194,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_SRFFMUX_2196,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X56Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_2193
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2 : X_SFF
    generic map(
      LOC => "SLICE_X56Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_DYMUX_2198,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_SRFFMUX_2199,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_102
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In139 : X_LUT4
    generic map(
      INIT => X"0003",
      LOC => "SLICE_X56Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map619
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_3_SW0 : X_LUT4
    generic map(
      INIT => X"A0A0",
      LOC => "SLICE_X57Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02071 : X_LUT4
    generic map(
      INIT => X"5D0C",
      LOC => "SLICE_X57Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_7_1 : X_LUT4
    generic map(
      INIT => X"48C0",
      LOC => "SLICE_X57Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_7_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7 : X_SFF
    generic map(
      LOC => "SLICE_X57Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_DXMUX_2200,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CEINV_2203,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CLKINV_2202,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_SRFFMUX_2201,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01951 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X57Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_tapForDqs_1 : X_SFF
    generic map(
      LOC => "SLICE_X72Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_delay_sel_1_DXMUX_2380,
      CE => mem_interface_top_inst_delay_sel_1_CEINV_2384,
      CLK => mem_interface_top_inst_delay_sel_1_CLKINV_2383,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_delay_sel_1_SRFFMUX_2382,
      O => mem_interface_top_inst_delay_sel(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_tapForDqs_4 : X_SFF
    generic map(
      LOC => "SLICE_X73Y14",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_delay_sel_0_DYMUX_2386,
      CE => mem_interface_top_inst_delay_sel_0_CEINV_2389,
      CLK => mem_interface_top_inst_delay_sel_0_CLKINV_2388,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_delay_sel_0_SRFFMUX_2387,
      SRST => GND,
      O => mem_interface_top_inst_delay_sel(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_tapForDqs_0 : X_SFF
    generic map(
      LOC => "SLICE_X73Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_delay_sel_0_DXMUX_2385,
      CE => mem_interface_top_inst_delay_sel_0_CEINV_2389,
      CLK => mem_interface_top_inst_delay_sel_0_CLKINV_2388,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_delay_sel_0_SRFFMUX_2387,
      O => mem_interface_top_inst_delay_sel(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_three : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X74Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay1_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay2
    );
  system_controller_inst_user_config_register2_1 : X_FF
    generic map(
      LOC => "SLICE_X74Y3",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_config_register2_8_DYMUX_2390,
      CE => VCC,
      CLK => user_config_register2_8_CLKINV_2391,
      SET => GND,
      RST => user_config_register2_8_FFY_RSTAND_3602,
      O => user_config_register2_8_Q
    );
  user_config_register2_8_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X74Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_config_register2_8_FFY_RSTAND_3602
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_two : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X74Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(2),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay3_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_ckt_to_cal_delay4
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X76Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DYMUX_2393,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_SRFFMUX_2394,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"0A04",
      LOC => "SLICE_X76Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X76Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DXMUX_2392,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_SRFFMUX_2394,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1)
    );
  system_controller_inst_test_data_11 : X_FF
    generic map(
      LOC => "SLICE_X76Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_17_DYMUX_2396,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_17_CLKINV_2398,
      SET => GND,
      RST => system_controller_inst_current_input_data_17_SRFFMUX_2397,
      O => system_controller_inst_test_data(11)
    );
  system_controller_inst_next_input_data_17_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X76Y33"
    )
    port map (
      ADR0 => system_controller_inst_n0056(17),
      ADR1 => system_controller_inst_N71,
      ADR2 => system_controller_inst_test_data(17),
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_input_data_17_pack_1
    );
  system_controller_inst_current_input_data_17 : X_FF
    generic map(
      LOC => "SLICE_X76Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_17_DXMUX_2395,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_17_CLKINV_2398,
      SET => GND,
      RST => system_controller_inst_current_input_data_17_SRFFMUX_2397,
      O => system_controller_inst_current_input_data(17)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_11 : X_SFF
    generic map(
      LOC => "SLICE_X60Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_11_DXMUX_2237,
      CE => user_output_data_11_CEINV_2241,
      CLK => user_output_data_11_CLKINV_2240,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_11_SRFFMUX_2239,
      O => user_output_data(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_14 : X_SFF
    generic map(
      LOC => "SLICE_X60Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_13_DYMUX_2243,
      CE => user_output_data_13_CEINV_2246,
      CLK => user_output_data_13_CLKINV_2245,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_13_SRFFMUX_2244,
      O => user_output_data(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_13_1 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X60Y41"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_5_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_13_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_13 : X_SFF
    generic map(
      LOC => "SLICE_X60Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_13_DXMUX_2242,
      CE => user_output_data_13_CEINV_2246,
      CLK => user_output_data_13_CLKINV_2245,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_13_SRFFMUX_2244,
      O => user_output_data(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_25 : X_SFF
    generic map(
      LOC => "SLICE_X60Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_24_DYMUX_2248,
      CE => user_output_data_24_CEINV_2251,
      CLK => user_output_data_24_CLKINV_2250,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_24_SRFFMUX_2249,
      O => user_output_data(25)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_24_1 : X_LUT4
    generic map(
      INIT => X"FC0C",
      LOC => "SLICE_X60Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_24_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_24 : X_SFF
    generic map(
      LOC => "SLICE_X60Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_24_DXMUX_2247,
      CE => user_output_data_24_CEINV_2251,
      CLK => user_output_data_24_CLKINV_2250,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_24_SRFFMUX_2249,
      O => user_output_data(24)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_18 : X_SFF
    generic map(
      LOC => "SLICE_X60Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_22_DYMUX_2253,
      CE => user_output_data_22_CEINV_2256,
      CLK => user_output_data_22_CLKINV_2255,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_22_SRFFMUX_2254,
      O => user_output_data(18)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_22_1 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X60Y51"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_6_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_6_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_22_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_22 : X_SFF
    generic map(
      LOC => "SLICE_X60Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_22_DXMUX_2252,
      CE => user_output_data_22_CEINV_2256,
      CLK => user_output_data_22_CLKINV_2255,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_22_SRFFMUX_2254,
      O => user_output_data(22)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n00071 : X_LUT4
    generic map(
      INIT => X"D8D8",
      LOC => "SLICE_X60Y53"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_31 : X_SFF
    generic map(
      LOC => "SLICE_X61Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_31_DXMUX_2271,
      CE => user_output_data_31_CEINV_2275,
      CLK => user_output_data_31_CLKINV_2274,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_31_SRFFMUX_2273,
      O => user_output_data(31)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_28 : X_SFF
    generic map(
      LOC => "SLICE_X61Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_27_DYMUX_2277,
      CE => user_output_data_27_CEINV_2280,
      CLK => user_output_data_27_CLKINV_2279,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_27_SRFFMUX_2278,
      O => user_output_data(28)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_27_1 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X61Y42"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_27_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_27 : X_SFF
    generic map(
      LOC => "SLICE_X61Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_27_DXMUX_2276,
      CE => user_output_data_27_CEINV_2280,
      CLK => user_output_data_27_CLKINV_2279,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_27_SRFFMUX_2278,
      O => user_output_data(27)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_29 : X_SFF
    generic map(
      LOC => "SLICE_X61Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_30_DYMUX_2282,
      CE => user_output_data_30_CEINV_2285,
      CLK => user_output_data_30_CLKINV_2284,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_30_SRFFMUX_2283,
      O => user_output_data(29)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_30_1 : X_LUT4
    generic map(
      INIT => X"CACA",
      LOC => "SLICE_X61Y43"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_6_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_6_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_30_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_30 : X_SFF
    generic map(
      LOC => "SLICE_X61Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_30_DXMUX_2281,
      CE => user_output_data_30_CEINV_2285,
      CLK => user_output_data_30_CLKINV_2284,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_30_SRFFMUX_2283,
      O => user_output_data(30)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_7 : X_SFF
    generic map(
      LOC => "SLICE_X61Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_26_DYMUX_2287,
      CE => user_output_data_26_CEINV_2290,
      CLK => user_output_data_26_CLKINV_2289,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_26_SRFFMUX_2288,
      O => user_output_data(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_26_1 : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X61Y45"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_26_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_26 : X_SFF
    generic map(
      LOC => "SLICE_X61Y45",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_26_DXMUX_2286,
      CE => user_output_data_26_CEINV_2290,
      CLK => user_output_data_26_CLKINV_2289,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_26_SRFFMUX_2288,
      O => user_output_data(26)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_9 : X_SFF
    generic map(
      LOC => "SLICE_X61Y46",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_output_data_19_DYMUX_2292,
      CE => user_output_data_19_CEINV_2295,
      CLK => user_output_data_19_CLKINV_2294,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_19_SRFFMUX_2293,
      O => user_output_data(9)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_19_1 : X_LUT4
    generic map(
      INIT => X"CFC0",
      LOC => "SLICE_X61Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_19_pack_1
    );
  system_controller_inst_next_test_data_22_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X78Y38"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_n0056(22),
      ADR2 => system_controller_inst_test_data(22),
      ADR3 => system_controller_inst_Ker621,
      O => system_controller_inst_next_test_data_22_pack_1
    );
  system_controller_inst_test_data_22 : X_FF
    generic map(
      LOC => "SLICE_X78Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_22_DXMUX_2435,
      CE => VCC,
      CLK => system_controller_inst_test_data_22_CLKINV_2438,
      SET => GND,
      RST => system_controller_inst_test_data_22_SRFFMUX_2437,
      O => system_controller_inst_test_data(22)
    );
  system_controller_inst_current_input_data_22 : X_FF
    generic map(
      LOC => "SLICE_X78Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_21_DYMUX_2440,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_21_CLKINV_2442,
      SET => GND,
      RST => system_controller_inst_current_input_data_21_SRFFMUX_2441,
      O => system_controller_inst_current_input_data(22)
    );
  system_controller_inst_next_input_data_21_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X78Y39"
    )
    port map (
      ADR0 => system_controller_inst_n0056(21),
      ADR1 => system_controller_inst_test_data(21),
      ADR2 => system_controller_inst_N71,
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_input_data_21_pack_1
    );
  system_controller_inst_current_input_data_21 : X_FF
    generic map(
      LOC => "SLICE_X78Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_21_DXMUX_2439,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_21_CLKINV_2442,
      SET => GND,
      RST => system_controller_inst_current_input_data_21_SRFFMUX_2441,
      O => system_controller_inst_current_input_data(21)
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd5 : X_SFF
    generic map(
      LOC => "SLICE_X79Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_DYMUX_2443,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_SRFFMUX_2444,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_72
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker61 : X_LUT4
    generic map(
      INIT => X"FDFF",
      LOC => "SLICE_X79Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_84,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N6
    );
  system_controller_inst_current_input_data_19 : X_FF
    generic map(
      LOC => "SLICE_X79Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_13_DYMUX_2446,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_13_CLKINV_2448,
      SET => GND,
      RST => system_controller_inst_current_input_data_13_SRFFMUX_2447,
      O => system_controller_inst_current_input_data(19)
    );
  system_controller_inst_next_input_data_13_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X79Y34"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_test_data(13),
      ADR2 => system_controller_inst_n0056(13),
      ADR3 => system_controller_inst_N71,
      O => system_controller_inst_next_input_data_13_pack_1
    );
  system_controller_inst_current_input_data_13 : X_FF
    generic map(
      LOC => "SLICE_X79Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_13_DXMUX_2445,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_13_CLKINV_2448,
      SET => GND,
      RST => system_controller_inst_current_input_data_13_SRFFMUX_2447,
      O => system_controller_inst_current_input_data(13)
    );
  system_controller_inst_current_input_data_16 : X_FF
    generic map(
      LOC => "SLICE_X77Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_11_DYMUX_2400,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_11_CLKINV_2402,
      SET => GND,
      RST => system_controller_inst_current_input_data_11_SRFFMUX_2401,
      O => system_controller_inst_current_input_data(16)
    );
  system_controller_inst_next_input_data_11_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X77Y33"
    )
    port map (
      ADR0 => system_controller_inst_test_data(11),
      ADR1 => system_controller_inst_N71,
      ADR2 => system_controller_inst_n0056(11),
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_input_data_11_pack_1
    );
  system_controller_inst_current_input_data_11 : X_FF
    generic map(
      LOC => "SLICE_X77Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_11_DXMUX_2399,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_11_CLKINV_2402,
      SET => GND,
      RST => system_controller_inst_current_input_data_11_SRFFMUX_2401,
      O => system_controller_inst_current_input_data(11)
    );
  system_controller_inst_test_data_17 : X_FF
    generic map(
      LOC => "SLICE_X77Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_16_DYMUX_2404,
      CE => VCC,
      CLK => system_controller_inst_test_data_16_CLKINV_2406,
      SET => GND,
      RST => system_controller_inst_test_data_16_SRFFMUX_2405,
      O => system_controller_inst_test_data(17)
    );
  system_controller_inst_next_test_data_16_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X77Y34"
    )
    port map (
      ADR0 => system_controller_inst_n0056(16),
      ADR1 => system_controller_inst_N0,
      ADR2 => system_controller_inst_Ker622,
      ADR3 => system_controller_inst_test_data(16),
      O => system_controller_inst_next_test_data_16_pack_1
    );
  system_controller_inst_test_data_16 : X_FF
    generic map(
      LOC => "SLICE_X77Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_16_DXMUX_2403,
      CE => VCC,
      CLK => system_controller_inst_test_data_16_CLKINV_2406,
      SET => GND,
      RST => system_controller_inst_test_data_16_SRFFMUX_2405,
      O => system_controller_inst_test_data(16)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker26_2 : X_LUT4
    generic map(
      INIT => X"FF3F",
      LOC => "SLICE_X78Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_85,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_72,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_2408
    );
  system_controller_inst_user_config_register1_0 : X_FF
    generic map(
      LOC => "SLICE_X78Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_config_register1_12_DYMUX_2407,
      CE => VCC,
      CLK => user_config_register1_12_CLKINV_2409,
      SET => GND,
      RST => user_config_register1_12_FFY_RSTAND_3603,
      O => user_config_register1_12_Q
    );
  user_config_register1_12_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X78Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_config_register1_12_FFY_RSTAND_3603
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_26_SW0 : X_LUT4
    generic map(
      INIT => X"FB5F",
      LOC => "SLICE_X78Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_Q,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N654
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3 : X_SFF
    generic map(
      LOC => "SLICE_X64Y10",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_DYMUX_2323,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_CLKINV_2325,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_SRFFMUX_2324,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_2_1 : X_LUT4
    generic map(
      INIT => X"DDA0",
      LOC => "SLICE_X64Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2 : X_SFF
    generic map(
      LOC => "SLICE_X64Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_DXMUX_2322,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_CLKINV_2325,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2_SRFFMUX_2324,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_4 : X_SFF
    generic map(
      LOC => "SLICE_X64Y11",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DYMUX_2327,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_CLKINV_2329,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_SRFFMUX_2328,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_1_1 : X_LUT4
    generic map(
      INIT => X"F030",
      LOC => "SLICE_X64Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1 : X_SFF
    generic map(
      LOC => "SLICE_X64Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DXMUX_2326,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_CLKINV_2329,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_SRFFMUX_2328,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker69_SW1 : X_LUT4
    generic map(
      INIT => X"FDFD",
      LOC => "SLICE_X64Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N371
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker011 : X_LUT4
    generic map(
      INIT => X"1452",
      LOC => "SLICE_X64Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_N01
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd1 : X_SFF
    generic map(
      LOC => "SLICE_X64Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DYMUX_2331,
      CE => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CEINV_2333,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_SRFFMUX_2332,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_64
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02911 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X64Y20"
    )
    port map (
      ADR0 => user_command_register(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in,
      ADR2 => VCC,
      ADR3 => user_command_register(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd1 : X_SFF
    generic map(
      LOC => "SLICE_X64Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DXMUX_2330,
      CE => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CEINV_2333,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_SRFFMUX_2332,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_24
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N321 : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X65Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_12,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle : X_SFF
    generic map(
      LOC => "SLICE_X65Y1",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_DYMUX_2334,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CEINV_2337,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CLKINV_2336,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_SRFFMUX_2335,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_32
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In88 : X_LUT4
    generic map(
      INIT => X"8F14",
      LOC => "SLICE_X65Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_7,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map244
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02151 : X_LUT4
    generic map(
      INIT => X"FFF1",
      LOC => "SLICE_X65Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_87,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_86,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_32,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_34,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle : X_SFF
    generic map(
      LOC => "SLICE_X65Y2",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_DYMUX_2338,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CEINV_2341,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CLKINV_2340,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_SRFFMUX_2339,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_33
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02152 : X_LUT4
    generic map(
      INIT => X"0202",
      LOC => "SLICE_X65Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_15,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0215
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In7 : X_LUT4
    generic map(
      INIT => X"00C8",
      LOC => "SLICE_X65Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_9,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_11,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_10,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_8,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map91
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n00831 : X_LUT4
    generic map(
      INIT => X"0F01",
      LOC => "SLICE_X65Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_34,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0083_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle : X_SFF
    generic map(
      LOC => "SLICE_X65Y4",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_DXMUX_2342,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CEINV_2345,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CLKINV_2344,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_SRFFMUX_2343,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_34
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker69 : X_LUT4
    generic map(
      INIT => X"1D0C",
      LOC => "SLICE_X65Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N371_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N370_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      O => mem_interface_top_inst_ddr2_top0_controller0_N69_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0381_SW0 : X_LUT4
    generic map(
      INIT => X"A0A8",
      LOC => "SLICE_X65Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_19,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N01_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N69,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N59_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_N367
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY : X_SFF
    generic map(
      LOC => "SLICE_X65Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_DXMUX_2346,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CEINV_2349,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_REVUSED_2347,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_SRFFMUX_2348,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_16
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03001 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X65Y20"
    )
    port map (
      ADR0 => user_command_register(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_64,
      ADR3 => user_command_register(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_value_pack_1
    );
  system_controller_inst_current_reg1_0 : X_FF
    generic map(
      LOC => "SLICE_X78Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg1_0_DYMUX_2410,
      CE => VCC,
      CLK => system_controller_inst_current_reg1_0_CLKINV_2411,
      SET => GND,
      RST => system_controller_inst_current_reg1_0_FFY_RSTAND_3604,
      O => system_controller_inst_current_reg1_0_Q
    );
  system_controller_inst_current_reg1_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X78Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_reg1_0_FFY_RSTAND_3604
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_26_SW0 : X_LUT4
    generic map(
      INIT => X"FD3F",
      LOC => "SLICE_X78Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_Q,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N652
    );
  system_controller_inst_user_command_register_1 : X_FF
    generic map(
      LOC => "SLICE_X78Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_command_register_1_DYMUX_2413,
      CE => VCC,
      CLK => user_command_register_1_CLKINV_2414,
      SET => GND,
      RST => user_command_register_1_FFY_RSTAND_3605,
      O => user_command_register(1)
    );
  user_command_register_1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X78Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_command_register_1_FFY_RSTAND_3605
    );
  system_controller_inst_current_state_FFd4_In4_1 : X_LUT4
    generic map(
      INIT => X"F000",
      LOC => "SLICE_X78Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => init_val,
      ADR3 => system_controller_inst_current_state_FFd3_62,
      O => system_controller_inst_current_state_FFd4_In4_1_2412
    );
  system_controller_inst_test_data_9 : X_FF
    generic map(
      LOC => "SLICE_X78Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_26_DYMUX_2416,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_26_CLKINV_2418,
      SET => GND,
      RST => system_controller_inst_current_input_data_26_SRFFMUX_2417,
      O => system_controller_inst_test_data(9)
    );
  system_controller_inst_next_input_data_26_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X78Y32"
    )
    port map (
      ADR0 => system_controller_inst_test_data(26),
      ADR1 => system_controller_inst_n0056(26),
      ADR2 => system_controller_inst_N0,
      ADR3 => system_controller_inst_N71,
      O => system_controller_inst_next_input_data_26_pack_1
    );
  system_controller_inst_current_input_data_26 : X_FF
    generic map(
      LOC => "SLICE_X78Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_26_DXMUX_2415,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_26_CLKINV_2418,
      SET => GND,
      RST => system_controller_inst_current_input_data_26_SRFFMUX_2417,
      O => system_controller_inst_current_input_data(26)
    );
  system_controller_inst_test_data_15 : X_FF
    generic map(
      LOC => "SLICE_X78Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_15_DYMUX_2420,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_15_CLKINV_2422,
      SET => GND,
      RST => system_controller_inst_current_input_data_15_SRFFMUX_2421,
      O => system_controller_inst_test_data(15)
    );
  system_controller_inst_next_input_data_15_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X78Y34"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_test_data(15),
      ADR2 => system_controller_inst_N71,
      ADR3 => system_controller_inst_n0056(15),
      O => system_controller_inst_next_input_data_15_pack_1
    );
  system_controller_inst_current_input_data_15 : X_FF
    generic map(
      LOC => "SLICE_X78Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_15_DXMUX_2419,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_15_CLKINV_2422,
      SET => GND,
      RST => system_controller_inst_current_input_data_15_SRFFMUX_2421,
      O => system_controller_inst_current_input_data(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X85Y46",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DYMUX_2848,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CEINV_2851,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CLKINV_2850,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_SRFFMUX_2849,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X85Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X85Y46",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DXMUX_2847,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CEINV_2851,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CLKINV_2850,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_SRFFMUX_2849,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X85Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_DYMUX_2853,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_CEINV_2856,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_CLKINV_2855,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_SRFFMUX_2854,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X85Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X85Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_DXMUX_2852,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_CEINV_2856,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_CLKINV_2855,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_3_SRFFMUX_2854,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X85Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DYMUX_2858,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CEINV_2861,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CLKINV_2860,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_SRFFMUX_2859,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X85Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X85Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DXMUX_2857,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CEINV_2861,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CLKINV_2860,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_SRFFMUX_2859,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X85Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_DYMUX_2863,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CEINV_2866,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CLKINV_2865,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_SRFFMUX_2864,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X85Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_DXMUX_2862,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CEINV_2866,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CLKINV_2865,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_SRFFMUX_2864,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0)
    );
  system_controller_inst_test_data_12 : X_FF
    generic map(
      LOC => "SLICE_X78Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_25_DYMUX_2424,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_25_CLKINV_2426,
      SET => GND,
      RST => system_controller_inst_current_input_data_25_SRFFMUX_2425,
      O => system_controller_inst_test_data(12)
    );
  system_controller_inst_next_input_data_25_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X78Y35"
    )
    port map (
      ADR0 => system_controller_inst_n0056(25),
      ADR1 => system_controller_inst_N71,
      ADR2 => system_controller_inst_N0,
      ADR3 => system_controller_inst_test_data(25),
      O => system_controller_inst_next_input_data_25_pack_1
    );
  system_controller_inst_current_input_data_25 : X_FF
    generic map(
      LOC => "SLICE_X78Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_25_DXMUX_2423,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_25_CLKINV_2426,
      SET => GND,
      RST => system_controller_inst_current_input_data_25_SRFFMUX_2425,
      O => system_controller_inst_current_input_data(25)
    );
  system_controller_inst_test_data_29 : X_FF
    generic map(
      LOC => "SLICE_X78Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_23_DYMUX_2428,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_23_CLKINV_2430,
      SET => GND,
      RST => system_controller_inst_current_input_data_23_SRFFMUX_2429,
      O => system_controller_inst_test_data(29)
    );
  system_controller_inst_next_input_data_23_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X78Y36"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_test_data(23),
      ADR2 => system_controller_inst_N71,
      ADR3 => system_controller_inst_n0056(23),
      O => system_controller_inst_next_input_data_23_pack_1
    );
  system_controller_inst_current_input_data_23 : X_FF
    generic map(
      LOC => "SLICE_X78Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_23_DXMUX_2427,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_23_CLKINV_2430,
      SET => GND,
      RST => system_controller_inst_current_input_data_23_SRFFMUX_2429,
      O => system_controller_inst_current_input_data(23)
    );
  system_controller_inst_test_data_27 : X_FF
    generic map(
      LOC => "SLICE_X78Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_27_DYMUX_2432,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_27_CLKINV_2434,
      SET => GND,
      RST => system_controller_inst_current_input_data_27_SRFFMUX_2433,
      O => system_controller_inst_test_data(27)
    );
  system_controller_inst_next_input_data_27_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X78Y37"
    )
    port map (
      ADR0 => system_controller_inst_test_data(27),
      ADR1 => system_controller_inst_N71,
      ADR2 => system_controller_inst_n0056(27),
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_input_data_27_pack_1
    );
  system_controller_inst_current_input_data_27 : X_FF
    generic map(
      LOC => "SLICE_X78Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_27_DXMUX_2431,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_27_CLKINV_2434,
      SET => GND,
      RST => system_controller_inst_current_input_data_27_SRFFMUX_2433,
      O => system_controller_inst_current_input_data(27)
    );
  system_controller_inst_test_data_28 : X_FF
    generic map(
      LOC => "SLICE_X78Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_22_DYMUX_2436,
      CE => VCC,
      CLK => system_controller_inst_test_data_22_CLKINV_2438,
      SET => GND,
      RST => system_controller_inst_test_data_22_SRFFMUX_2437,
      O => system_controller_inst_test_data(28)
    );
  system_controller_inst_current_input_data_14 : X_FF
    generic map(
      LOC => "SLICE_X79Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_12_DYMUX_2450,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_12_CLKINV_2452,
      SET => GND,
      RST => system_controller_inst_current_input_data_12_SRFFMUX_2451,
      O => system_controller_inst_current_input_data(14)
    );
  system_controller_inst_next_input_data_12_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X79Y35"
    )
    port map (
      ADR0 => system_controller_inst_test_data(12),
      ADR1 => system_controller_inst_N71,
      ADR2 => system_controller_inst_n0056(12),
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_input_data_12_pack_1
    );
  system_controller_inst_current_input_data_12 : X_FF
    generic map(
      LOC => "SLICE_X79Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_12_DXMUX_2449,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_12_CLKINV_2452,
      SET => GND,
      RST => system_controller_inst_current_input_data_12_SRFFMUX_2451,
      O => system_controller_inst_current_input_data(12)
    );
  system_controller_inst_test_data_24 : X_FF
    generic map(
      LOC => "SLICE_X79Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_20_DYMUX_2454,
      CE => VCC,
      CLK => system_controller_inst_test_data_20_CLKINV_2456,
      SET => GND,
      RST => system_controller_inst_test_data_20_SRFFMUX_2455,
      O => system_controller_inst_test_data(24)
    );
  system_controller_inst_next_test_data_20_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X79Y36"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_Ker621,
      ADR2 => system_controller_inst_test_data(20),
      ADR3 => system_controller_inst_n0056(20),
      O => system_controller_inst_next_test_data_20_pack_1
    );
  system_controller_inst_test_data_20 : X_FF
    generic map(
      LOC => "SLICE_X79Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_20_DXMUX_2453,
      CE => VCC,
      CLK => system_controller_inst_test_data_20_CLKINV_2456,
      SET => GND,
      RST => system_controller_inst_test_data_20_SRFFMUX_2455,
      O => system_controller_inst_test_data(20)
    );
  system_controller_inst_test_data_23 : X_FF
    generic map(
      LOC => "SLICE_X79Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_24_DYMUX_2458,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_24_CLKINV_2460,
      SET => GND,
      RST => system_controller_inst_current_input_data_24_SRFFMUX_2459,
      O => system_controller_inst_test_data(23)
    );
  system_controller_inst_next_input_data_24_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X79Y37"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_N71,
      ADR2 => system_controller_inst_test_data(24),
      ADR3 => system_controller_inst_n0056(24),
      O => system_controller_inst_next_input_data_24_pack_1
    );
  system_controller_inst_current_input_data_24 : X_FF
    generic map(
      LOC => "SLICE_X79Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_24_DXMUX_2457,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_24_CLKINV_2460,
      SET => GND,
      RST => system_controller_inst_current_input_data_24_SRFFMUX_2459,
      O => system_controller_inst_current_input_data(24)
    );
  system_controller_inst_test_data_25 : X_FF
    generic map(
      LOC => "SLICE_X79Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_21_DYMUX_2462,
      CE => VCC,
      CLK => system_controller_inst_test_data_21_CLKINV_2464,
      SET => GND,
      RST => system_controller_inst_test_data_21_SRFFMUX_2463,
      O => system_controller_inst_test_data(25)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4 : X_SFF
    generic map(
      LOC => "SLICE_X80Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_DYMUX_2502,
      CE => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CEINV_2514,
      CLK => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_CLKINV_2513,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_SRFFMUX_2512,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(4)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1 : X_SFF
    generic map(
      LOC => "SLICE_X80Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_DYMUX_2517,
      CE => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CEINV_2529,
      CLK => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_CLKINV_2528,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_SRFFMUX_2527,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X84Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_DYMUX_2784,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CEINV_2787,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CLKINV_2786,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_SRFFMUX_2785,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X84Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X84Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_DXMUX_2783,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CEINV_2787,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CLKINV_2786,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_SRFFMUX_2785,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X84Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_DYMUX_2789,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_CEINV_2792,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_CLKINV_2791,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_SRFFMUX_2790,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X84Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X84Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_DXMUX_2788,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_CEINV_2792,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_CLKINV_2791,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr_1_SRFFMUX_2790,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_3 : X_SFF
    generic map(
      LOC => "SLICE_X85Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_DYMUX_2794,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_SRFFMUX_2795,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_3_79
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_0_1 : X_LUT4
    generic map(
      INIT => X"0022",
      LOC => "SLICE_X85Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X85Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_DXMUX_2793,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0_SRFFMUX_2795,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_4_Q : X_LUT4
    generic map(
      INIT => X"F8F0",
      LOC => "SLICE_X85Y20"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N87_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0337,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd6 : X_SFF
    generic map(
      LOC => "SLICE_X85Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_DYMUX_2796,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_SRFFMUX_2797,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_108
    );
  system_controller_inst_current_reg1_8 : X_FF
    generic map(
      LOC => "SLICE_X85Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd5_DYMUX_2799,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd5_CLKINV_2801,
      SET => GND,
      RST => system_controller_inst_current_state_FFd5_SRFFMUX_2800,
      O => system_controller_inst_current_reg1_8_Q
    );
  system_controller_inst_next_test_data_21_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X79Y38"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_Ker621,
      ADR2 => system_controller_inst_test_data(21),
      ADR3 => system_controller_inst_n0056(21),
      O => system_controller_inst_next_test_data_21_pack_1
    );
  system_controller_inst_test_data_21 : X_FF
    generic map(
      LOC => "SLICE_X79Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_21_DXMUX_2461,
      CE => VCC,
      CLK => system_controller_inst_test_data_21_CLKINV_2464,
      SET => GND,
      RST => system_controller_inst_test_data_21_SRFFMUX_2463,
      O => system_controller_inst_test_data(21)
    );
  system_controller_inst_current_input_data_28 : X_FF
    generic map(
      LOC => "SLICE_X79Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_31_DYMUX_2466,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_31_CLKINV_2468,
      SET => GND,
      RST => system_controller_inst_current_input_data_31_SRFFMUX_2467,
      O => system_controller_inst_current_input_data(28)
    );
  system_controller_inst_next_input_data_31_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X79Y39"
    )
    port map (
      ADR0 => system_controller_inst_n0056(31),
      ADR1 => system_controller_inst_test_data(31),
      ADR2 => system_controller_inst_N71,
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_input_data_31_pack_1
    );
  system_controller_inst_current_input_data_31 : X_FF
    generic map(
      LOC => "SLICE_X79Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_31_DXMUX_2465,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_31_CLKINV_2468,
      SET => GND,
      RST => system_controller_inst_current_input_data_31_SRFFMUX_2467,
      O => system_controller_inst_current_input_data(31)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker71 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X80Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_94,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_93,
      O => mem_interface_top_inst_ddr2_top0_controller0_N7_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2 : X_SFF
    generic map(
      LOC => "SLICE_X80Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_DYMUX_2469,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_SRFFMUX_2470,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02835 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X80Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_52,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_19,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_81,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      O => mem_interface_top_inst_ddr2_top0_controller0_N611
    );
  system_controller_inst_user_config_register2_7 : X_FF
    generic map(
      LOC => "SLICE_X80Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_config_register2_2_DYMUX_2471,
      CE => VCC,
      CLK => user_config_register2_2_CLKINV_2472,
      SET => GND,
      RST => user_config_register2_2_FFY_RSTAND_3606,
      O => user_config_register2_2_Q
    );
  user_config_register2_2_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X80Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_config_register2_2_FFY_RSTAND_3606
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_13 : X_LUT4
    generic map(
      INIT => X"00A8",
      LOC => "SLICE_X80Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_Q,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_39,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N656,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map127
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0282_SW0 : X_LUT4
    generic map(
      INIT => X"CCFF",
      LOC => "SLICE_X80Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N204_pack_1
    );
  system_controller_inst_current_reg2_7 : X_FF
    generic map(
      LOC => "SLICE_X80Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg2_7_DYMUX_2474,
      CE => VCC,
      CLK => system_controller_inst_current_reg2_7_CLKINV_2475,
      SET => GND,
      RST => system_controller_inst_current_reg2_7_FFY_RSTAND_3607,
      O => system_controller_inst_current_reg2_7_Q
    );
  system_controller_inst_current_reg2_7_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X80Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_reg2_7_FFY_RSTAND_3607
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0282 : X_LUT4
    generic map(
      INIT => X"CD8C",
      LOC => "SLICE_X80Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N204,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0282_2473
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd4 : X_SFF
    generic map(
      LOC => "SLICE_X80Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_DYMUX_2476,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_SRFFMUX_2477,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_25
    );
  mem_interface_top_inst_infrastructure_top0_n00161 : X_LUT4
    generic map(
      INIT => X"FF5F",
      LOC => "SLICE_X80Y20"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR1 => VCC,
      ADR2 => mreset_i_IBUF_5,
      ADR3 => mem_interface_top_inst_infrastructure_top0_wait_clk90_80,
      O => mem_interface_top_inst_infrastructure_top0_n0016
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r : X_FF
    generic map(
      LOC => "SLICE_X80Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_DYMUX_2481,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CLKINV_2486,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_68
    );
  system_controller_inst_system_controller_n0056_0_lut : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X80Y28"
    )
    port map (
      ADR0 => system_controller_inst_test_data(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N8
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270 : X_SFF
    generic map(
      LOC => "SLICE_X80Y29",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_sys_rst270_1_DYMUX_2489,
      CE => VCC,
      CLK => mem_interface_top_inst_sys_rst270_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_sys_rst270_1_SRFFMUX_2499,
      SRST => GND,
      O => mem_interface_top_inst_sys_rst270_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X80Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_DYMUX_2606,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CEINV_2609,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CLKINV_2608,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_SRFFMUX_2607,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X80Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X80Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_DXMUX_2605,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CEINV_2609,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CLKINV_2608,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_SRFFMUX_2607,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_39_1 : X_LUT4
    generic map(
      INIT => X"FCFC",
      LOC => "SLICE_X81Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_39,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_39_1_2611
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_2 : X_SFF
    generic map(
      LOC => "SLICE_X81Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_DYMUX_2610,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_SRFFMUX_2612,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_Q
    );
  mem_interface_top_inst_infrastructure_top0_n00131 : X_LUT4
    generic map(
      INIT => X"55FF",
      LOC => "SLICE_X81Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mreset_i_IBUF_5,
      O => mem_interface_top_inst_infrastructure_top0_n0013
    );
  system_controller_inst_test_data_6 : X_FF
    generic map(
      LOC => "SLICE_X81Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_5_DYMUX_2614,
      CE => VCC,
      CLK => system_controller_inst_test_data_5_CLKINV_2616,
      SET => GND,
      RST => system_controller_inst_test_data_5_SRFFMUX_2615,
      O => system_controller_inst_test_data(6)
    );
  system_controller_inst_next_test_data_5_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X81Y30"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_test_data(5),
      ADR2 => system_controller_inst_N61,
      ADR3 => system_controller_inst_n0056(5),
      O => system_controller_inst_next_test_data_5_pack_1
    );
  system_controller_inst_test_data_5 : X_FF
    generic map(
      LOC => "SLICE_X81Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_5_DXMUX_2613,
      CE => VCC,
      CLK => system_controller_inst_test_data_5_CLKINV_2616,
      SET => GND,
      RST => system_controller_inst_test_data_5_SRFFMUX_2615,
      O => system_controller_inst_test_data(5)
    );
  system_controller_inst_current_input_data_6 : X_FF
    generic map(
      LOC => "SLICE_X81Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_2_DYMUX_2618,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_2_CLKINV_2620,
      SET => GND,
      RST => system_controller_inst_current_input_data_2_SRFFMUX_2619,
      O => system_controller_inst_current_input_data(6)
    );
  system_controller_inst_next_input_data_2_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X81Y31"
    )
    port map (
      ADR0 => system_controller_inst_N71,
      ADR1 => system_controller_inst_n0056(2),
      ADR2 => system_controller_inst_N0,
      ADR3 => system_controller_inst_test_data(2),
      O => system_controller_inst_next_input_data_2_pack_1
    );
  system_controller_inst_current_input_data_2 : X_FF
    generic map(
      LOC => "SLICE_X81Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_2_DXMUX_2617,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_2_CLKINV_2620,
      SET => GND,
      RST => system_controller_inst_current_input_data_2_SRFFMUX_2619,
      O => system_controller_inst_current_input_data(2)
    );
  system_controller_inst_test_data_14 : X_FF
    generic map(
      LOC => "SLICE_X81Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_13_DYMUX_2660,
      CE => VCC,
      CLK => system_controller_inst_test_data_13_CLKINV_2662,
      SET => GND,
      RST => system_controller_inst_test_data_13_SRFFMUX_2661,
      O => system_controller_inst_test_data(14)
    );
  system_controller_inst_next_test_data_13_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X81Y35"
    )
    port map (
      ADR0 => system_controller_inst_Ker622,
      ADR1 => system_controller_inst_n0056(13),
      ADR2 => system_controller_inst_test_data(13),
      ADR3 => system_controller_inst_N0,
      O => system_controller_inst_next_test_data_13_pack_1
    );
  system_controller_inst_test_data_13 : X_FF
    generic map(
      LOC => "SLICE_X81Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_data_13_DXMUX_2659,
      CE => VCC,
      CLK => system_controller_inst_test_data_13_CLKINV_2662,
      SET => GND,
      RST => system_controller_inst_test_data_13_SRFFMUX_2661,
      O => system_controller_inst_test_data(13)
    );
  system_controller_inst_test_data_18 : X_FF
    generic map(
      LOC => "SLICE_X81Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_18_DYMUX_2664,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_18_CLKINV_2666,
      SET => GND,
      RST => system_controller_inst_current_input_data_18_SRFFMUX_2665,
      O => system_controller_inst_test_data(18)
    );
  system_controller_inst_next_input_data_18_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X81Y36"
    )
    port map (
      ADR0 => system_controller_inst_N71,
      ADR1 => system_controller_inst_N0,
      ADR2 => system_controller_inst_test_data(18),
      ADR3 => system_controller_inst_n0056(18),
      O => system_controller_inst_next_input_data_18_pack_1
    );
  system_controller_inst_current_input_data_18 : X_FF
    generic map(
      LOC => "SLICE_X81Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_18_DXMUX_2663,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_18_CLKINV_2666,
      SET => GND,
      RST => system_controller_inst_current_input_data_18_SRFFMUX_2665,
      O => system_controller_inst_current_input_data(18)
    );
  system_controller_inst_current_input_data_30 : X_FF
    generic map(
      LOC => "SLICE_X81Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_20_DYMUX_2668,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_20_CLKINV_2670,
      SET => GND,
      RST => system_controller_inst_current_input_data_20_SRFFMUX_2669,
      O => system_controller_inst_current_input_data(30)
    );
  system_controller_inst_next_input_data_20_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X81Y37"
    )
    port map (
      ADR0 => system_controller_inst_N0,
      ADR1 => system_controller_inst_test_data(20),
      ADR2 => system_controller_inst_N71,
      ADR3 => system_controller_inst_n0056(20),
      O => system_controller_inst_next_input_data_20_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X80Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_DYMUX_2577,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CEINV_2589,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CLKINV_2588,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_SRFFMUX_2587,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X80Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DYMUX_2594,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CEINV_2599,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CLKINV_2598,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_SRFFMUX_2597,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X80Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_DYMUX_2601,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CEINV_2604,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CLKINV_2603,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_SRFFMUX_2602,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X80Y52",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_DXMUX_2600,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CEINV_2604,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CLKINV_2603,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_SRFFMUX_2602,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2 : X_SFF
    generic map(
      LOC => "SLICE_X80Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_DYMUX_2533,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CLKINV_2544,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_SRFFMUX_2543,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_90
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1 : X_SFF
    generic map(
      LOC => "SLICE_X80Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_DXMUX_2530,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_CLKINV_2544,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_SRFFMUX_2543,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_110
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X80Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_DYMUX_2547,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CEINV_2559,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CLKINV_2558,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_SRFFMUX_2557,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X80Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_DYMUX_2562,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CEINV_2574,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CLKINV_2573,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_SRFFMUX_2572,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X82Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_DYMUX_2703,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CEINV_2706,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CLKINV_2705,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_SRFFMUX_2704,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X82Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X82Y48",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_DXMUX_2702,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CEINV_2706,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CLKINV_2705,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_SRFFMUX_2704,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X82Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_DYMUX_2622,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CEINV_2625,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CLKINV_2624,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_SRFFMUX_2623,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X82Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X82Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_DXMUX_2621,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CEINV_2625,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CLKINV_2624,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_SRFFMUX_2623,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7 : X_SFF
    generic map(
      LOC => "SLICE_X83Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_DYMUX_2627,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_SRFFMUX_2628,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_93
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_32 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X83Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_map190,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_map182_0,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10 : X_SFF
    generic map(
      LOC => "SLICE_X83Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_DXMUX_2626,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_SRFFMUX_2628,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_26 : X_LUT4
    generic map(
      INIT => X"0302",
      LOC => "SLICE_X83Y17"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N654_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_39,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_map202_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10 : X_SFF
    generic map(
      LOC => "SLICE_X83Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_DYMUX_2629,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_SRFFMUX_2630,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set(10)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_32 : X_LUT4
    generic map(
      INIT => X"FFF0",
      LOC => "SLICE_X83Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_map194_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_map202,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X83Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DYMUX_2645,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CEINV_2648,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CLKINV_2647,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_SRFFMUX_2646,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X83Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X83Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DXMUX_2644,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CEINV_2648,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CLKINV_2647,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_SRFFMUX_2646,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"78F0",
      LOC => "SLICE_X83Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X83Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_DYMUX_2650,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CEINV_2653,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CLKINV_2652,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_SRFFMUX_2651,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X83Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_DXMUX_2649,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CEINV_2653,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CLKINV_2652,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_SRFFMUX_2651,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker201 : X_LUT4
    generic map(
      INIT => X"FFEE",
      LOC => "SLICE_X84Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_93,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_94,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_52,
      O => mem_interface_top_inst_ddr2_top0_controller0_N20_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1 : X_SFF
    generic map(
      LOC => "SLICE_X84Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_DYMUX_2654,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_SRFFMUX_2655,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_82
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_4 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X84Y14"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(9),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(9),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N20,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_map182
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2 : X_LUT4
    generic map(
      INIT => X"FFDD",
      LOC => "SLICE_X84Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_52,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_39,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_2656
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_39_SW0 : X_LUT4
    generic map(
      INIT => X"8800",
      LOC => "SLICE_X84Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0337,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0282_0,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_N662_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8 : X_SFF
    generic map(
      LOC => "SLICE_X84Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_DYMUX_2657,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_SRFFMUX_2658,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_16 : X_LUT4
    generic map(
      INIT => X"4540",
      LOC => "SLICE_X83Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0282_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set(10),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0283_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_39,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map635_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_wait_clk90 : X_SFF
    generic map(
      LOC => "SLICE_X83Y18",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_wait_clk90_DYMUX_2631,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_wait_clk90_CLKINV_2633,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_wait_clk90_SRFFMUX_2632,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_wait_clk90_80
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_38 : X_LUT4
    generic map(
      INIT => X"FECC",
      LOC => "SLICE_X83Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map629_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map628_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map635,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map637_0,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(10)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_25 : X_LUT4
    generic map(
      INIT => X"FC00",
      LOC => "SLICE_X83Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_39,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0337,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_map637
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_Out271 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X83Y20"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_52,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_21,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      O => mem_interface_top_inst_ddr2_top0_ddr_casb_cntrl
    );
  mem_interface_top_inst_infrastructure_top0_wait_200us_i : X_SFF
    generic map(
      LOC => "SLICE_X83Y20",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_wait_200us_DYMUX_2634,
      CE => mem_interface_top_inst_wait_200us_CEINV_2637,
      CLK => mem_interface_top_inst_wait_200us_CLKINV_2636,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_wait_200us_SRFFMUX_2635,
      SRST => GND,
      O => mem_interface_top_inst_wait_200us
    );
  mem_interface_top_inst_ddr2_top0_controller0_n028313 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X83Y20"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_51,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_22,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_23,
      O => mem_interface_top_inst_ddr2_top0_controller0_N619
    );
  mem_interface_top_inst_infrastructure_top0_n00151 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X83Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_wait_200us,
      ADR1 => mem_interface_top_inst_infrastructure_top0_Counter200(15),
      ADR2 => mem_interface_top_inst_infrastructure_top0_Counter200(14),
      ADR3 => mem_interface_top_inst_infrastructure_top0_Counter200(13),
      O => mem_interface_top_inst_infrastructure_top0_n0015
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X83Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_DYMUX_2638,
      CE => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CEINV_2640,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_SRFFMUX_2639,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0)
    );
  mem_interface_top_inst_infrastructure_top0_n00221 : X_LUT4
    generic map(
      INIT => X"2AAA",
      LOC => "SLICE_X83Y23"
    )
    port map (
      ADR0 => mem_interface_top_inst_wait_200us,
      ADR1 => mem_interface_top_inst_infrastructure_top0_Counter200(15),
      ADR2 => mem_interface_top_inst_infrastructure_top0_Counter200(14),
      ADR3 => mem_interface_top_inst_infrastructure_top0_Counter200(13),
      O => mem_interface_top_inst_infrastructure_top0_n0022
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst : X_SFF
    generic map(
      LOC => "SLICE_X83Y28",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1_DYMUX_2641,
      CE => VCC,
      CLK => mem_interface_top_inst_sys_rst_1_CLKINV_2643,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_sys_rst_1_SRFFMUX_2642,
      SRST => GND,
      O => mem_interface_top_inst_sys_rst_1
    );
  system_controller_inst_Ker81 : X_LUT4
    generic map(
      INIT => X"FAF8",
      LOC => "SLICE_X83Y28"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_27,
      ADR1 => system_controller_inst_n0066,
      ADR2 => system_controller_inst_N3411_0,
      ADR3 => system_controller_inst_Mcompar_n0037_nor_cyo9_0,
      O => system_controller_inst_N82
    );
  system_controller_inst_user_input_data_28 : X_FF
    generic map(
      LOC => "SLICE_X84Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_3_DYMUX_2749,
      CE => user_input_data_3_CEINV_2752,
      CLK => user_input_data_3_CLKINV_2751,
      SET => GND,
      RST => user_input_data_3_SRFFMUX_2750,
      O => user_input_data(28)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_0_1 : X_LUT4
    generic map(
      INIT => X"FE10",
      LOC => "SLICE_X84Y34"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_rst_calib,
      ADR1 => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_90,
      ADR2 => mem_interface_top_inst_delay_sel(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(0),
      O => mem_interface_top_inst_ddr2_top0_delay_sel(0)
    );
  system_controller_inst_user_input_data_3 : X_FF
    generic map(
      LOC => "SLICE_X84Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_3_DXMUX_2748,
      CE => user_input_data_3_CEINV_2752,
      CLK => user_input_data_3_CLKINV_2751,
      SET => GND,
      RST => user_input_data_3_SRFFMUX_2750,
      O => user_input_data(3)
    );
  system_controller_inst_user_input_data_19 : X_FF
    generic map(
      LOC => "SLICE_X84Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_27_DYMUX_2754,
      CE => user_input_data_27_CEINV_2757,
      CLK => user_input_data_27_CLKINV_2756,
      SET => GND,
      RST => user_input_data_27_SRFFMUX_2755,
      O => user_input_data(19)
    );
  system_controller_inst_user_input_data_27 : X_FF
    generic map(
      LOC => "SLICE_X84Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_27_DXMUX_2753,
      CE => user_input_data_27_CEINV_2757,
      CLK => user_input_data_27_CLKINV_2756,
      SET => GND,
      RST => user_input_data_27_SRFFMUX_2755,
      O => user_input_data(27)
    );
  system_controller_inst_user_input_data_18 : X_FF
    generic map(
      LOC => "SLICE_X84Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_20_DYMUX_2759,
      CE => user_input_data_20_CEINV_2762,
      CLK => user_input_data_20_CLKINV_2761,
      SET => GND,
      RST => user_input_data_20_SRFFMUX_2760,
      O => user_input_data(18)
    );
  system_controller_inst_user_input_data_20 : X_FF
    generic map(
      LOC => "SLICE_X84Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_20_DXMUX_2758,
      CE => user_input_data_20_CEINV_2762,
      CLK => user_input_data_20_CLKINV_2761,
      SET => GND,
      RST => user_input_data_20_SRFFMUX_2760,
      O => user_input_data(20)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X84Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DYMUX_2764,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CEINV_2767,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CLKINV_2766,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_SRFFMUX_2765,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_1 : X_SFF
    generic map(
      LOC => "SLICE_X86Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DYMUX_2881,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_SRFFMUX_2882,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_1_Q : X_LUT4
    generic map(
      INIT => X"E2C0",
      LOC => "SLICE_X86Y19"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N70,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X86Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DXMUX_2880,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_SRFFMUX_2882,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1)
    );
  system_controller_inst_current_state_FFd9 : X_FF
    generic map(
      LOC => "SLICE_X86Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd10_DYMUX_2884,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd10_CLKINV_2886,
      SET => GND,
      RST => system_controller_inst_current_state_FFd10_SRFFMUX_2885,
      O => system_controller_inst_current_state_FFd9_36
    );
  system_controller_inst_current_state_FFd10_In1 : X_LUT4
    generic map(
      INIT => X"AE0C",
      LOC => "SLICE_X86Y21"
    )
    port map (
      ADR0 => system_controller_inst_N5_0,
      ADR1 => system_controller_inst_current_state_FFd9_36,
      ADR2 => system_controller_inst_N310,
      ADR3 => system_controller_inst_current_state_FFd10_35,
      O => system_controller_inst_current_state_FFd10_In_pack_1
    );
  system_controller_inst_current_state_FFd10 : X_FF
    generic map(
      LOC => "SLICE_X86Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd10_DXMUX_2883,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd10_CLKINV_2886,
      SET => GND,
      RST => system_controller_inst_current_state_FFd10_SRFFMUX_2885,
      O => system_controller_inst_current_state_FFd10_35
    );
  system_controller_inst_current_state_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X86Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd11_DYMUX_2888,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd11_CLKINV_2890,
      SET => system_controller_inst_current_state_FFd11_SRFFMUX_2889,
      RST => GND,
      O => system_controller_inst_current_state_FFd2_61
    );
  system_controller_inst_current_state_FFd11_In1 : X_LUT4
    generic map(
      INIT => X"AAEA",
      LOC => "SLICE_X86Y22"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd11_26,
      ADR1 => system_controller_inst_n0074,
      ADR2 => system_controller_inst_current_state_FFd10_35,
      ADR3 => system_controller_inst_N5_0,
      O => system_controller_inst_current_state_FFd11_In_pack_1
    );
  system_controller_inst_current_state_FFd11 : X_FF
    generic map(
      LOC => "SLICE_X86Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd11_DXMUX_2887,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd11_CLKINV_2890,
      SET => GND,
      RST => system_controller_inst_current_state_FFd11_SRFFMUX_2889,
      O => system_controller_inst_current_state_FFd11_26
    );
  system_controller_inst_Ker82 : X_LUT4
    generic map(
      INIT => X"FFAA",
      LOC => "SLICE_X86Y23"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_27,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_current_state_FFd9_36,
      O => system_controller_inst_Ker01_map656
    );
  system_controller_inst_user_input_data_8 : X_FF
    generic map(
      LOC => "SLICE_X84Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_2_DYMUX_2734,
      CE => user_input_data_2_CEINV_2737,
      CLK => user_input_data_2_CLKINV_2736,
      SET => GND,
      RST => user_input_data_2_SRFFMUX_2735,
      O => user_input_data(8)
    );
  system_controller_inst_Ker81_SW2 : X_LUT4
    generic map(
      INIT => X"C0D1",
      LOC => "SLICE_X84Y31"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd4_28,
      ADR1 => system_controller_inst_current_state_FFd5_27,
      ADR2 => system_controller_inst_Mcompar_n0037_nor_cyo9_0,
      ADR3 => system_controller_inst_current_state_FFd11_26,
      O => system_controller_inst_N429
    );
  system_controller_inst_user_input_data_2 : X_FF
    generic map(
      LOC => "SLICE_X84Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_2_DXMUX_2733,
      CE => user_input_data_2_CEINV_2737,
      CLK => user_input_data_2_CLKINV_2736,
      SET => GND,
      RST => user_input_data_2_SRFFMUX_2735,
      O => user_input_data(2)
    );
  system_controller_inst_user_input_data_29 : X_FF
    generic map(
      LOC => "SLICE_X84Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_1_DYMUX_2739,
      CE => user_input_data_1_CEINV_2742,
      CLK => user_input_data_1_CLKINV_2741,
      SET => GND,
      RST => user_input_data_1_SRFFMUX_2740,
      O => user_input_data(29)
    );
  system_controller_inst_user_input_data_1 : X_FF
    generic map(
      LOC => "SLICE_X84Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_1_DXMUX_2738,
      CE => user_input_data_1_CEINV_2742,
      CLK => user_input_data_1_CLKINV_2741,
      SET => GND,
      RST => user_input_data_1_SRFFMUX_2740,
      O => user_input_data(1)
    );
  system_controller_inst_user_input_data_13 : X_FF
    generic map(
      LOC => "SLICE_X84Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_21_DYMUX_2744,
      CE => user_input_data_21_CEINV_2747,
      CLK => user_input_data_21_CLKINV_2746,
      SET => GND,
      RST => user_input_data_21_SRFFMUX_2745,
      O => user_input_data(13)
    );
  system_controller_inst_user_input_data_21 : X_FF
    generic map(
      LOC => "SLICE_X84Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_21_DXMUX_2743,
      CE => user_input_data_21_CEINV_2747,
      CLK => user_input_data_21_CLKINV_2746,
      SET => GND,
      RST => user_input_data_21_SRFFMUX_2745,
      O => user_input_data(21)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_3_1 : X_LUT4
    generic map(
      INIT => X"FE02",
      LOC => "SLICE_X84Y34"
    )
    port map (
      ADR0 => mem_interface_top_inst_delay_sel(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_90,
      ADR2 => mem_interface_top_inst_ddr2_top0_rst_calib,
      ADR3 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(3),
      O => mem_interface_top_inst_ddr2_top0_delay_sel(3)
    );
  system_controller_inst_n00531 : X_LUT4
    generic map(
      INIT => X"0088",
      LOC => "SLICE_X84Y26"
    )
    port map (
      ADR0 => user_cmd_ack,
      ADR1 => system_controller_inst_next_reg3(2),
      ADR2 => VCC,
      ADR3 => system_controller_inst_next_reg3(1),
      O => system_controller_inst_n0053
    );
  system_controller_inst_current_reg1_7 : X_FF
    generic map(
      LOC => "SLICE_X84Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg1_7_DXMUX_2717,
      CE => VCC,
      CLK => system_controller_inst_current_reg1_7_CLKINV_2720,
      SET => GND,
      RST => system_controller_inst_current_reg1_7_SRFFMUX_2719,
      O => system_controller_inst_current_reg1_7_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_enable_i1 : X_LUT4
    generic map(
      INIT => X"407F",
      LOC => "SLICE_X84Y27"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_66,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_67,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_val : X_SFF
    generic map(
      LOC => "SLICE_X84Y27",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val_DYMUX_2721,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_en_val_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_write_en_val_SRFFMUX_2722,
      O => mem_interface_top_inst_ddr2_top0_write_en_val
    );
  system_controller_inst_Ker0_SW0 : X_LUT4
    generic map(
      INIT => X"8808",
      LOC => "SLICE_X84Y27"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd4_28,
      ADR1 => user_cmd_ack,
      ADR2 => system_controller_inst_Mcompar_n0037_nor_cyo2,
      ADR3 => system_controller_inst_n0034,
      O => system_controller_inst_N98
    );
  system_controller_inst_user_input_data_10 : X_FF
    generic map(
      LOC => "SLICE_X84Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_0_DYMUX_2724,
      CE => user_input_data_0_CEINV_2727,
      CLK => user_input_data_0_CLKINV_2726,
      SET => GND,
      RST => user_input_data_0_SRFFMUX_2725,
      O => user_input_data(10)
    );
  system_controller_inst_user_input_data_0 : X_FF
    generic map(
      LOC => "SLICE_X84Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_0_DXMUX_2723,
      CE => user_input_data_0_CEINV_2727,
      CLK => user_input_data_0_CLKINV_2726,
      SET => GND,
      RST => user_input_data_0_SRFFMUX_2725,
      O => user_input_data(0)
    );
  system_controller_inst_user_input_data_6 : X_FF
    generic map(
      LOC => "SLICE_X84Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_5_DYMUX_2729,
      CE => user_input_data_5_CEINV_2732,
      CLK => user_input_data_5_CLKINV_2731,
      SET => GND,
      RST => user_input_data_5_SRFFMUX_2730,
      O => user_input_data(6)
    );
  system_controller_inst_next_test_data_0_1_SW1 : X_LUT4
    generic map(
      INIT => X"AF8D",
      LOC => "SLICE_X84Y30"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_27,
      ADR1 => system_controller_inst_Mcompar_n0037_nor_cyo9_0,
      ADR2 => system_controller_inst_current_state_FFd4_28,
      ADR3 => system_controller_inst_n0066,
      O => system_controller_inst_N440
    );
  system_controller_inst_user_input_data_5 : X_FF
    generic map(
      LOC => "SLICE_X84Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_5_DXMUX_2728,
      CE => user_input_data_5_CEINV_2732,
      CLK => user_input_data_5_CLKINV_2731,
      SET => GND,
      RST => user_input_data_5_SRFFMUX_2730,
      O => user_input_data(5)
    );
  system_controller_inst_current_state_FFd5_In1 : X_LUT4
    generic map(
      INIT => X"88F8",
      LOC => "SLICE_X85Y23"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_27,
      ADR1 => system_controller_inst_N310,
      ADR2 => system_controller_inst_current_state_FFd4_28,
      ADR3 => system_controller_inst_N181,
      O => system_controller_inst_current_state_FFd5_In_pack_1
    );
  system_controller_inst_current_state_FFd5 : X_FF
    generic map(
      LOC => "SLICE_X85Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd5_DXMUX_2798,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd5_CLKINV_2801,
      SET => GND,
      RST => system_controller_inst_current_state_FFd5_SRFFMUX_2800,
      O => system_controller_inst_current_state_FFd5_27
    );
  system_controller_inst_user_config_register1_8 : X_FF
    generic map(
      LOC => "SLICE_X85Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_config_register1_5_DYMUX_2803,
      CE => VCC,
      CLK => user_config_register1_5_CLKINV_2805,
      SET => GND,
      RST => user_config_register1_5_SRFFMUX_2804,
      O => user_config_register1_4_Q
    );
  system_controller_inst_user_config_register1_7 : X_FF
    generic map(
      LOC => "SLICE_X85Y24",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_config_register1_5_DXMUX_2802,
      CE => VCC,
      CLK => user_config_register1_5_CLKINV_2805,
      SET => GND,
      RST => user_config_register1_5_SRFFMUX_2804,
      O => user_config_register1_5_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_enable_i1_SW0 : X_LUT4
    generic map(
      INIT => X"33FF",
      LOC => "SLICE_X85Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N640_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1 : X_SFF
    generic map(
      LOC => "SLICE_X85Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_DYMUX_2806,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_CLKINV_2808,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_SRFFMUX_2807,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_67
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n00001 : X_LUT4
    generic map(
      INIT => X"EFEC",
      LOC => "SLICE_X85Y26"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_67,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N640,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_66,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000
    );
  system_controller_inst_n00341 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X85Y27"
    )
    port map (
      ADR0 => system_controller_inst_Ker15_map702_0,
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => system_controller_inst_N24,
      ADR3 => system_controller_inst_Ker15_map710_0,
      O => system_controller_inst_n0034_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2 : X_SFF
    generic map(
      LOC => "SLICE_X85Y27",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_DYMUX_2809,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_CLKINV_2811,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_SRFFMUX_2810,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_66
    );
  system_controller_inst_Ker81_SW0 : X_LUT4
    generic map(
      INIT => X"7500",
      LOC => "SLICE_X85Y27"
    )
    port map (
      ADR0 => user_cmd_ack,
      ADR1 => system_controller_inst_n0034,
      ADR2 => system_controller_inst_Mcompar_n0037_nor_cyo2,
      ADR3 => system_controller_inst_current_state_FFd4_28,
      O => system_controller_inst_N3411
    );
  system_controller_inst_Ker0131 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X87Y22"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd11_26,
      ADR1 => system_controller_inst_current_state_FFd10_35,
      ADR2 => system_controller_inst_Ker0131_2_111,
      ADR3 => system_controller_inst_current_state_FFd5_27,
      O => system_controller_inst_Ker01_map671
    );
  system_controller_inst_Ker914 : X_LUT4
    generic map(
      INIT => X"0F0A",
      LOC => "SLICE_X87Y25"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd4_28,
      ADR1 => VCC,
      ADR2 => user_cmd_ack,
      ADR3 => system_controller_inst_current_state_FFd8_43,
      O => system_controller_inst_Ker91_map721
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X87Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_1_2952
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo9 : X_FF
    generic map(
      LOC => "SLICE_X87Y27",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_DYMUX_2955,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_CLKINV_2957,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_reset1_G : X_LUT4
    generic map(
      INIT => X"FA50",
      LOC => "SLICE_X87Y27"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_30,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_29,
      O => mem_interface_top_inst_ddr2_top0_controller0_N53
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_3 : X_SFF
    generic map(
      LOC => "SLICE_X88Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_DYMUX_2959,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_SRFFMUX_2960,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4 : X_SFF
    generic map(
      LOC => "SLICE_X88Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_DXMUX_2958,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_4_SRFFMUX_2960,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_4 : X_SFF
    generic map(
      LOC => "SLICE_X88Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DYMUX_2962,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_SRFFMUX_2963,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6 : X_SFF
    generic map(
      LOC => "SLICE_X88Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DXMUX_2961,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_SRFFMUX_2963,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4 : X_SFF
    generic map(
      LOC => "SLICE_X88Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_DYMUX_2965,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_SRFFMUX_2966,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X84Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X84Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DXMUX_2763,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CEINV_2767,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CLKINV_2766,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_SRFFMUX_2765,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X84Y46",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_DYMUX_2769,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CEINV_2772,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CLKINV_2771,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_SRFFMUX_2770,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"5AAA",
      LOC => "SLICE_X84Y46"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X84Y46",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_DXMUX_2768,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CEINV_2772,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CLKINV_2771,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_SRFFMUX_2770,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X84Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DYMUX_2774,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CEINV_2777,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CLKINV_2776,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_SRFFMUX_2775,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X84Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X84Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DXMUX_2773,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CEINV_2777,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CLKINV_2776,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_SRFFMUX_2775,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"3CCC",
      LOC => "SLICE_X84Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X84Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DYMUX_2779,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CEINV_2782,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CLKINV_2781,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_SRFFMUX_2780,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X84Y49",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DXMUX_2778,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CEINV_2782,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CLKINV_2781,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_SRFFMUX_2780,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0)
    );
  system_controller_inst_user_input_data_12 : X_FF
    generic map(
      LOC => "SLICE_X85Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_11_DYMUX_2813,
      CE => user_input_data_11_CEINV_2816,
      CLK => user_input_data_11_CLKINV_2815,
      SET => GND,
      RST => user_input_data_11_SRFFMUX_2814,
      O => user_input_data(12)
    );
  system_controller_inst_user_input_data_11 : X_FF
    generic map(
      LOC => "SLICE_X85Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_11_DXMUX_2812,
      CE => user_input_data_11_CEINV_2816,
      CLK => user_input_data_11_CLKINV_2815,
      SET => GND,
      RST => user_input_data_11_SRFFMUX_2814,
      O => user_input_data(11)
    );
  system_controller_inst_user_input_data_23 : X_FF
    generic map(
      LOC => "SLICE_X85Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_31_DYMUX_2818,
      CE => user_input_data_31_CEINV_2821,
      CLK => user_input_data_31_CLKINV_2820,
      SET => GND,
      RST => user_input_data_31_SRFFMUX_2819,
      O => user_input_data(23)
    );
  system_controller_inst_user_input_data_31 : X_FF
    generic map(
      LOC => "SLICE_X85Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_31_DXMUX_2817,
      CE => user_input_data_31_CEINV_2821,
      CLK => user_input_data_31_CLKINV_2820,
      SET => GND,
      RST => user_input_data_31_SRFFMUX_2819,
      O => user_input_data(31)
    );
  system_controller_inst_user_input_data_15 : X_FF
    generic map(
      LOC => "SLICE_X85Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_4_DYMUX_2823,
      CE => user_input_data_4_CEINV_2826,
      CLK => user_input_data_4_CLKINV_2825,
      SET => GND,
      RST => user_input_data_4_SRFFMUX_2824,
      O => user_input_data(15)
    );
  system_controller_inst_Ker81_SW3 : X_LUT4
    generic map(
      INIT => X"CCCF",
      LOC => "SLICE_X85Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_current_state_FFd5_27,
      ADR2 => system_controller_inst_current_state_FFd4_28,
      ADR3 => system_controller_inst_current_state_FFd11_26,
      O => system_controller_inst_N430
    );
  system_controller_inst_user_input_data_4 : X_FF
    generic map(
      LOC => "SLICE_X85Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_4_DXMUX_2822,
      CE => user_input_data_4_CEINV_2826,
      CLK => user_input_data_4_CLKINV_2825,
      SET => GND,
      RST => user_input_data_4_SRFFMUX_2824,
      O => user_input_data(4)
    );
  system_controller_inst_user_input_data_17 : X_FF
    generic map(
      LOC => "SLICE_X85Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_25_DYMUX_2828,
      CE => user_input_data_25_CEINV_2831,
      CLK => user_input_data_25_CLKINV_2830,
      SET => GND,
      RST => user_input_data_25_SRFFMUX_2829,
      O => user_input_data(17)
    );
  system_controller_inst_user_input_data_25 : X_FF
    generic map(
      LOC => "SLICE_X85Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_25_DXMUX_2827,
      CE => user_input_data_25_CEINV_2831,
      CLK => user_input_data_25_CLKINV_2830,
      SET => GND,
      RST => user_input_data_25_SRFFMUX_2829,
      O => user_input_data(25)
    );
  system_controller_inst_user_input_data_22 : X_FF
    generic map(
      LOC => "SLICE_X85Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_30_DYMUX_2833,
      CE => user_input_data_30_CEINV_2836,
      CLK => user_input_data_30_CLKINV_2835,
      SET => GND,
      RST => user_input_data_30_SRFFMUX_2834,
      O => user_input_data(22)
    );
  system_controller_inst_user_input_data_30 : X_FF
    generic map(
      LOC => "SLICE_X85Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_30_DXMUX_2832,
      CE => user_input_data_30_CEINV_2836,
      CLK => user_input_data_30_CLKINV_2835,
      SET => GND,
      RST => user_input_data_30_SRFFMUX_2834,
      O => user_input_data(30)
    );
  system_controller_inst_user_input_data_26 : X_FF
    generic map(
      LOC => "SLICE_X85Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_16_DYMUX_2838,
      CE => user_input_data_16_CEINV_2841,
      CLK => user_input_data_16_CLKINV_2840,
      SET => GND,
      RST => user_input_data_16_SRFFMUX_2839,
      O => user_input_data(26)
    );
  system_controller_inst_user_input_data_16 : X_FF
    generic map(
      LOC => "SLICE_X85Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_16_DXMUX_2837,
      CE => user_input_data_16_CEINV_2841,
      CLK => user_input_data_16_CLKINV_2840,
      SET => GND,
      RST => user_input_data_16_SRFFMUX_2839,
      O => user_input_data(16)
    );
  system_controller_inst_user_input_data_24 : X_FF
    generic map(
      LOC => "SLICE_X85Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_14_DYMUX_2843,
      CE => user_input_data_14_CEINV_2846,
      CLK => user_input_data_14_CLKINV_2845,
      SET => GND,
      RST => user_input_data_14_SRFFMUX_2844,
      O => user_input_data(24)
    );
  system_controller_inst_user_input_data_14 : X_FF
    generic map(
      LOC => "SLICE_X85Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_data_14_DXMUX_2842,
      CE => user_input_data_14_CEINV_2846,
      CLK => user_input_data_14_CLKINV_2845,
      SET => GND,
      RST => user_input_data_14_SRFFMUX_2844,
      O => user_input_data(14)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_1 : X_SFF
    generic map(
      LOC => "SLICE_X86Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_DYMUX_2868,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_SRFFMUX_2869,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5 : X_SFF
    generic map(
      LOC => "SLICE_X86Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_DXMUX_2867,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5_SRFFMUX_2869,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_2 : X_SFF
    generic map(
      LOC => "SLICE_X86Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_DYMUX_2871,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_SRFFMUX_2872,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12 : X_SFF
    generic map(
      LOC => "SLICE_X86Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_DXMUX_2870,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_12_SRFFMUX_2872,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(12)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_9 : X_SFF
    generic map(
      LOC => "SLICE_X86Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_DYMUX_2874,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_SRFFMUX_2875,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_5_SW0 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X86Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N20,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(5),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(5),
      O => mem_interface_top_inst_ddr2_top0_controller0_N85
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8 : X_SFF
    generic map(
      LOC => "SLICE_X86Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_DXMUX_2873,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_SRFFMUX_2875,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(8)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0245_SW0 : X_LUT4
    generic map(
      INIT => X"1111",
      LOC => "SLICE_X86Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N194_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1 : X_SFF
    generic map(
      LOC => "SLICE_X86Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_DYMUX_2876,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_SRFFMUX_2877,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_77
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0245 : X_LUT4
    generic map(
      INIT => X"BFBB",
      LOC => "SLICE_X86Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      ADR1 => burst_done,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N194,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0245_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_6 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X86Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_6_1_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0337,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_38,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_map63_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_burst_length_1 : X_SFF
    generic map(
      LOC => "SLICE_X86Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_burst_length_1_DYMUX_2878,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_burst_length_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_burst_length_1_SRFFMUX_2879,
      O => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_10 : X_LUT4
    generic map(
      INIT => X"FF88",
      LOC => "SLICE_X86Y18"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N20,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_map63,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(1)
    );
  system_controller_inst_n00661 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X86Y26"
    )
    port map (
      ADR0 => system_controller_inst_Ker16_map682_0,
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => system_controller_inst_loop_count(0),
      ADR3 => system_controller_inst_Ker16_map679_0,
      O => system_controller_inst_n0066_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0 : X_SFF
    generic map(
      LOC => "SLICE_X86Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_DYMUX_2892,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_CLKINV_2894,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_SRFFMUX_2893,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_29
    );
  system_controller_inst_Ker81_SW1 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X86Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_n0066,
      ADR2 => VCC,
      ADR3 => system_controller_inst_Mcompar_n0037_nor_cyo9_0,
      O => system_controller_inst_N427
    );
  system_controller_inst_Ker1912 : X_LUT4
    generic map(
      INIT => X"FC00",
      LOC => "SLICE_X86Y27"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_current_state_FFd8_43,
      ADR2 => system_controller_inst_current_state_FFd4_28,
      ADR3 => user_cmd_ack,
      O => system_controller_inst_Ker19_map690
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y29"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DIG_MUX_2898,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_SRINV_2900,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_CLKINV_2899,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_0 : X_FF
    generic map(
      LOC => "SLICE_X86Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DYMUX_2897,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_CLKINV_2899,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y29"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DIF_MUX_2896,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_SRINV_2900,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_CLKINV_2899,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9 : X_FF
    generic map(
      LOC => "SLICE_X86Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DXMUX_2895,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_CLKINV_2899,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(9)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y30"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DIG_MUX_2904,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_SRINV_2906,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_CLKINV_2905,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6 : X_FF
    generic map(
      LOC => "SLICE_X86Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DYMUX_2903,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_CLKINV_2905,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y30"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DIF_MUX_2902,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_SRINV_2906,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_CLKINV_2905,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5 : X_FF
    generic map(
      LOC => "SLICE_X86Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DXMUX_2901,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_CLKINV_2905,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y33"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DIG_MUX_2910,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_SRINV_2912,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_CLKINV_2911,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_SRL16E_Q15_UNCONNECTED
    );
  system_controller_inst_n0052_20_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X90Y16"
    )
    port map (
      ADR0 => system_controller_inst_n0055(20),
      ADR1 => system_controller_inst_N51,
      ADR2 => system_controller_inst_N01_0,
      ADR3 => system_controller_inst_current_input_address(20),
      O => system_controller_inst_n0052_20_pack_1
    );
  system_controller_inst_current_input_address_20 : X_FF
    generic map(
      LOC => "SLICE_X90Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_20_DXMUX_3172,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_20_CLKINV_3173,
      SET => GND,
      RST => system_controller_inst_current_input_address_20_FFX_RSTAND_3608,
      O => system_controller_inst_current_input_address(20)
    );
  system_controller_inst_current_input_address_20_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X90Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_address_20_FFX_RSTAND_3608
    );
  system_controller_inst_current_input_address_13 : X_FF
    generic map(
      LOC => "SLICE_X90Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_21_DYMUX_3175,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_21_CLKINV_3177,
      SET => GND,
      RST => system_controller_inst_current_input_address_21_SRFFMUX_3176,
      O => system_controller_inst_current_input_address(13)
    );
  system_controller_inst_n0052_21_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X90Y17"
    )
    port map (
      ADR0 => system_controller_inst_n0055(21),
      ADR1 => system_controller_inst_N01_0,
      ADR2 => system_controller_inst_N51,
      ADR3 => system_controller_inst_current_input_address(21),
      O => system_controller_inst_n0052_21_pack_1
    );
  system_controller_inst_current_input_address_21 : X_FF
    generic map(
      LOC => "SLICE_X90Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_21_DXMUX_3174,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_21_CLKINV_3177,
      SET => GND,
      RST => system_controller_inst_current_input_address_21_SRFFMUX_3176,
      O => system_controller_inst_current_input_address(21)
    );
  system_controller_inst_current_input_address_19 : X_FF
    generic map(
      LOC => "SLICE_X90Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_18_DYMUX_3179,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_18_CLKINV_3181,
      SET => GND,
      RST => system_controller_inst_current_input_address_18_SRFFMUX_3180,
      O => system_controller_inst_current_input_address(19)
    );
  system_controller_inst_n0052_18_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X90Y18"
    )
    port map (
      ADR0 => system_controller_inst_current_input_address(18),
      ADR1 => system_controller_inst_N51,
      ADR2 => system_controller_inst_n0055(18),
      ADR3 => system_controller_inst_N01_0,
      O => system_controller_inst_n0052_18_pack_1
    );
  system_controller_inst_current_input_address_18 : X_FF
    generic map(
      LOC => "SLICE_X90Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_18_DXMUX_3178,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_18_CLKINV_3181,
      SET => GND,
      RST => system_controller_inst_current_input_address_18_SRFFMUX_3180,
      O => system_controller_inst_current_input_address(18)
    );
  system_controller_inst_n0052_17_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X90Y19"
    )
    port map (
      ADR0 => system_controller_inst_N01_0,
      ADR1 => system_controller_inst_n0055(17),
      ADR2 => system_controller_inst_N51,
      ADR3 => system_controller_inst_current_input_address(17),
      O => system_controller_inst_n0052_17_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_11 : X_SFF
    generic map(
      LOC => "SLICE_X88Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_DYMUX_2981,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_SRFFMUX_2982,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(11)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10 : X_SFF
    generic map(
      LOC => "SLICE_X88Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_DXMUX_2980,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_10_SRFFMUX_2982,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(10)
    );
  system_controller_inst_n0052_22_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X88Y16"
    )
    port map (
      ADR0 => system_controller_inst_N51,
      ADR1 => system_controller_inst_n0055(22),
      ADR2 => system_controller_inst_N01_0,
      ADR3 => system_controller_inst_current_input_address(22),
      O => system_controller_inst_n0052_22_pack_1
    );
  system_controller_inst_current_input_address_22 : X_FF
    generic map(
      LOC => "SLICE_X88Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_22_DXMUX_2983,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_22_CLKINV_2984,
      SET => GND,
      RST => system_controller_inst_current_input_address_22_FFX_RSTAND_3609,
      O => system_controller_inst_current_input_address(22)
    );
  system_controller_inst_current_input_address_22_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X88Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_address_22_FFX_RSTAND_3609
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_1 : X_SFF
    generic map(
      LOC => "SLICE_X88Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_DYMUX_2986,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_SRFFMUX_2987,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(1)
    );
  system_controller_inst_Ker0170 : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X88Y18"
    )
    port map (
      ADR0 => system_controller_inst_N1,
      ADR1 => system_controller_inst_N17_0,
      ADR2 => system_controller_inst_Ker01_map674_0,
      ADR3 => system_controller_inst_Ker01_map672_0,
      O => system_controller_inst_N01
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3 : X_SFF
    generic map(
      LOC => "SLICE_X88Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_DXMUX_2985,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_3_SRFFMUX_2987,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(3)
    );
  system_controller_inst_next_loop_count_4_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X88Y20"
    )
    port map (
      ADR0 => system_controller_inst_n0054(4),
      ADR1 => system_controller_inst_loop_count(4),
      ADR2 => system_controller_inst_N110_0,
      ADR3 => system_controller_inst_N62,
      O => system_controller_inst_next_loop_count_4_pack_1
    );
  system_controller_inst_loop_count_4 : X_FF
    generic map(
      LOC => "SLICE_X88Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_4_DXMUX_2988,
      CE => VCC,
      CLK => system_controller_inst_loop_count_4_CLKINV_2989,
      SET => GND,
      RST => system_controller_inst_loop_count_4_FFX_RSTAND_3610,
      O => system_controller_inst_loop_count(4)
    );
  system_controller_inst_loop_count_4_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X88Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_loop_count_4_FFX_RSTAND_3610
    );
  system_controller_inst_current_state_FFd7 : X_FF
    generic map(
      LOC => "SLICE_X88Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_1_DYMUX_2991,
      CE => VCC,
      CLK => system_controller_inst_loop_count_1_CLKINV_2993,
      SET => GND,
      RST => system_controller_inst_loop_count_1_SRFFMUX_2992,
      O => system_controller_inst_current_state_FFd7_63
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17 : X_FF
    generic map(
      LOC => "SLICE_X86Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DYMUX_2925,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_CLKINV_2927,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(17)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y56"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DIF_MUX_2924,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_SRINV_2928,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_CLKINV_2927,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16 : X_FF
    generic map(
      LOC => "SLICE_X86Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DXMUX_2923,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_CLKINV_2927,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(16)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y57"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIG_MUX_2932,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_0_SRINV_2933,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_2 : X_FF
    generic map(
      LOC => "SLICE_X86Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DYMUX_2931,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y57"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIF_MUX_2930,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_0_SRINV_2933,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_0 : X_FF
    generic map(
      LOC => "SLICE_X86Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DXMUX_2929,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(0)
    );
  system_controller_inst_current_reg1_11 : X_FF
    generic map(
      LOC => "SLICE_X87Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg1_11_DYMUX_2934,
      CE => VCC,
      CLK => system_controller_inst_current_reg1_11_CLKINV_2935,
      SET => GND,
      RST => system_controller_inst_current_reg1_11_FFY_RSTAND_3611,
      O => system_controller_inst_current_reg1_11_Q
    );
  system_controller_inst_current_reg1_11_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X87Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_reg1_11_FFY_RSTAND_3611
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_4_SW0 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X87Y15"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N20,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_N87
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1 : X_SFF
    generic map(
      LOC => "SLICE_X87Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_DYMUX_2937,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_SRFFMUX_2938,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_In1 : X_LUT4
    generic map(
      INIT => X"FFB0",
      LOC => "SLICE_X87Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N35,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30 : X_FF
    generic map(
      LOC => "SLICE_X86Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DYMUX_2909,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_CLKINV_2911,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(30)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y33"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DIF_MUX_2908,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_SRINV_2912,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_CLKINV_2911,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13 : X_FF
    generic map(
      LOC => "SLICE_X86Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DXMUX_2907,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_CLKINV_2911,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y37"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DIG_MUX_2916,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_SRINV_2918,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_CLKINV_2917,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19 : X_FF
    generic map(
      LOC => "SLICE_X86Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DYMUX_2915,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_CLKINV_2917,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(19)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y37"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DIF_MUX_2914,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_SRINV_2918,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_CLKINV_2917,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18 : X_FF
    generic map(
      LOC => "SLICE_X86Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DXMUX_2913,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_CLKINV_2917,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(18)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_path_rst0_rst270_r : X_FF
    generic map(
      LOC => "SLICE_X86Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_DYMUX_2920,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_reset270_r
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone3 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X86Y42"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone3_clk270 : X_FF
    generic map(
      LOC => "SLICE_X86Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_DXMUX_2919,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone3_clk90 : X_FF
    generic map(
      LOC => "SLICE_X86Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_DXMUX_2921,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_CLKINV_2922,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y56"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DIG_MUX_2926,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_SRINV_2928,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_CLKINV_2927,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y30"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DIF_MUX_3001,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_SRINV_3005,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_CLKINV_3004,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8 : X_FF
    generic map(
      LOC => "SLICE_X88Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DXMUX_3000,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_CLKINV_3004,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y32"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIG_MUX_3009,
      CE => mem_interface_top_inst_ddr2_top0_data_mask_f_1_SRINV_3011,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_3010,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21 : X_FF
    generic map(
      LOC => "SLICE_X88Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DYMUX_3008,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_3010,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(21)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y32"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIF_MUX_3007,
      CE => mem_interface_top_inst_ddr2_top0_data_mask_f_1_SRINV_3011,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_3010,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mask_1 : X_FF
    generic map(
      LOC => "SLICE_X88Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DXMUX_3006,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_3010,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y33"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DIG_MUX_3015,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_SRINV_3017,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_CLKINV_3016,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23 : X_FF
    generic map(
      LOC => "SLICE_X88Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DYMUX_3014,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_CLKINV_3016,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(23)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y33"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DIF_MUX_3013,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_SRINV_3017,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_CLKINV_3016,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22 : X_FF
    generic map(
      LOC => "SLICE_X88Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DXMUX_3012,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_CLKINV_3016,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(22)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y34"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DIG_MUX_3021,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_SRINV_3023,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_CLKINV_3022,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24 : X_FF
    generic map(
      LOC => "SLICE_X88Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DYMUX_3020,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_CLKINV_3022,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(24)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y34"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DIF_MUX_3019,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_SRINV_3023,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_CLKINV_3022,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4 : X_SFF
    generic map(
      LOC => "SLICE_X87Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_DXMUX_2936,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_SRFFMUX_2938,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_51
    );
  system_controller_inst_user_config_register1_11 : X_FF
    generic map(
      LOC => "SLICE_X87Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => burst_done_DYMUX_2940,
      CE => VCC,
      CLK => burst_done_CLKINV_2942,
      SET => GND,
      RST => burst_done_SRFFMUX_2941,
      O => user_config_register1_1_Q
    );
  system_controller_inst_burst_done : X_FF
    generic map(
      LOC => "SLICE_X87Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => burst_done_DXMUX_2939,
      CE => VCC,
      CLK => burst_done_CLKINV_2942,
      SET => GND,
      RST => burst_done_SRFFMUX_2941,
      O => burst_done
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_enable : X_SFF
    generic map(
      LOC => "SLICE_X87Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_DYMUX_2944,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_SRFFMUX_2945,
      O => mem_interface_top_inst_ddr2_top0_write_enable
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd8 : X_SFF
    generic map(
      LOC => "SLICE_X87Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_DXMUX_2943,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_SRFFMUX_2945,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_91
    );
  system_controller_inst_current_burst_done : X_FF
    generic map(
      LOC => "SLICE_X87Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg3_0_DYMUX_2947,
      CE => VCC,
      CLK => system_controller_inst_current_reg3_0_CLKINV_2949,
      SET => GND,
      RST => system_controller_inst_current_reg3_0_SRFFMUX_2948,
      O => system_controller_inst_current_burst_done_48
    );
  system_controller_inst_next_reg3_2_Q : X_LUT4
    generic map(
      INIT => X"FAEA",
      LOC => "SLICE_X87Y21"
    )
    port map (
      ADR0 => system_controller_inst_N107_0,
      ADR1 => system_controller_inst_current_state_FFd6_42,
      ADR2 => system_controller_inst_N91_0,
      ADR3 => system_controller_inst_current_state_FFd10_35,
      O => system_controller_inst_next_reg3_2_pack_1
    );
  system_controller_inst_current_reg3_0 : X_FF
    generic map(
      LOC => "SLICE_X87Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg3_0_DXMUX_2946,
      CE => VCC,
      CLK => system_controller_inst_current_reg3_0_CLKINV_2949,
      SET => GND,
      RST => system_controller_inst_current_reg3_0_SRFFMUX_2948,
      O => system_controller_inst_current_reg3(0)
    );
  system_controller_inst_Ker0131_2 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X87Y22"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd9_36,
      ADR1 => system_controller_inst_current_state_FFd7_63,
      ADR2 => system_controller_inst_current_state_FFd6_42,
      ADR3 => VCC,
      O => system_controller_inst_Ker0131_2_pack_1
    );
  system_controller_inst_current_state_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X87Y22",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      I => system_controller_inst_current_state_FFd1_DYMUX_2950,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd1_CLKINV_2951,
      SET => GND,
      RST => system_controller_inst_current_state_FFd1_FFY_RSTAND_3612,
      O => system_controller_inst_current_state_FFd1_60
    );
  system_controller_inst_current_state_FFd1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X87Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_state_FFd1_FFY_RSTAND_3612
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3 : X_SFF
    generic map(
      LOC => "SLICE_X88Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_DXMUX_2964,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_SRFFMUX_2966,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(3)
    );
  system_controller_inst_user_input_address_7 : X_FF
    generic map(
      LOC => "SLICE_X88Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_6_DYMUX_2968,
      CE => VCC,
      CLK => user_input_address_6_CLKINV_2970,
      SET => GND,
      RST => user_input_address_6_SRFFMUX_2969,
      O => user_input_address(7)
    );
  system_controller_inst_user_input_address_6 : X_FF
    generic map(
      LOC => "SLICE_X88Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_6_DXMUX_2967,
      CE => VCC,
      CLK => user_input_address_6_CLKINV_2970,
      SET => GND,
      RST => user_input_address_6_SRFFMUX_2969,
      O => user_input_address(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_7 : X_SFF
    generic map(
      LOC => "SLICE_X88Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_DYMUX_2972,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_SRFFMUX_2973,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5 : X_SFF
    generic map(
      LOC => "SLICE_X88Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_DXMUX_2971,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_5_SRFFMUX_2973,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_2 : X_SFF
    generic map(
      LOC => "SLICE_X88Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_DYMUX_2975,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_SRFFMUX_2976,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8 : X_SFF
    generic map(
      LOC => "SLICE_X88Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_DXMUX_2974,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_8_SRFFMUX_2976,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(8)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_9 : X_SFF
    generic map(
      LOC => "SLICE_X88Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DYMUX_2978,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_SRFFMUX_2979,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_11_1 : X_LUT4
    generic map(
      INIT => X"CC00",
      LOC => "SLICE_X88Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(11),
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(11)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_8 : X_SFF
    generic map(
      LOC => "SLICE_X88Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DXMUX_2977,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_SRFFMUX_2979,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(8)
    );
  system_controller_inst_loop_count_10 : X_FF
    generic map(
      LOC => "SLICE_X89Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_10_DXMUX_3088,
      CE => VCC,
      CLK => system_controller_inst_loop_count_10_CLKINV_3089,
      SET => GND,
      RST => system_controller_inst_loop_count_10_FFX_RSTAND_3613,
      O => system_controller_inst_loop_count(10)
    );
  system_controller_inst_loop_count_10_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X89Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_loop_count_10_FFX_RSTAND_3613
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mas1 : X_FF
    generic map(
      LOC => "SLICE_X89Y27",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DYMUX_3091,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_CLKINV_3092,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4(1)
    );
  system_controller_inst_Ker1932 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X89Y27"
    )
    port map (
      ADR0 => system_controller_inst_Ker19_map688,
      ADR1 => system_controller_inst_Ker19_map686_0,
      ADR2 => system_controller_inst_N17_0,
      ADR3 => system_controller_inst_Ker19_map693_0,
      O => system_controller_inst_N110
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mas0 : X_FF
    generic map(
      LOC => "SLICE_X89Y27",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DXMUX_3090,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_CLKINV_3092,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X89Y28"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_DIG_MUX_3096,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_SRINV_3098,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_CLKINV_3097,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12 : X_FF
    generic map(
      LOC => "SLICE_X89Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_DYMUX_3095,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_CLKINV_3097,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X89Y28"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_DIF_MUX_3094,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_SRINV_3098,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_CLKINV_3097,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1 : X_FF
    generic map(
      LOC => "SLICE_X89Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_DXMUX_3093,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1_CLKINV_3097,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X89Y29"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DIG_MUX_3102,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_SRINV_3104,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_CLKINV_3103,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11 : X_FF
    generic map(
      LOC => "SLICE_X89Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DYMUX_3101,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_CLKINV_3103,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X89Y29"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DIF_MUX_3100,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_SRINV_3104,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_CLKINV_3103,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10 : X_FF
    generic map(
      LOC => "SLICE_X89Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DXMUX_3099,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_CLKINV_3103,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo12 : X_FF
    generic map(
      LOC => "SLICE_X89Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DYMUX_3106,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_CLKINV_3107,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14 : X_FF
    generic map(
      LOC => "SLICE_X88Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DXMUX_3018,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_CLKINV_3022,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo14 : X_FF
    generic map(
      LOC => "SLICE_X88Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_DYMUX_3025,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_CLKINV_3026,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo13 : X_FF
    generic map(
      LOC => "SLICE_X88Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_DXMUX_3024,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_CLKINV_3026,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y36"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIG_MUX_3030,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_14_SRINV_3032,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV_3031,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_15 : X_FF
    generic map(
      LOC => "SLICE_X88Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DYMUX_3029,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV_3031,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y36"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIF_MUX_3028,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_14_SRINV_3032,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV_3031,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_14 : X_FF
    generic map(
      LOC => "SLICE_X88Y36",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DXMUX_3027,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV_3031,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y38"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_7_DIG_MUX_3036,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_7_SRINV_3037,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_7_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_11 : X_FF
    generic map(
      LOC => "SLICE_X88Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_7_DYMUX_3035,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y38"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_7_DIF_MUX_3034,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_7_SRINV_3037,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_7_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_7 : X_FF
    generic map(
      LOC => "SLICE_X88Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_7_DXMUX_3033,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck01 : X_LUT4
    generic map(
      INIT => X"FFCC",
      LOC => "SLICE_X88Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_reset_r,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_clk180 : X_SFF
    generic map(
      LOC => "SLICE_X88Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_DXMUX_3038,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_SRFFMUX_3039,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_three : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X88Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay1_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_delay_sel_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay2
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X88Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DYMUX_3040,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CEINV_3043,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CLKINV_3042,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_SRFFMUX_3041,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_two : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X88Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_delay_sel_2_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay4
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck01 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X88Y51"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_reset_r,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_clk180 : X_SFF
    generic map(
      LOC => "SLICE_X88Y51",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_DXMUX_3044,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_SRFFMUX_3045,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X88Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_DYMUX_3047,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CEINV_3050,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CLKINV_3049,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_SRFFMUX_3048,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_one : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X88Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_delay_sel(4),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay5_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col1(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X88Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_DXMUX_3046,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CEINV_3050,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_CLKINV_3049,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_0_SRFFMUX_3048,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0)
    );
  system_controller_inst_user_input_address_5 : X_FF
    generic map(
      LOC => "SLICE_X89Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_2_DYMUX_3052,
      CE => VCC,
      CLK => user_input_address_2_CLKINV_3054,
      SET => GND,
      RST => user_input_address_2_SRFFMUX_3053,
      O => user_input_address(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo11 : X_FF
    generic map(
      LOC => "SLICE_X89Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DXMUX_3105,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_CLKINV_3107,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo6 : X_FF
    generic map(
      LOC => "SLICE_X89Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DYMUX_3109,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_CLKINV_3110,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo15 : X_FF
    generic map(
      LOC => "SLICE_X89Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DXMUX_3108,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_CLKINV_3110,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X89Y32"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DIG_MUX_3114,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_SRINV_3116,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_CLKINV_3115,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29 : X_FF
    generic map(
      LOC => "SLICE_X89Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DYMUX_3113,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_CLKINV_3115,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(29)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X89Y32"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DIF_MUX_3112,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_SRINV_3116,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_CLKINV_3115,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25 : X_FF
    generic map(
      LOC => "SLICE_X89Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_DXMUX_3111,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25_CLKINV_3115,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(25)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X89Y34"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DIG_MUX_3120,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_SRINV_3122,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_CLKINV_3121,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_28 : X_FF
    generic map(
      LOC => "SLICE_X89Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DYMUX_3119,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_CLKINV_3121,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(28)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X89Y34"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DIF_MUX_3118,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_SRINV_3122,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_CLKINV_3121,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26 : X_FF
    generic map(
      LOC => "SLICE_X89Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DXMUX_3117,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_CLKINV_3121,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(26)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X89Y35"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DIG_MUX_3125,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_CLKINV_3126,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27 : X_FF
    generic map(
      LOC => "SLICE_X89Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DYMUX_3124,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_CLKINV_3126,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(27)
    );
  system_controller_inst_user_input_address_2 : X_FF
    generic map(
      LOC => "SLICE_X89Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_2_DXMUX_3051,
      CE => VCC,
      CLK => user_input_address_2_CLKINV_3054,
      SET => GND,
      RST => user_input_address_2_SRFFMUX_3053,
      O => user_input_address(2)
    );
  system_controller_inst_current_input_address_8 : X_FF
    generic map(
      LOC => "SLICE_X89Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_5_DYMUX_3056,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_5_CLKINV_3058,
      SET => GND,
      RST => system_controller_inst_current_input_address_5_SRFFMUX_3057,
      O => system_controller_inst_current_input_address(8)
    );
  system_controller_inst_n0052_5_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X89Y12"
    )
    port map (
      ADR0 => system_controller_inst_N01_0,
      ADR1 => system_controller_inst_n0055(5),
      ADR2 => system_controller_inst_N51,
      ADR3 => system_controller_inst_current_input_address(5),
      O => system_controller_inst_n0052_5_pack_1
    );
  system_controller_inst_current_input_address_5 : X_FF
    generic map(
      LOC => "SLICE_X89Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_5_DXMUX_3055,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_5_CLKINV_3058,
      SET => GND,
      RST => system_controller_inst_current_input_address_5_SRFFMUX_3057,
      O => system_controller_inst_current_input_address(5)
    );
  system_controller_inst_user_input_address_8 : X_FF
    generic map(
      LOC => "SLICE_X89Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_1_DYMUX_3060,
      CE => VCC,
      CLK => user_input_address_1_CLKINV_3062,
      SET => GND,
      RST => user_input_address_1_SRFFMUX_3061,
      O => user_input_address(8)
    );
  system_controller_inst_user_input_address_1 : X_FF
    generic map(
      LOC => "SLICE_X89Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_1_DXMUX_3059,
      CE => VCC,
      CLK => user_input_address_1_CLKINV_3062,
      SET => GND,
      RST => user_input_address_1_SRFFMUX_3061,
      O => user_input_address(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg_0 : X_SFF
    generic map(
      LOC => "SLICE_X89Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_DYMUX_3064,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_SRFFMUX_3065,
      O => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_19 : X_SFF
    generic map(
      LOC => "SLICE_X89Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_DXMUX_3063,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_19_SRFFMUX_3065,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(19)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_2 : X_SFF
    generic map(
      LOC => "SLICE_X89Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_DYMUX_3067,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_SRFFMUX_3068,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_3_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X89Y16"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_ROW_ADDRESS_reg(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_54,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N20,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(3),
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2 : X_SFF
    generic map(
      LOC => "SLICE_X89Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_DXMUX_3066,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_SRFFMUX_3068,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_78
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2 : X_SFF
    generic map(
      LOC => "SLICE_X89Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_DYMUX_3069,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_SRFFMUX_3070,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_92
    );
  system_controller_inst_Ker52 : X_LUT4
    generic map(
      INIT => X"DDFF",
      LOC => "SLICE_X89Y19"
    )
    port map (
      ADR0 => system_controller_inst_Mcompar_n0037_nor_cyo8,
      ADR1 => user_cmd_ack,
      ADR2 => VCC,
      ADR3 => system_controller_inst_Mcompar_n0037_nor_cyo2,
      O => system_controller_inst_N5
    );
  system_controller_inst_user_input_address_13 : X_FF
    generic map(
      LOC => "SLICE_X89Y20",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_13_DYMUX_3074,
      CE => VCC,
      CLK => user_input_address_13_CLKINV_3078,
      SET => GND,
      RST => user_input_address_13_FFY_RSTAND_3614,
      O => user_input_address(13)
    );
  user_input_address_13_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X89Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_address_13_FFY_RSTAND_3614
    );
  user_input_address_13_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X89Y20"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => user_input_address_13_F
    );
  system_controller_inst_Mcompar_n0037_norlut7 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X89Y21"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(10),
      ADR1 => system_controller_inst_loop_count(9),
      ADR2 => system_controller_inst_loop_count(8),
      ADR3 => system_controller_inst_loop_count(7),
      O => system_controller_inst_N19
    );
  system_controller_inst_user_input_address_22 : X_FF
    generic map(
      LOC => "SLICE_X89Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_22_DXMUX_3079,
      CE => VCC,
      CLK => user_input_address_22_CLKINV_3087,
      SET => GND,
      RST => user_input_address_22_SRFFMUX_3086,
      O => user_input_address(22)
    );
  system_controller_inst_next_loop_count_10_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X89Y25"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(10),
      ADR1 => system_controller_inst_N72,
      ADR2 => system_controller_inst_n0054(10),
      ADR3 => system_controller_inst_N110_0,
      O => system_controller_inst_next_loop_count_10_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02481 : X_LUT4
    generic map(
      INIT => X"0050",
      LOC => "SLICE_X90Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0248
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02412 : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X90Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0241_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r : X_SFF
    generic map(
      LOC => "SLICE_X90Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_DXMUX_3199,
      CE => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CEINV_3202,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_REVUSED_3200,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_SRFFMUX_3201,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_14
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02421 : X_LUT4
    generic map(
      INIT => X"FFFB",
      LOC => "SLICE_X90Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N10_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0 : X_SFF
    generic map(
      LOC => "SLICE_X90Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_DYMUX_3203,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_CEINV_3205,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_SRFFMUX_3204,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02422 : X_LUT4
    generic map(
      INIT => X"0011",
      LOC => "SLICE_X90Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N10,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0242
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03851 : X_LUT4
    generic map(
      INIT => X"FFFA",
      LOC => "SLICE_X90Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(2),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0385_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_Msub_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"AAA5",
      LOC => "SLICE_X90Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(2),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2 : X_SFF
    generic map(
      LOC => "SLICE_X90Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DXMUX_3206,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CEINV_3208,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_SRFFMUX_3207,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y32"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DIG_MUX_3212,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_SRINV_3214,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_CLKINV_3213,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_11 : X_FF
    generic map(
      LOC => "SLICE_X90Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DYMUX_3211,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_CLKINV_3213,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y32"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DIF_MUX_3210,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_SRINV_3214,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_CLKINV_3213,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo10 : X_FF
    generic map(
      LOC => "SLICE_X89Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DXMUX_3123,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_CLKINV_3126,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X89Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_DYMUX_3128,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CEINV_3131,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CLKINV_3130,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_SRFFMUX_3129,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X89Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X89Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_DXMUX_3127,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CEINV_3131,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CLKINV_3130,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_SRFFMUX_3129,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_six : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X89Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay2_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_delay_sel(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col1_delay3
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X89Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_DYMUX_3132,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CEINV_3135,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CLKINV_3134,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_SRFFMUX_3133,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_1_1 : X_LUT4
    generic map(
      INIT => X"F1E0",
      LOC => "SLICE_X89Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_rst_calib,
      ADR1 => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r2_90,
      ADR2 => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r(1),
      ADR3 => mem_interface_top_inst_delay_sel(1),
      O => mem_interface_top_inst_ddr2_top0_delay_sel_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_six : X_LUT4
    generic map(
      INIT => X"F0AA",
      LOC => "SLICE_X89Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay2_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_delay_sel(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col1_delay3
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"7788",
      LOC => "SLICE_X89Y55"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X89Y55",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_DXMUX_3136,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CEINV_3139,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_CLKINV_3138,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_2_SRFFMUX_3137,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X89Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_DYMUX_3141,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_CEINV_3144,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_CLKINV_3143,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr_2_SRFFMUX_3142,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"66CC",
      LOC => "SLICE_X89Y56"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(2),
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_rd_addr(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_21 : X_SFF
    generic map(
      LOC => "SLICE_X91Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_DYMUX_3379,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_SRFFMUX_3389,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(21)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10 : X_SFF
    generic map(
      LOC => "SLICE_X91Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_DXMUX_3376,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_SRFFMUX_3389,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(10)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20 : X_SFF
    generic map(
      LOC => "SLICE_X91Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_DYMUX_3392,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_SRFFMUX_3402,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(20)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_13 : X_SFF
    generic map(
      LOC => "SLICE_X91Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_DYMUX_3406,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_SRFFMUX_3416,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_1 : X_FF
    generic map(
      LOC => "SLICE_X90Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_0_DYMUX_3260,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_0_CLKINV_3262,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y56"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_0_DIF_MUX_3259,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_0_SRINV_3263,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_0_CLKINV_3262,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_0 : X_FF
    generic map(
      LOC => "SLICE_X90Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_0_DXMUX_3258,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_0_CLKINV_3262,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y57"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIG_MUX_3267,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_2_SRINV_3269,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV_3268,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_3 : X_FF
    generic map(
      LOC => "SLICE_X90Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DYMUX_3266,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV_3268,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y57"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIF_MUX_3265,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_2_SRINV_3269,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV_3268,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_2 : X_FF
    generic map(
      LOC => "SLICE_X90Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DXMUX_3264,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV_3268,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(2)
    );
  system_controller_inst_current_input_address_4 : X_FF
    generic map(
      LOC => "SLICE_X91Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_3_DYMUX_3271,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_3_CLKINV_3273,
      SET => GND,
      RST => system_controller_inst_current_input_address_3_SRFFMUX_3272,
      O => system_controller_inst_current_input_address(4)
    );
  system_controller_inst_n0052_3_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X91Y8"
    )
    port map (
      ADR0 => system_controller_inst_N51,
      ADR1 => system_controller_inst_n0055(3),
      ADR2 => system_controller_inst_N01_0,
      ADR3 => system_controller_inst_current_input_address(3),
      O => system_controller_inst_n0052_3_pack_1
    );
  system_controller_inst_current_input_address_3 : X_FF
    generic map(
      LOC => "SLICE_X91Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_3_DXMUX_3270,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_3_CLKINV_3273,
      SET => GND,
      RST => system_controller_inst_current_input_address_3_SRFFMUX_3272,
      O => system_controller_inst_current_input_address(3)
    );
  system_controller_inst_user_input_address_16 : X_FF
    generic map(
      LOC => "SLICE_X91Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_14_DYMUX_3349,
      CE => VCC,
      CLK => user_input_address_14_CLKINV_3351,
      SET => GND,
      RST => user_input_address_14_SRFFMUX_3350,
      O => user_input_address(16)
    );
  system_controller_inst_current_input_address_14 : X_FF
    generic map(
      LOC => "SLICE_X90Y12",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_14_DXMUX_3156,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_14_CLKINV_3159,
      SET => GND,
      RST => system_controller_inst_current_input_address_14_SRFFMUX_3158,
      O => system_controller_inst_current_input_address(14)
    );
  system_controller_inst_current_input_address_7 : X_FF
    generic map(
      LOC => "SLICE_X90Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_6_DYMUX_3161,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_6_CLKINV_3163,
      SET => GND,
      RST => system_controller_inst_current_input_address_6_SRFFMUX_3162,
      O => system_controller_inst_current_input_address(7)
    );
  system_controller_inst_n0052_6_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X90Y13"
    )
    port map (
      ADR0 => system_controller_inst_current_input_address(6),
      ADR1 => system_controller_inst_N51,
      ADR2 => system_controller_inst_N01_0,
      ADR3 => system_controller_inst_n0055(6),
      O => system_controller_inst_n0052_6_pack_1
    );
  system_controller_inst_current_input_address_6 : X_FF
    generic map(
      LOC => "SLICE_X90Y13",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_6_DXMUX_3160,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_6_CLKINV_3163,
      SET => GND,
      RST => system_controller_inst_current_input_address_6_SRFFMUX_3162,
      O => system_controller_inst_current_input_address(6)
    );
  system_controller_inst_current_input_address_9 : X_FF
    generic map(
      LOC => "SLICE_X90Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_12_DYMUX_3165,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_12_CLKINV_3167,
      SET => GND,
      RST => system_controller_inst_current_input_address_12_SRFFMUX_3166,
      O => system_controller_inst_current_input_address(9)
    );
  system_controller_inst_n0052_12_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X90Y14"
    )
    port map (
      ADR0 => system_controller_inst_n0055(12),
      ADR1 => system_controller_inst_N51,
      ADR2 => system_controller_inst_N01_0,
      ADR3 => system_controller_inst_current_input_address(12),
      O => system_controller_inst_n0052_12_pack_1
    );
  system_controller_inst_current_input_address_12 : X_FF
    generic map(
      LOC => "SLICE_X90Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_12_DXMUX_3164,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_12_CLKINV_3167,
      SET => GND,
      RST => system_controller_inst_current_input_address_12_SRFFMUX_3166,
      O => system_controller_inst_current_input_address(12)
    );
  system_controller_inst_current_input_address_16 : X_FF
    generic map(
      LOC => "SLICE_X90Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_11_DYMUX_3169,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_11_CLKINV_3171,
      SET => GND,
      RST => system_controller_inst_current_input_address_11_SRFFMUX_3170,
      O => system_controller_inst_current_input_address(16)
    );
  system_controller_inst_n0052_11_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X90Y15"
    )
    port map (
      ADR0 => system_controller_inst_n0055(11),
      ADR1 => system_controller_inst_current_input_address(11),
      ADR2 => system_controller_inst_N51,
      ADR3 => system_controller_inst_N01_0,
      O => system_controller_inst_n0052_11_pack_1
    );
  system_controller_inst_current_input_address_11 : X_FF
    generic map(
      LOC => "SLICE_X90Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_11_DXMUX_3168,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_11_CLKINV_3171,
      SET => GND,
      RST => system_controller_inst_current_input_address_11_SRFFMUX_3170,
      O => system_controller_inst_current_input_address(11)
    );
  system_controller_inst_current_input_address_17 : X_FF
    generic map(
      LOC => "SLICE_X90Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_17_DXMUX_3182,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_17_CLKINV_3183,
      SET => GND,
      RST => system_controller_inst_current_input_address_17_FFX_RSTAND_3615,
      O => system_controller_inst_current_input_address(17)
    );
  system_controller_inst_current_input_address_17_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X90Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => system_controller_inst_current_input_address_17_FFX_RSTAND_3615
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_data_mask_r_0 : X_FF
    generic map(
      LOC => "SLICE_X90Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_r_0_DYMUX_3187,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_r_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r(0)
    );
  system_controller_inst_loop_count_12_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X90Y26"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_loop_count(12),
      O => system_controller_inst_loop_count_12_rt_3186
    );
  system_controller_inst_loop_count_12 : X_FF
    generic map(
      LOC => "SLICE_X90Y27",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_6_DYMUX_3190,
      CE => VCC,
      CLK => system_controller_inst_loop_count_6_CLKINV_3192,
      SET => GND,
      RST => system_controller_inst_loop_count_6_SRFFMUX_3191,
      O => system_controller_inst_loop_count(12)
    );
  system_controller_inst_next_loop_count_6_1 : X_LUT4
    generic map(
      INIT => X"EAC0",
      LOC => "SLICE_X90Y27"
    )
    port map (
      ADR0 => system_controller_inst_N110_0,
      ADR1 => system_controller_inst_loop_count(6),
      ADR2 => system_controller_inst_N62,
      ADR3 => system_controller_inst_n0054(6),
      O => system_controller_inst_next_loop_count_6_pack_1
    );
  system_controller_inst_loop_count_6 : X_FF
    generic map(
      LOC => "SLICE_X90Y27",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_6_DXMUX_3189,
      CE => VCC,
      CLK => system_controller_inst_loop_count_6_CLKINV_3192,
      SET => GND,
      RST => system_controller_inst_loop_count_6_SRFFMUX_3191,
      O => system_controller_inst_loop_count(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y28"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIG_MUX_3196,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_SRINV_3198,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV_3197,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mask_0 : X_FF
    generic map(
      LOC => "SLICE_X90Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DYMUX_3195,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV_3197,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y28"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIF_MUX_3194,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_SRINV_3198,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV_3197,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7 : X_FF
    generic map(
      LOC => "SLICE_X90Y28",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DXMUX_3193,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV_3197,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3 : X_FF
    generic map(
      LOC => "SLICE_X90Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DXMUX_3209,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_CLKINV_3213,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y33"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_6_DIG_MUX_3218,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_6_SRINV_3219,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_6_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_9 : X_FF
    generic map(
      LOC => "SLICE_X90Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_6_DYMUX_3217,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(9)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y33"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_6_DIF_MUX_3216,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_6_SRINV_3219,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_6_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_6 : X_FF
    generic map(
      LOC => "SLICE_X90Y33",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_6_DXMUX_3215,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y34"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_12_DIG_MUX_3223,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_12_SRINV_3225,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_12_CLKINV_3224,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_13 : X_FF
    generic map(
      LOC => "SLICE_X90Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_12_DYMUX_3222,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_12_CLKINV_3224,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y34"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_12_DIF_MUX_3221,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_12_SRINV_3225,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_12_CLKINV_3224,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_12 : X_FF
    generic map(
      LOC => "SLICE_X90Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_12_DXMUX_3220,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_12_CLKINV_3224,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y35"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_8_DIG_MUX_3229,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_8_SRINV_3230,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_8_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_10 : X_FF
    generic map(
      LOC => "SLICE_X90Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_8_DYMUX_3228,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y35"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_8_DIF_MUX_3227,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_8_SRINV_3230,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_8_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_8 : X_FF
    generic map(
      LOC => "SLICE_X90Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_8_DXMUX_3226,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X90Y46",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_DXMUX_3242,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CEINV_3246,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CLKINV_3245,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_SRFFMUX_3244,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo1 : X_FF
    generic map(
      LOC => "SLICE_X90Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_DYMUX_3248,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_CLKINV_3249,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_two : X_LUT4
    generic map(
      INIT => X"FA0A",
      LOC => "SLICE_X90Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_delay_sel_2_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay4
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo0 : X_FF
    generic map(
      LOC => "SLICE_X90Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_DXMUX_3247,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_CLKINV_3249,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y50"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_6_DIG_MUX_3253,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_6_SRINV_3255,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_6_CLKINV_3254,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_7 : X_FF
    generic map(
      LOC => "SLICE_X90Y50",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_6_DYMUX_3252,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_6_CLKINV_3254,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y50"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_6_DIF_MUX_3251,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_6_SRINV_3255,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_6_CLKINV_3254,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_6 : X_FF
    generic map(
      LOC => "SLICE_X90Y50",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_6_DXMUX_3250,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_6_CLKINV_3254,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y54"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_1_DIG_MUX_3257,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_1_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_1_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_1 : X_FF
    generic map(
      LOC => "SLICE_X90Y54",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_1_DYMUX_3256,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_one : X_LUT4
    generic map(
      INIT => X"F5A0",
      LOC => "SLICE_X90Y54"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_delay_sel(4),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay0_col0_delay5_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y56"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_0_DIG_MUX_3261,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_0_SRINV_3263,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_0_CLKINV_3262,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y37"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_8_DIG_MUX_3234,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_8_SRINV_3236,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_8_CLKINV_3235,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20 : X_FF
    generic map(
      LOC => "SLICE_X90Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_8_DYMUX_3233,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_8_CLKINV_3235,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(20)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y37"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_8_DIF_MUX_3232,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_8_SRINV_3236,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_8_CLKINV_3235,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_8 : X_FF
    generic map(
      LOC => "SLICE_X90Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_8_DXMUX_3231,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_8_CLKINV_3235,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y38"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_5_DIG_MUX_3238,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_5_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_5_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_5 : X_FF
    generic map(
      LOC => "SLICE_X90Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_5_DYMUX_3237,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_one : X_LUT4
    generic map(
      INIT => X"A0F5",
      LOC => "SLICE_X90Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_delay_sel(4),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay5_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_div_rst,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delayed
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo4 : X_FF
    generic map(
      LOC => "SLICE_X90Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_DYMUX_3240,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_CLKINV_3241,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_two : X_LUT4
    generic map(
      INIT => X"F505",
      LOC => "SLICE_X90Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_div_rst,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_delay_sel_2_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay4
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo3 : X_FF
    generic map(
      LOC => "SLICE_X90Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_DXMUX_3239,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_CLKINV_3241,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X90Y46",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_DYMUX_3243,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CEINV_3246,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CLKINV_3245,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_SRFFMUX_3244,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_one : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X90Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_delay_sel(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay5_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_delayed_col0(1)
    );
  system_controller_inst_user_input_address_14 : X_FF
    generic map(
      LOC => "SLICE_X91Y9",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_14_DXMUX_3348,
      CE => VCC,
      CLK => user_input_address_14_CLKINV_3351,
      SET => GND,
      RST => user_input_address_14_SRFFMUX_3350,
      O => user_input_address(14)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_16 : X_SFF
    generic map(
      LOC => "SLICE_X91Y10",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_DYMUX_3355,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_SRFFMUX_3360,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(16)
    );
  system_controller_inst_system_controller_n0055_1_lut : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X91Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_current_input_address(1),
      O => system_controller_inst_N7
    );
  system_controller_inst_user_input_address_15 : X_FF
    generic map(
      LOC => "SLICE_X91Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_11_DYMUX_3364,
      CE => VCC,
      CLK => user_input_address_11_CLKINV_3375,
      SET => GND,
      RST => user_input_address_11_SRFFMUX_3374,
      O => user_input_address(15)
    );
  system_controller_inst_user_input_address_11 : X_FF
    generic map(
      LOC => "SLICE_X91Y11",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_11_DXMUX_3361,
      CE => VCC,
      CLK => user_input_address_11_CLKINV_3375,
      SET => GND,
      RST => user_input_address_11_SRFFMUX_3374,
      O => user_input_address(11)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT_cntrl : X_SFF
    generic map(
      LOC => "SLICE_X91Y19",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_DYMUX_3319,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_SRFFMUX_3329,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl
    );
  system_controller_inst_loop_count_7 : X_FF
    generic map(
      LOC => "SLICE_X91Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_3_DYMUX_3331,
      CE => VCC,
      CLK => system_controller_inst_loop_count_3_CLKINV_3333,
      SET => GND,
      RST => system_controller_inst_loop_count_3_SRFFMUX_3332,
      O => system_controller_inst_loop_count(7)
    );
  system_controller_inst_next_loop_count_3_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X91Y21"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(3),
      ADR1 => system_controller_inst_N62,
      ADR2 => system_controller_inst_n0054(3),
      ADR3 => system_controller_inst_N110_0,
      O => system_controller_inst_next_loop_count_3_pack_1
    );
  system_controller_inst_loop_count_3 : X_FF
    generic map(
      LOC => "SLICE_X91Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_3_DXMUX_3330,
      CE => VCC,
      CLK => system_controller_inst_loop_count_3_CLKINV_3333,
      SET => GND,
      RST => system_controller_inst_loop_count_3_SRFFMUX_3332,
      O => system_controller_inst_loop_count(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y26"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2_DIG_MUX_3338,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2_CLKINV_3339,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2 : X_FF
    generic map(
      LOC => "SLICE_X91Y26",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2_DYMUX_3337,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2_CLKINV_3339,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(2)
    );
  system_controller_inst_Ker1920 : X_LUT4
    generic map(
      INIT => X"1030",
      LOC => "SLICE_X91Y26"
    )
    port map (
      ADR0 => system_controller_inst_N151,
      ADR1 => system_controller_inst_Mcompar_n0037_nor_cyo2,
      ADR2 => system_controller_inst_Ker19_map690_0,
      ADR3 => system_controller_inst_loop_count(1),
      O => system_controller_inst_Ker19_map693
    );
  system_controller_inst_loop_count_8 : X_FF
    generic map(
      LOC => "SLICE_X91Y27",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_5_DYMUX_3341,
      CE => VCC,
      CLK => system_controller_inst_loop_count_5_CLKINV_3343,
      SET => GND,
      RST => system_controller_inst_loop_count_5_SRFFMUX_3342,
      O => system_controller_inst_loop_count(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_four : X_LUT4
    generic map(
      INIT => X"00FF",
      LOC => "SLICE_X91Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_div_rst,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rst_dqs_div_delay0_delay1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo2 : X_FF
    generic map(
      LOC => "SLICE_X91Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_DXMUX_3455,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_CLKINV_3457,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo7 : X_FF
    generic map(
      LOC => "SLICE_X91Y39",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_DYMUX_3458,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_CLKINV_3459,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_five : X_LUT4
    generic map(
      INIT => X"F3C0",
      LOC => "SLICE_X91Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_delay_sel_3_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay4_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay5
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X91Y46",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_DYMUX_3460,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CEINV_3463,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CLKINV_3462,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_SRFFMUX_3461,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_four : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X91Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_six : X_LUT4
    generic map(
      INIT => X"E2E2",
      LOC => "SLICE_X91Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      ADR1 => mem_interface_top_inst_ddr2_top0_delay_sel(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay2_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_dqs_delay1_col0_delay3
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"5FA0",
      LOC => "SLICE_X91Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X91Y47",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_DXMUX_3464,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CEINV_3467,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CLKINV_3466,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_SRFFMUX_3465,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y56"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_4_DIG_MUX_3471,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_4_SRINV_3473,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_4_CLKINV_3472,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_5 : X_FF
    generic map(
      LOC => "SLICE_X91Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_4_DYMUX_3470,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_4_CLKINV_3472,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12 : X_SFF
    generic map(
      LOC => "SLICE_X91Y14",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_DXMUX_3403,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_SRFFMUX_3416,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(12)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22 : X_SFF
    generic map(
      LOC => "SLICE_X91Y15",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_DYMUX_3419,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_SRFFMUX_3429,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(22)
    );
  system_controller_inst_user_input_address_20 : X_FF
    generic map(
      LOC => "SLICE_X91Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_10_DYMUX_3277,
      CE => VCC,
      CLK => user_input_address_10_CLKINV_3288,
      SET => GND,
      RST => user_input_address_10_SRFFMUX_3287,
      O => user_input_address(20)
    );
  system_controller_inst_user_input_address_10 : X_FF
    generic map(
      LOC => "SLICE_X91Y16",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_10_DXMUX_3274,
      CE => VCC,
      CLK => user_input_address_10_CLKINV_3288,
      SET => GND,
      RST => user_input_address_10_SRFFMUX_3287,
      O => user_input_address(10)
    );
  system_controller_inst_user_input_address_21 : X_FF
    generic map(
      LOC => "SLICE_X91Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_12_DYMUX_3292,
      CE => VCC,
      CLK => user_input_address_12_CLKINV_3303,
      SET => GND,
      RST => user_input_address_12_SRFFMUX_3302,
      O => user_input_address(21)
    );
  system_controller_inst_user_input_address_12 : X_FF
    generic map(
      LOC => "SLICE_X91Y17",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_12_DXMUX_3289,
      CE => VCC,
      CLK => user_input_address_12_CLKINV_3303,
      SET => GND,
      RST => user_input_address_12_SRFFMUX_3302,
      O => user_input_address(12)
    );
  system_controller_inst_user_input_address_9 : X_FF
    generic map(
      LOC => "SLICE_X91Y18",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => user_input_address_9_DYMUX_3306,
      CE => VCC,
      CLK => user_input_address_9_CLKINV_3316,
      SET => GND,
      RST => user_input_address_9_FFY_RSTAND_3616,
      O => user_input_address(9)
    );
  user_input_address_9_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X91Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_5,
      O => user_input_address_9_FFY_RSTAND_3616
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y32"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_13_DIG_MUX_3441,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_13_SRINV_3442,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_13_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_14 : X_FF
    generic map(
      LOC => "SLICE_X91Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_13_DYMUX_3440,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_13_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y32"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_13_DIF_MUX_3439,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_13_SRINV_3442,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_13_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_13 : X_FF
    generic map(
      LOC => "SLICE_X91Y32",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_13_DXMUX_3438,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_13_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y34"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_9_DIG_MUX_3446,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_9_SRINV_3448,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_9_CLKINV_3447,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0 : X_FF
    generic map(
      LOC => "SLICE_X91Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_9_DYMUX_3445,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_9_CLKINV_3447,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y34"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_9_DIF_MUX_3444,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_9_SRINV_3448,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_9_CLKINV_3447,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_9 : X_FF
    generic map(
      LOC => "SLICE_X91Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_9_DXMUX_3443,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_9_CLKINV_3447,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(9)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y35"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DIG_MUX_3452,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_SRINV_3454,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_CLKINV_3453,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_10 : X_FF
    generic map(
      LOC => "SLICE_X91Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DYMUX_3451,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_CLKINV_3453,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y35"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DIF_MUX_3450,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_SRINV_3454,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_CLKINV_3453,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1 : X_FF
    generic map(
      LOC => "SLICE_X91Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DXMUX_3449,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_CLKINV_3453,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo5 : X_FF
    generic map(
      LOC => "SLICE_X91Y38",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_DYMUX_3456,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_CLKINV_3457,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(5)
    );
  system_controller_inst_next_loop_count_5_1 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X91Y27"
    )
    port map (
      ADR0 => system_controller_inst_N110_0,
      ADR1 => system_controller_inst_n0054(5),
      ADR2 => system_controller_inst_N62,
      ADR3 => system_controller_inst_loop_count(5),
      O => system_controller_inst_next_loop_count_5_pack_1
    );
  system_controller_inst_loop_count_5 : X_FF
    generic map(
      LOC => "SLICE_X91Y27",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_5_DXMUX_3340,
      CE => VCC,
      CLK => system_controller_inst_loop_count_5_CLKINV_3343,
      SET => GND,
      RST => system_controller_inst_loop_count_5_SRFFMUX_3342,
      O => system_controller_inst_loop_count(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_Msub_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"F00F",
      LOC => "SLICE_X91Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1 : X_SFF
    generic map(
      LOC => "SLICE_X91Y29",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_DYMUX_3345,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CEINV_3347,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_REVUSED_3344,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_SRFFMUX_3346,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(1)
    );
  system_controller_inst_Ker1531 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X91Y29"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(6),
      ADR1 => system_controller_inst_loop_count(5),
      ADR2 => system_controller_inst_loop_count(8),
      ADR3 => system_controller_inst_loop_count(7),
      O => system_controller_inst_Ker15_map710
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y30"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_mask_r_1_DIG_MUX_3431,
      CE => mem_interface_top_inst_ddr2_top0_data_mask_r_1_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_r_1_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_data_mask_r_1 : X_FF
    generic map(
      LOC => "SLICE_X91Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_r_1_DYMUX_3430,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_r_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n00001 : X_LUT4
    generic map(
      INIT => X"F1F0",
      LOC => "SLICE_X91Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_17,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_n0000
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y31"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DIG_MUX_3435,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_SRINV_3437,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_CLKINV_3436,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4 : X_FF
    generic map(
      LOC => "SLICE_X91Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DYMUX_3434,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_CLKINV_3436,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y31"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DIF_MUX_3433,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_SRINV_3437,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_CLKINV_3436,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2 : X_FF
    generic map(
      LOC => "SLICE_X91Y31",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DXMUX_3432,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_CLKINV_3436,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y56"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_4_DIF_MUX_3469,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_4_SRINV_3473,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_4_CLKINV_3472,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_4 : X_FF
    generic map(
      LOC => "SLICE_X91Y56",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_4_DXMUX_3468,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_4_CLKINV_3472,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_4 : X_FF
    generic map(
      LOC => "SLICE_X91Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_3_DYMUX_3476,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y57"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_3_DIF_MUX_3475,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_3_SRINV_3478,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_3_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_3 : X_FF
    generic map(
      LOC => "SLICE_X91Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_3_DXMUX_3474,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(3)
    );
  GLOBAL_LOGIC0_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  GLOBAL_LOGIC1_VCC : X_ONE
    port map (
      O => GLOBAL_LOGIC1
    );
  system_controller_inst_compare_data_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X59Y34"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_compare_data_0_G
    );
  system_controller_inst_compare_data_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X59Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_compare_data(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_compare_data_2_F
    );
  system_controller_inst_compare_data_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X59Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_compare_data(3),
      ADR3 => VCC,
      O => system_controller_inst_compare_data_2_G
    );
  system_controller_inst_compare_data_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X59Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_compare_data(4),
      O => system_controller_inst_compare_data_4_F
    );
  system_controller_inst_compare_data_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X59Y36"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_compare_data_4_G
    );
  system_controller_inst_compare_data_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X59Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_compare_data(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_compare_data_6_F
    );
  system_controller_inst_compare_data_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X59Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_compare_data(7),
      ADR3 => VCC,
      O => system_controller_inst_compare_data_6_G
    );
  system_controller_inst_compare_data_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X59Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_compare_data(8),
      O => system_controller_inst_compare_data_8_F
    );
  system_controller_inst_compare_data_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X59Y38"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_compare_data_8_G
    );
  system_controller_inst_compare_data_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X59Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_compare_data(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_compare_data_10_F
    );
  system_controller_inst_compare_data_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X59Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_compare_data(11),
      ADR3 => VCC,
      O => system_controller_inst_compare_data_10_G
    );
  system_controller_inst_compare_data_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X59Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_compare_data(12),
      O => system_controller_inst_compare_data_12_F
    );
  system_controller_inst_compare_data_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X59Y40"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_compare_data_12_G
    );
  system_controller_inst_compare_data_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X59Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_compare_data(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_compare_data_14_F
    );
  system_controller_inst_compare_data_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X59Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_compare_data(15),
      ADR3 => VCC,
      O => system_controller_inst_compare_data_14_G
    );
  system_controller_inst_compare_data_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X59Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_compare_data(16),
      O => system_controller_inst_compare_data_16_F
    );
  system_controller_inst_compare_data_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X59Y42"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_compare_data_16_G
    );
  system_controller_inst_compare_data_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X59Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_compare_data(18),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_compare_data_18_F
    );
  system_controller_inst_compare_data_18_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X59Y43"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_compare_data(19),
      ADR3 => VCC,
      O => system_controller_inst_compare_data_18_G
    );
  system_controller_inst_compare_data_20_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X59Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_compare_data(20),
      O => system_controller_inst_compare_data_20_F
    );
  system_controller_inst_compare_data_20_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X59Y44"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_compare_data_20_G
    );
  system_controller_inst_compare_data_22_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X59Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_compare_data(22),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_compare_data_22_F
    );
  system_controller_inst_compare_data_22_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X59Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_compare_data(23),
      O => system_controller_inst_compare_data_22_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X36Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X36Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_F
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X36Y1"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(3),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X36Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_F
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X36Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X36Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_F
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X36Y3"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(7),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X36Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_F
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X36Y4"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(9),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_G
    );
  system_controller_inst_compare_data_24_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X59Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_compare_data(24),
      O => system_controller_inst_compare_data_24_F
    );
  system_controller_inst_compare_data_24_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X59Y46"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_compare_data_24_G
    );
  system_controller_inst_compare_data_26_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X59Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_compare_data(26),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_compare_data_26_F
    );
  system_controller_inst_compare_data_26_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X59Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_compare_data(27),
      ADR3 => VCC,
      O => system_controller_inst_compare_data_26_G
    );
  system_controller_inst_compare_data_28_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X59Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_compare_data(28),
      O => system_controller_inst_compare_data_28_F
    );
  system_controller_inst_compare_data_28_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X59Y48"
    )
    port map (
      ADR0 => system_controller_inst_compare_data(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_compare_data_28_G
    );
  system_controller_inst_compare_data_30_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X59Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_compare_data(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_compare_data_30_F
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X36Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X82Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_Counter200(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X82Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_Counter200(2),
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X82Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_Counter200(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X82Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_Counter200(4),
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X82Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_Counter200(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X82Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_Counter200(6),
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X82Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_Counter200(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X82Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_Counter200(8),
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X82Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_Counter200(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X82Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_Counter200(10),
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X82Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => mem_interface_top_inst_infrastructure_top0_Counter200(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X82Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => mem_interface_top_inst_infrastructure_top0_Counter200(12),
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X82Y22"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X82Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => mem_interface_top_inst_infrastructure_top0_Counter200(14),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_F
    );
  system_controller_inst_n0054_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X90Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_loop_count(1),
      ADR3 => VCC,
      O => system_controller_inst_n0054_1_G
    );
  system_controller_inst_n0054_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X90Y21"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_loop_count(2),
      O => system_controller_inst_n0054_2_F
    );
  system_controller_inst_n0054_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X90Y21"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0054_2_G
    );
  system_controller_inst_n0054_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X90Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_loop_count(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0054_4_F
    );
  system_controller_inst_n0054_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X90Y22"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_loop_count(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0054_4_G
    );
  system_controller_inst_n0054_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X90Y23"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0054_6_F
    );
  system_controller_inst_n0054_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X90Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_loop_count(7),
      O => system_controller_inst_n0054_6_G
    );
  system_controller_inst_n0054_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X90Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_loop_count(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0054_8_F
    );
  system_controller_inst_n0054_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X90Y24"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_loop_count(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0054_8_G
    );
  system_controller_inst_n0056_26_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X80Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_test_data(26),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0056_26_F
    );
  system_controller_inst_n0056_26_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X80Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_test_data(27),
      ADR3 => VCC,
      O => system_controller_inst_n0056_26_G
    );
  system_controller_inst_n0054_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X90Y25"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0054_10_F
    );
  system_controller_inst_n0054_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X90Y25"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_loop_count(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0054_10_G
    );
  system_controller_inst_n0055_21_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X91Y20"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_current_input_address(21),
      ADR3 => VCC,
      O => system_controller_inst_n0055_21_F
    );
  system_controller_inst_n0056_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X80Y30"
    )
    port map (
      ADR0 => system_controller_inst_test_data(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0056_4_F
    );
  system_controller_inst_n0056_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X80Y30"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_test_data(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0056_4_G
    );
  system_controller_inst_n0056_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X80Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_test_data(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0056_6_F
    );
  system_controller_inst_n0056_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X80Y31"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_test_data(7),
      ADR3 => VCC,
      O => system_controller_inst_n0056_6_G
    );
  system_controller_inst_n0056_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X80Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_test_data(14),
      O => system_controller_inst_n0056_14_F
    );
  system_controller_inst_n0056_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X80Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_test_data(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0056_14_G
    );
  system_controller_inst_n0056_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X80Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_test_data(16),
      O => system_controller_inst_n0056_16_F
    );
  system_controller_inst_n0056_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X80Y36"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_test_data(17),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0056_16_G
    );
  system_controller_inst_n0056_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X80Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_test_data(18),
      ADR3 => VCC,
      O => system_controller_inst_n0056_18_F
    );
  system_controller_inst_n0056_18_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X80Y37"
    )
    port map (
      ADR0 => system_controller_inst_test_data(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0056_18_G
    );
  system_controller_inst_n0056_24_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X80Y40"
    )
    port map (
      ADR0 => system_controller_inst_test_data(24),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0056_24_F
    );
  system_controller_inst_n0056_24_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X80Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_test_data(25),
      O => system_controller_inst_n0056_24_G
    );
  led_o_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD419",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_4,
      O => led_o_1_O
    );
  led_o_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD406",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => led_o_2_O
    );
  pc_data_o_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD384",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(0),
      O => pc_data_o_0_O
    );
  pc_data_o_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD399",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(1),
      O => pc_data_o_1_O
    );
  pc_data_o_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD403",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(2),
      O => pc_data_o_2_O
    );
  pc_data_o_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD397",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(3),
      O => pc_data_o_3_O
    );
  pc_data_o_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD401",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(4),
      O => pc_data_o_4_O
    );
  pc_data_o_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD402",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(5),
      O => pc_data_o_5_O
    );
  pc_data_o_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD395",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(6),
      O => pc_data_o_6_O
    );
  pc_data_o_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD409",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(7),
      O => pc_data_o_7_O
    );
  pc_data_o_8_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD400",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(8),
      O => pc_data_o_8_O
    );
  pc_data_o_9_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD415",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(9),
      O => pc_data_o_9_O
    );
  ddr2_csb_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD231",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_csb_O
    );
  ddr2_ODT0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD256",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl,
      O => ddr2_ODT0_O
    );
  led_o_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD404",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP1_13,
      O => led_o_0_O
    );
  pc_data_o_18_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD408",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(18),
      O => pc_data_o_18_O
    );
  pc_data_o_19_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD416",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(19),
      O => pc_data_o_19_O
    );
  pc_data_o_10_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD398",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(10),
      O => pc_data_o_10_O
    );
  pc_data_o_11_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD407",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(11),
      O => pc_data_o_11_O
    );
  pc_data_o_12_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD377",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(12),
      O => pc_data_o_12_O
    );
  pc_data_o_20_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD425",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(20),
      O => pc_data_o_20_O
    );
  pc_data_o_13_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD373",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(13),
      O => pc_data_o_13_O
    );
  pc_data_o_21_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD413",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(21),
      O => pc_data_o_21_O
    );
  pc_data_o_14_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD379",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(14),
      O => pc_data_o_14_O
    );
  pc_data_o_15_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD385",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(15),
      O => pc_data_o_15_O
    );
  pc_data_o_16_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD405",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(16),
      O => pc_data_o_16_O
    );
  pc_data_o_17_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD410",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_TP_port(17),
      O => pc_data_o_17_O
    );
  user_cmd_ack_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y23"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => user_cmd_ack_G
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X88Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_12_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X91Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_15_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X87Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X87Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_WSG
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X80Y28"
    )
    port map (
      ADR0 => system_controller_inst_test_data(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_G
    );
  mem_interface_top_inst_sys_rst270_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X80Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_test_data(2),
      O => mem_interface_top_inst_sys_rst270_1_F
    );
  mem_interface_top_inst_sys_rst270_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X80Y29"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_test_data(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_sys_rst270_1_G
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X80Y32"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_test_data(8),
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_F
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X80Y32"
    )
    port map (
      ADR0 => system_controller_inst_test_data(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_4_G
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X80Y33"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_test_data(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_F
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X80Y33"
    )
    port map (
      ADR0 => system_controller_inst_test_data(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_delay_sel_val1_r_1_G
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X80Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_test_data(12),
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_F
    );
  mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X80Y34"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_test_data(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_infrastructure0_rst_calib1_r1_G
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X80Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_test_data(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_F
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X80Y38"
    )
    port map (
      ADR0 => system_controller_inst_test_data(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_G
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X80Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_test_data(22),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_F
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X80Y39"
    )
    port map (
      ADR0 => system_controller_inst_test_data(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_G
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X80Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_test_data(28),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_F
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X80Y42"
    )
    port map (
      ADR0 => system_controller_inst_test_data(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_G
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X80Y43"
    )
    port map (
      ADR0 => system_controller_inst_test_data(30),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_F
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X89Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X90Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_0_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X90Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_5_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X90Y54",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_1_WSG
    );
  user_input_address_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X91Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_current_input_address(13),
      ADR3 => VCC,
      O => user_input_address_10_F
    );
  user_input_address_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X91Y16"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_current_input_address(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => user_input_address_10_G
    );
  user_input_address_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X91Y17"
    )
    port map (
      ADR0 => system_controller_inst_current_input_address(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => user_input_address_12_F
    );
  user_input_address_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X91Y17"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_current_input_address(16),
      O => user_input_address_12_G
    );
  user_input_address_9_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X91Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_current_input_address(17),
      O => user_input_address_9_F
    );
  user_input_address_9_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X91Y18"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_current_input_address(18),
      ADR2 => VCC,
      ADR3 => VCC,
      O => user_input_address_9_G
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X91Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_current_input_address(19),
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_F
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X91Y19"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_current_input_address(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_G
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X91Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2_WSG
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X91Y10"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_current_input_address(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_16_G
    );
  user_input_address_11_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X91Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_current_input_address(3),
      O => user_input_address_11_F
    );
  user_input_address_11_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X91Y11"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_current_input_address(4),
      ADR3 => VCC,
      O => user_input_address_11_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X91Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_current_input_address(5),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_F
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X91Y12"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => system_controller_inst_current_input_address(6),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_10_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X91Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_current_input_address(7),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_F
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X91Y13"
    )
    port map (
      ADR0 => VCC,
      ADR1 => system_controller_inst_current_input_address(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_20_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X91Y14"
    )
    port map (
      ADR0 => system_controller_inst_current_input_address(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_F
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X91Y14"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_current_input_address(10),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_12_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X91Y15"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => system_controller_inst_current_input_address(11),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_F
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X91Y15"
    )
    port map (
      ADR0 => system_controller_inst_current_input_address(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_22_G
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X91Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_1_WSG
    );
  NlwBlock_HD_Gen_Module_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_HD_Gen_Module_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

