// Seed: 11017230
module module_0;
  initial $display;
  id_1 :
  assert property (@(id_1) 1)
    if (1'b0) begin
      if (id_1) begin
        id_1 <= id_1;
      end else;
      id_1 <= id_1 & 1;
      id_1 <= #id_1 id_1;
    end else $display(id_1, id_1);
  final id_1 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_12;
  always begin
    id_5 = 1;
  end
  module_0();
  assign id_5 = id_9;
  wire id_13;
endmodule
