Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri May 10 02:45:56 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -file timing_report.log
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6914)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3236)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6914)
---------------------------
 There are 689 register/latch pins with no clock driven by root clock pin: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 421 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 571 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_onehot_sm_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_axi_state_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_interrupt_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/do_nothing_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[27]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tdata_reg[9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tuser_reg[0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tuser_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ls_rd_data_bk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ls_wr_data_done_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/next_ss_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_mb_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_ss_complete_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_unsupp_reg/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/secnd_data_ss_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/send_bk_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/ss_wr_data_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_int_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_raddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rstart_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_waddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_wdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_wstart_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/sm/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/sm/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/bk_valid_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_araddr_o_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_arvalid_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_awvalid_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_wvalid_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/cc_up_enable_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/arready_reg_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/last_rready_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir/last_rvalid_reg/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_onehot_sm_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_axi_state_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/FSM_sequential_ss_secnd_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_interrupt_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/do_nothing_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[24]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[25]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[26]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[27]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tdata_reg[9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tuser_reg[0]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tuser_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ls_rd_data_bk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ls_wr_data_done_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/next_ss_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_mb_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_ss_complete_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_unsupp_reg/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_ss_valid_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/send_bk_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/ss_wr_data_done_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_int_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_sm_rd_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_sm_wr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_aa_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_raddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rstart_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_waddr_reg[9]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_wdone_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ls/cache_wstart_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/sm/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/sm/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/FSM_onehot_axis_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/FSM_onehot_axis_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ps_axil_0/inst/PL_AA/ss/bk_valid_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3236)
---------------------------------------------------
 There are 3236 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.817        0.000                      0                46567        0.050        0.000                      0                46567        0.000        0.000                       0                 18516  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 2.000}        4.000           250.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 2.000}        4.000           250.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 100.000}      200.000         5.000           
  clk_out2_design_1_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                           1.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    0.833        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         94.327        0.000                      0                38868        0.050        0.000                      0                38868       13.360        0.000                       0                 17706  
  clk_out2_design_1_clk_wiz_0_0         17.176        0.000                      0                 1125        0.084        0.000                      0                 1125       24.500        0.000                       0                   805  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       12.817        0.000                      0                 3088        0.258        0.000                      0                 3088  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       21.568        0.000                      0                  117        0.085        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       93.505        0.000                      0                 4137        0.597        0.000                      0                 4137  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       21.088        0.000                      0                  105       24.807        0.000                      0                  105  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       16.135        0.000                      0                  801        0.206        0.000                      0                  801  
**async_default**              clk_out2_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0       42.878        0.000                      0                  200        0.265        0.000                      0                  200  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         4.000       1.845      BUFGCTRL_X0Y26  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       94.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.327ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        5.127ns  (logic 2.702ns (52.701%)  route 2.425ns (47.299%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 201.549 - 200.000 ) 
    Source Clock Delay      (SCD):    1.765ns = ( 101.765 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   101.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    97.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    99.899    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.765   101.765    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg_28
    RAMB18_X3Y4          RAMB18E1                                     r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454   104.219 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/DOADO[14]
                         net (fo=2, routed)           1.182   105.402    design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/dout1[14]
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124   105.526 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/m_axis_tdata_reg[14]_i_2/O
                         net (fo=1, routed)           1.243   106.769    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[14]_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I0_O)        0.124   106.893 r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.000   106.893    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/p_0_in[14]
    SLICE_X59Y13         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.549   201.549    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/clock
    SLICE_X59Y13         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[14]/C
                         clock pessimism              0.105   201.654    
                         clock uncertainty           -0.464   201.190    
    SLICE_X59Y13         FDCE (Setup_fdce_C_D)        0.029   201.219    design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tdata_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        201.219    
                         arrival time                        -106.893    
  -------------------------------------------------------------------
                         slack                                 94.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.331%)  route 0.247ns (63.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.552     0.552    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X53Y56         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/Q
                         net (fo=4, routed)           0.247     0.940    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq_n_82
    SLICE_X43Y56         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.824     0.824    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/ap_clk
    SLICE_X43Y56         FDRE                                         r  design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[15]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.071     0.890    design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/start_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         200.000     197.056    RAMB18_X3Y4      design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/captured_fifo/mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y40      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         100.000     98.750     SLICE_X6Y40      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.176ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@50.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.018ns  (logic 0.707ns (35.032%)  route 1.311ns (64.968%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -5.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 51.608 - 50.000 ) 
    Source Clock Delay      (SCD):    7.052ns = ( 32.052 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.231    27.231    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.150    27.381 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           1.868    29.249    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.326    29.575 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.592    30.167    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    30.268 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         1.784    32.052    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X95Y54         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y54         FDCE (Prop_fdce_C_Q)         0.459    32.511 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg[1]/Q
                         net (fo=2, routed)           0.811    33.322    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/RxFifo_reg_n_0_[1]
    SLICE_X96Y54         LUT6 (Prop_lut6_I3_O)        0.124    33.446 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__2/O
                         net (fo=1, routed)           0.500    33.946    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_2__2_n_0
    SLICE_X97Y54         LUT3 (Prop_lut3_I2_O)        0.124    34.070 r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000    34.070    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg[3]_i_1__2_n_0
    SLICE_X97Y54         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    51.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    47.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    49.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    50.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.608    51.608    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/is_ioclk
    SLICE_X97Y54         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]/C
                         clock pessimism             -0.010    51.598    
                         clock uncertainty           -0.382    51.216    
    SLICE_X97Y54         FDCE (Setup_fdce_C_D)        0.031    51.247    design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         51.247    
                         arrival time                         -34.070    
  -------------------------------------------------------------------
                         slack                                 17.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start_delay_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.727%)  route 0.277ns (66.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.613     0.613    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/is_ioclk
    SLICE_X95Y46         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y46         FDCE (Prop_fdce_C_Q)         0.141     0.754 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start_reg/Q
                         net (fo=12, routed)          0.277     1.031    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start
    SLICE_X97Y55         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.877     0.877    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/is_ioclk
    SLICE_X97Y55         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start_delay_reg[0]/C
                         clock pessimism              0.000     0.877    
    SLICE_X97Y55         FDCE (Hold_fdce_C_D)         0.070     0.947    design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X65Y8      design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X65Y8      design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y23   design_1_i/clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.817ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.000ns - clk_out2_design_1_clk_wiz_0_0 fall@175.000ns)
  Data Path Delay:        11.082ns  (logic 1.473ns (13.292%)  route 9.609ns (86.708%))
  Logic Levels:           6  (BUFG=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 201.539 - 200.000 ) 
    Source Clock Delay      (SCD):    1.772ns = ( 176.772 - 175.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    175.000   175.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   175.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980   176.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287   172.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   174.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101   175.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.772   176.772    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.524   177.296 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          3.190   180.486    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.150   180.636 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           1.134   181.770    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.303   182.073 r  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          2.326   184.398    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[21]
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.124   184.522 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_26/O
                         net (fo=1, routed)           0.444   184.967    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_26_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I1_O)        0.124   185.091 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_8/O
                         net (fo=1, routed)           0.630   185.720    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_8_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124   185.844 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_3/O
                         net (fo=2, routed)           0.702   186.546    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[5]_i_3_n_0
    SLICE_X47Y31         LUT5 (Prop_lut5_I2_O)        0.124   186.670 r  design_1_i/caravel_0/inst/housekeeping/hkspi/wb_dat_o[29]_i_1/O
                         net (fo=4, routed)           1.183   187.854    design_1_i/caravel_0/inst/housekeeping/hkspi_n_138
    SLICE_X56Y23         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   200.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   201.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873   197.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   199.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   200.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.539   201.539    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X56Y23         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[13]/C
                         clock pessimism             -0.204   201.336    
                         clock uncertainty           -0.584   200.752    
    SLICE_X56Y23         FDSE (Setup_fdse_C_D)       -0.081   200.671    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[13]
  -------------------------------------------------------------------
                         required time                        200.671    
                         arrival time                        -187.854    
  -------------------------------------------------------------------
                         slack                                 12.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.206ns (8.179%)  route 2.313ns (91.821%))
  Logic Levels:           5  (BUFG=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.621     0.621    design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_i[36]
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.045     0.666 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_24/O
                         net (fo=1, routed)           0.167     0.833    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_24_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.878 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_10/O
                         net (fo=1, routed)           0.230     1.109    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_10_n_0
    SLICE_X44Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.154 f  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_4/O
                         net (fo=1, routed)           0.108     1.262    design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_4_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.307 r  design_1_i/caravel_0/inst/housekeeping/hkspi/ldata[4]_i_2/O
                         net (fo=5, routed)           0.489     1.796    design_1_i/caravel_0/inst/housekeeping/hkspi_n_139
    SLICE_X58Y26         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.837     0.837    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X58Y26         FDSE                                         r  design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[20]/C
                         clock pessimism              0.059     0.896    
                         clock uncertainty            0.584     1.479    
    SLICE_X58Y26         FDSE (Hold_fdse_C_D)         0.059     1.538    design_1_i/caravel_0/inst/housekeeping/wb_dat_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.258    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.568ns  (required time - arrival time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/txen_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.740ns (28.187%)  route 1.885ns (71.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 26.597 - 25.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.713     1.713    design_1_i/ps_axil_0/inst/PL_IS/axi_clk
    SLICE_X80Y83         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDCE (Prop_fdce_C_Q)         0.419     2.132 r  design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_reg/Q
                         net (fo=3, routed)           1.885     4.017    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/axi_rdata2[0]
    SLICE_X100Y70        LUT5 (Prop_lut5_I0_O)        0.321     4.338 r  design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/txen_i_1/O
                         net (fo=1, routed)           0.000     4.338    design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0_n_1
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.597    26.597    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.393    
                         clock uncertainty           -0.584    25.809    
    SLICE_X100Y70        FDCE (Setup_fdce_C_D)        0.097    25.906    design_1_i/ps_axil_0/inst/PL_IS/txen_reg
  -------------------------------------------------------------------
                         required time                         25.906    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                 21.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 fall@100.000ns)
  Data Path Delay:        1.057ns  (logic 0.146ns (13.815%)  route 0.911ns (86.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 100.852 - 100.000 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 100.584 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.058ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   100.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    99.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    99.974    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.584   100.584    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X65Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDCE (Prop_fdce_C_Q)         0.146   100.730 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf_reg[17]/Q
                         net (fo=1, routed)           0.911   101.640    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tdata_buf[17]
    SLICE_X64Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    99.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029   100.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.852   100.852    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X64Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[17]/C
                         clock pessimism              0.058   100.910    
                         clock uncertainty            0.584   101.494    
    SLICE_X64Y9          FDCE (Hold_fdce_C_D)         0.061   101.555    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/as_is_tdata_buf_reg[17]
  -------------------------------------------------------------------
                         required time                       -101.555    
                         arrival time                         101.640    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       93.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.505ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 0.718ns (13.076%)  route 4.773ns (86.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 101.603 - 100.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.731     1.731    design_1_i/rst_ps7_0_10M/U0/slowest_sync_clk
    SLICE_X70Y40         FDRE                                         r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y40         FDRE (Prop_fdre_C_Q)         0.419     2.150 r  design_1_i/rst_ps7_0_10M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=161, routed)         3.872     6.022    design_1_i/ps_axil_0/inst/PL_IS/axis_rst_n
    SLICE_X99Y67         LUT2 (Prop_lut2_I0_O)        0.299     6.321 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.901     7.222    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X103Y65        FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.603   101.603    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X103Y65        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.010   101.593    
                         clock uncertainty           -0.464   101.129    
    SLICE_X103Y65        FDCE (Recov_fdce_C_CLR)     -0.402   100.727    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tstrb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                        100.727    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                 93.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.209ns (38.632%)  route 0.332ns (61.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.592     0.592    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y35         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.164     0.756 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186     0.942    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.987 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.146     1.133    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y35         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.860     0.860    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y35         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.253     0.607    
    SLICE_X12Y35         FDPE (Remov_fdpe_C_PRE)     -0.071     0.536    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.597    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       24.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.088ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@75.000ns)
  Data Path Delay:        2.632ns  (logic 0.583ns (22.154%)  route 2.049ns (77.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 101.556 - 100.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 76.647 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    76.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    72.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    74.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    76.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    77.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_reg/Q
                         net (fo=18, routed)          0.518    77.623    design_1_i/caravel_0/inst/mprj/U_IO_SERDES0/txen
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.124    77.747 f  design_1_i/caravel_0/inst/mprj/i___114/O
                         net (fo=51, routed)          1.531    79.279    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_4_1_buf_reg[0]_0
    SLICE_X69Y9          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770   101.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    97.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    99.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.556   101.556    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/clock
    SLICE_X69Y9          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.204   101.353    
                         clock uncertainty           -0.584   100.769    
    SLICE_X69Y9          FDCE (Recov_fdce_C_CLR)     -0.402   100.367    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1]
  -------------------------------------------------------------------
                         required time                        100.367    
                         arrival time                         -79.279    
  -------------------------------------------------------------------
                         slack                                 21.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.807ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@100.000ns - clk_out2_design_1_clk_wiz_0_0 fall@125.000ns)
  Data Path Delay:        0.659ns  (logic 0.212ns (32.160%)  route 0.447ns (67.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 100.871 - 100.000 ) 
    Source Clock Delay      (SCD):    0.599ns = ( 125.599 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                    125.000   125.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   125.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672   125.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395   124.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   124.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026   125.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.599   125.599    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X100Y70        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDCE (Prop_fdce_C_Q)         0.167   125.766 r  design_1_i/ps_axil_0/inst/PL_IS/txen_reg/Q
                         net (fo=18, routed)          0.209   125.974    design_1_i/ps_axil_0/inst/PL_IS/txen
    SLICE_X99Y67         LUT2 (Prop_lut2_I1_O)        0.045   126.019 f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1/O
                         net (fo=54, routed)          0.238   126.258    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf[31]_i_1_n_0
    SLICE_X100Y66        FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000   100.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945   100.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    99.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    99.971    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029   100.000 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.871   100.871    design_1_i/ps_axil_0/inst/PL_IS/axis_clk
    SLICE_X100Y66        FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.059   100.929    
                         clock uncertainty            0.584   101.513    
    SLICE_X100Y66        FDCE (Remov_fdce_C_CLR)     -0.063   101.450    design_1_i/ps_axil_0/inst/PL_IS/pre_as_is_tdata_buf_reg[18]
  -------------------------------------------------------------------
                         required time                       -101.450    
                         arrival time                         126.258    
  -------------------------------------------------------------------
                         slack                                 24.807    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.135ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.532ns  (logic 0.580ns (7.701%)  route 6.952ns (92.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 26.579 - 25.000 ) 
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.204ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       1.723     1.723    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     2.179 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         1.170     3.349    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.124     3.473 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        5.782     9.255    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start_delay_reg[0]_0
    SLICE_X17Y7          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    26.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    22.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    24.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.579    26.579    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X17Y7          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.204    26.376    
                         clock uncertainty           -0.584    25.792    
    SLICE_X17Y7          FDCE (Recov_fdce_C_CLR)     -0.402    25.390    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         25.390    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                 16.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/r_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.186ns (18.508%)  route 0.819ns (81.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.584ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=17709, routed)       0.580     0.580    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/clock
    SLICE_X63Y16         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     0.721 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]/Q
                         net (fo=108, routed)         0.479     1.199    design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axis_rst_nr_reg[2]_1
    SLICE_X46Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.244 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/FSM_sequential_m_axi_fsm_reg[2]_i_2/O
                         net (fo=2067, routed)        0.340     1.585    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo_reg[0]_0
    SLICE_X39Y7          FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/r_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y26       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.828     0.828    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/mprj_i[2]
    SLICE_X39Y7          FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/r_ptr_reg[0]/C
                         clock pessimism              0.059     0.887    
                         clock uncertainty            0.584     1.470    
    SLICE_X39Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.378    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/r_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       42.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.878ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@75.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        9.484ns  (logic 0.611ns (6.443%)  route 8.873ns (93.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 80.005 - 75.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 26.647 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.761ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.980    26.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287    22.693 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    24.899    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.647    26.647    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X53Y17         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.459    27.106 r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_reg/Q
                         net (fo=2, routed)           4.217    31.323    design_1_i/caravel_0/inst/mprj/u_fsic_n_230
    SLICE_X53Y17         LUT2 (Prop_lut2_I1_O)        0.152    31.475 f  design_1_i/caravel_0/inst/mprj/i___115/O
                         net (fo=96, routed)          4.656    36.131    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[4]_0
    SLICE_X15Y23         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     75.000    75.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    75.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.770    76.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    72.897 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    74.909    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    75.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         2.071    77.071    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.122    77.193 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[21]_INST_0/O
                         net (fo=1, routed)           0.992    78.186    design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.254    78.440 f  design_1_i/ps_axil_0/inst/PL_IS/caravel_mprj_out[13]_BUFG_inst/O
                         net (fo=97, routed)          1.565    80.005    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/mprj_i[1]
    SLICE_X15Y23         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.010    79.995    
                         clock uncertainty           -0.382    79.613    
    SLICE_X15Y23         FDCE (Recov_fdce_C_CLR)     -0.604    79.009    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/RxFifo_reg[3]
  -------------------------------------------------------------------
                         required time                         79.009    
                         arrival time                         -36.131    
  -------------------------------------------------------------------
                         slack                                 42.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 fall@25.000ns - clk_out2_design_1_clk_wiz_0_0 fall@25.000ns)
  Data Path Delay:        2.868ns  (logic 0.191ns (6.660%)  route 2.677ns (93.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 28.242 - 25.000 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 25.577 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.672    25.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395    24.277 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    24.974    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         0.577    25.577    design_1_i/ps_axil_0/inst/PL_IS/is_ioclk
    SLICE_X80Y67         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDCE (Prop_fdce_C_Q)         0.146    25.723 r  design_1_i/ps_axil_0/inst/PL_IS/rxen_reg/Q
                         net (fo=2, routed)           1.285    27.007    design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr_reg[2]_0
    SLICE_X80Y53         LUT2 (Prop_lut2_I1_O)        0.045    27.052 f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/w_ptr[2]_i_2/O
                         net (fo=104, routed)         1.392    28.444    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[4]_0
    SLICE_X82Y39         FDCE                                         f  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y26       BUFG                         0.000    25.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.945    25.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726    24.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    24.971    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    25.000 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=604, routed)         1.056    26.056    design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_i[13]
    SLICE_X68Y35         LUT2 (Prop_lut2_I0_O)        0.052    26.108 f  design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/mprj_o[35]_INST_0_i_4/O
                         net (fo=1, routed)           0.877    26.985    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/user_io_out[0]
    SLICE_X51Y49         LUT6 (Prop_lut6_I5_O)        0.134    27.119 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[35]_INST_0/O
                         net (fo=1, routed)           0.238    27.357    design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    27.386 f  design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst/O
                         net (fo=104, routed)         0.856    28.242    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/caravel_mprj_in[1]
    SLICE_X82Y39         FDCE                                         r  design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    28.242    
    SLICE_X82Y39         FDCE (Remov_fdce_C_CLR)     -0.063    28.179    design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/RxFifo_reg[0]
  -------------------------------------------------------------------
                         required time                        -28.179    
                         arrival time                          28.444    
  -------------------------------------------------------------------
                         slack                                  0.265    





