
SPI_Module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000714  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080008c0  080008c0  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080008c0  080008c0  00002004  2**0
                  CONTENTS
  4 .ARM          00000000  080008c0  080008c0  00002004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080008c0  080008c0  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080008c0  080008c0  000018c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080008c4  080008c4  000018c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080008c8  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          00000054  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000058  20000058  00002004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000119b  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000420  00000000  00000000  000031cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000110  00000000  00000000  000035f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000be  00000000  00000000  00003700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000b24  00000000  00000000  000037be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00000c6b  00000000  00000000  000042e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00004f4d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000394  00000000  00000000  00004f90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  00005324  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000004 	.word	0x20000004
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080008a8 	.word	0x080008a8

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000008 	.word	0x20000008
 80001e8:	080008a8 	.word	0x080008a8

080001ec <HAL_SPI_IS_BUS_BUSY>:

/* Dummy TX buffer for master RX operations */
static uint8_t dummy_tx_buffer[256] = {0xFF};

static inline uint8_t HAL_SPI_IS_BUS_BUSY(SPI_TypeDef *SPIx)
{
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
    return (SPIx->SR & SPI_SR_BSY_Msk);
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	689b      	ldr	r3, [r3, #8]
 80001f8:	b2db      	uxtb	r3, r3
 80001fa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80001fe:	b2db      	uxtb	r3, r3
}
 8000200:	4618      	mov	r0, r3
 8000202:	370c      	adds	r7, #12
 8000204:	46bd      	mov	sp, r7
 8000206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020a:	4770      	bx	lr

0800020c <HAL_SPI_Init>:

void HAL_SPI_Init(SPI_Handle_t *SPI_Handle)
{
 800020c:	b480      	push	{r7}
 800020e:	b083      	sub	sp, #12
 8000210:	af00      	add	r7, sp, #0
 8000212:	6078      	str	r0, [r7, #4]
    // 1. Clear and Set the Baud Rate in CR1
    SPI_Handle->Instance->CR1 &= ~(7U << SPI_CR1_BR_Pos);  // Clear BR bits [5:3]
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	681a      	ldr	r2, [r3, #0]
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 8000222:	601a      	str	r2, [r3, #0]
    SPI_Handle->Instance->CR1 |= (SPI_Handle->Init->BaudRatePrescaler << SPI_CR1_BR_Pos);
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	6819      	ldr	r1, [r3, #0]
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	685b      	ldr	r3, [r3, #4]
 800022e:	695b      	ldr	r3, [r3, #20]
 8000230:	00da      	lsls	r2, r3, #3
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	430a      	orrs	r2, r1
 8000238:	601a      	str	r2, [r3, #0]

    // 2. Configure Clock Polarity
    if(SPI_Handle->Init->CLKPolarity)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	685b      	ldr	r3, [r3, #4]
 800023e:	689b      	ldr	r3, [r3, #8]
 8000240:	2b00      	cmp	r3, #0
 8000242:	d008      	beq.n	8000256 <HAL_SPI_Init+0x4a>
        SPI_Handle->Instance->CR1 |= SPI_CR1_CPOL;
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	681a      	ldr	r2, [r3, #0]
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	f042 0202 	orr.w	r2, r2, #2
 8000252:	601a      	str	r2, [r3, #0]
 8000254:	e007      	b.n	8000266 <HAL_SPI_Init+0x5a>
    else
        SPI_Handle->Instance->CR1 &= ~SPI_CR1_CPOL;
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	681a      	ldr	r2, [r3, #0]
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	f022 0202 	bic.w	r2, r2, #2
 8000264:	601a      	str	r2, [r3, #0]

    // 3. Configure Clock Phase
    if(SPI_Handle->Init->CLKPhase)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	685b      	ldr	r3, [r3, #4]
 800026a:	68db      	ldr	r3, [r3, #12]
 800026c:	2b00      	cmp	r3, #0
 800026e:	d008      	beq.n	8000282 <HAL_SPI_Init+0x76>
        SPI_Handle->Instance->CR1 |= SPI_CR1_CPHA;
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	681a      	ldr	r2, [r3, #0]
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	f042 0201 	orr.w	r2, r2, #1
 800027e:	601a      	str	r2, [r3, #0]
 8000280:	e007      	b.n	8000292 <HAL_SPI_Init+0x86>
    else
        SPI_Handle->Instance->CR1 &= ~SPI_CR1_CPHA;
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	681a      	ldr	r2, [r3, #0]
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	f022 0201 	bic.w	r2, r2, #1
 8000290:	601a      	str	r2, [r3, #0]

    // 4. Configure Master/Slave Mode
    if(SPI_Handle->Init->Mode)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	685b      	ldr	r3, [r3, #4]
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d008      	beq.n	80002ae <HAL_SPI_Init+0xa2>
        SPI_Handle->Instance->CR1 |= SPI_CR1_MSTR;
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	681a      	ldr	r2, [r3, #0]
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	f042 0204 	orr.w	r2, r2, #4
 80002aa:	601a      	str	r2, [r3, #0]
 80002ac:	e007      	b.n	80002be <HAL_SPI_Init+0xb2>
    else
        SPI_Handle->Instance->CR1 &= ~SPI_CR1_MSTR;
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	681a      	ldr	r2, [r3, #0]
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	f022 0204 	bic.w	r2, r2, #4
 80002bc:	601a      	str	r2, [r3, #0]

    // 5. Set NSS Management (Software Slave Management)
    if(SPI_Handle->Init->NSS == SPI_SSM_ENABLE) {
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	685b      	ldr	r3, [r3, #4]
 80002c2:	691b      	ldr	r3, [r3, #16]
 80002c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80002c8:	d108      	bne.n	80002dc <HAL_SPI_Init+0xd0>
        SPI_Handle->Instance->CR1 |= (SPI_CR1_SSM | SPI_CR1_SSI);
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	681a      	ldr	r2, [r3, #0]
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80002d8:	601a      	str	r2, [r3, #0]
 80002da:	e007      	b.n	80002ec <HAL_SPI_Init+0xe0>
    } else {
        SPI_Handle->Instance->CR1 &= ~SPI_CR1_SSM;
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	681a      	ldr	r2, [r3, #0]
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80002ea:	601a      	str	r2, [r3, #0]
    }

    // 6. Configure Data Frame Format (8-bit or 16-bit)
    if(SPI_Handle->Init->DataSize == SPI_16Bit_DF_ENABLE)
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	685b      	ldr	r3, [r3, #4]
 80002f0:	685b      	ldr	r3, [r3, #4]
 80002f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80002f6:	d108      	bne.n	800030a <HAL_SPI_Init+0xfe>
        SPI_Handle->Instance->CR1 |= SPI_CR1_DFF;
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	681a      	ldr	r2, [r3, #0]
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8000306:	601a      	str	r2, [r3, #0]
 8000308:	e007      	b.n	800031a <HAL_SPI_Init+0x10e>
    else
        SPI_Handle->Instance->CR1 &= ~SPI_CR1_DFF;
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	681a      	ldr	r2, [r3, #0]
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8000318:	601a      	str	r2, [r3, #0]

    // 7. Configure Bit Order (MSB or LSB first)
    if(SPI_Handle->Init->FirstBit == SPI_TX_LSB_FIRST)
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	685b      	ldr	r3, [r3, #4]
 800031e:	699b      	ldr	r3, [r3, #24]
 8000320:	2b80      	cmp	r3, #128	@ 0x80
 8000322:	d108      	bne.n	8000336 <HAL_SPI_Init+0x12a>
        SPI_Handle->Instance->CR1 |= SPI_CR1_LSBFIRST;
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000332:	601a      	str	r2, [r3, #0]
 8000334:	e007      	b.n	8000346 <HAL_SPI_Init+0x13a>
    else
        SPI_Handle->Instance->CR1 &= ~SPI_CR1_LSBFIRST;
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	681a      	ldr	r2, [r3, #0]
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000344:	601a      	str	r2, [r3, #0]

    // Set the state so other functions know the driver is ready to use
    SPI_Handle->State = HAL_SPI_STATE_READY;
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	2201      	movs	r2, #1
 800034a:	761a      	strb	r2, [r3, #24]
}
 800034c:	bf00      	nop
 800034e:	370c      	adds	r7, #12
 8000350:	46bd      	mov	sp, r7
 8000352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000356:	4770      	bx	lr

08000358 <HAL_SPI_ENABLE>:

// ENABLE THE SPI DEVICE
void HAL_SPI_ENABLE(SPI_TypeDef *SPIx)
{
 8000358:	b480      	push	{r7}
 800035a:	b083      	sub	sp, #12
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
    SPIx->CR1 |= SPI_CR1_SPE;
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	601a      	str	r2, [r3, #0]
}
 800036c:	bf00      	nop
 800036e:	370c      	adds	r7, #12
 8000370:	46bd      	mov	sp, r7
 8000372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000376:	4770      	bx	lr

08000378 <HAL_SPI_TX_INTERRUPT_ENABLE>:

// Enables the Tx buffer empty interrupt
static void HAL_SPI_TX_INTERRUPT_ENABLE(SPI_TypeDef *SPIx)
{
 8000378:	b480      	push	{r7}
 800037a:	b083      	sub	sp, #12
 800037c:	af00      	add	r7, sp, #0
 800037e:	6078      	str	r0, [r7, #4]
    SPIx->CR2 |= SPI_CR2_TXEIE_Msk;
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	685b      	ldr	r3, [r3, #4]
 8000384:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	605a      	str	r2, [r3, #4]
}
 800038c:	bf00      	nop
 800038e:	370c      	adds	r7, #12
 8000390:	46bd      	mov	sp, r7
 8000392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000396:	4770      	bx	lr

08000398 <HAL_SPI_TX_INTERRUPT_DISABLE>:

// Disables the Tx buffer empty interrupt
static void HAL_SPI_TX_INTERRUPT_DISABLE(SPI_TypeDef *SPIx)
{
 8000398:	b480      	push	{r7}
 800039a:	b083      	sub	sp, #12
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
    SPIx->CR2 &= ~SPI_CR2_TXEIE_Msk;
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	685b      	ldr	r3, [r3, #4]
 80003a4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	605a      	str	r2, [r3, #4]
}
 80003ac:	bf00      	nop
 80003ae:	370c      	adds	r7, #12
 80003b0:	46bd      	mov	sp, r7
 80003b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b6:	4770      	bx	lr

080003b8 <HAL_SPI_RXNE_INTERRUPT_ENABLE>:

// Enables the Rx buffer not empty interrupt
static void HAL_SPI_RXNE_INTERRUPT_ENABLE(SPI_TypeDef *SPIx)
{
 80003b8:	b480      	push	{r7}
 80003ba:	b083      	sub	sp, #12
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
    SPIx->CR2 |= SPI_CR2_RXNEIE_Msk;
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	685b      	ldr	r3, [r3, #4]
 80003c4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	605a      	str	r2, [r3, #4]
}
 80003cc:	bf00      	nop
 80003ce:	370c      	adds	r7, #12
 80003d0:	46bd      	mov	sp, r7
 80003d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d6:	4770      	bx	lr

080003d8 <HAL_SPI_RXNE_INTERRUPT_DISABLE>:


// Disables the Rx buffer not empty interrupt
static void HAL_SPI_RXNE_INTERRUPT_DISABLE(SPI_TypeDef *SPIx)
{
 80003d8:	b480      	push	{r7}
 80003da:	b083      	sub	sp, #12
 80003dc:	af00      	add	r7, sp, #0
 80003de:	6078      	str	r0, [r7, #4]
    SPIx->CR2 &= ~SPI_CR2_RXNEIE_Msk;
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	685b      	ldr	r3, [r3, #4]
 80003e4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	605a      	str	r2, [r3, #4]
}
 80003ec:	bf00      	nop
 80003ee:	370c      	adds	r7, #12
 80003f0:	46bd      	mov	sp, r7
 80003f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f6:	4770      	bx	lr

080003f8 <HAL_SPI_MASTER_TX>:


void HAL_SPI_MASTER_TX(SPI_Handle_t *SPI_Handle, uint8_t *TxBuffer, uint32_t len)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b084      	sub	sp, #16
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	60f8      	str	r0, [r7, #12]
 8000400:	60b9      	str	r1, [r7, #8]
 8000402:	607a      	str	r2, [r7, #4]
    /* Populate the TxBuffer pointer address along with the size in the SPI_Handle */
    SPI_Handle->pTxBuffer = TxBuffer;
 8000404:	68fb      	ldr	r3, [r7, #12]
 8000406:	68ba      	ldr	r2, [r7, #8]
 8000408:	609a      	str	r2, [r3, #8]
    SPI_Handle->TxTransferCount = len;
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	b29a      	uxth	r2, r3
 800040e:	68fb      	ldr	r3, [r7, #12]
 8000410:	81da      	strh	r2, [r3, #14]
    SPI_Handle->TxTranferSize = len;
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	b29a      	uxth	r2, r3
 8000416:	68fb      	ldr	r3, [r7, #12]
 8000418:	819a      	strh	r2, [r3, #12]

    /* Driver is Busy in TXing data */
    SPI_Handle->State = HAL_SPI_STATE_BUSY_TX;
 800041a:	68fb      	ldr	r3, [r7, #12]
 800041c:	2212      	movs	r2, #18
 800041e:	761a      	strb	r2, [r3, #24]

    /* Enable the peripherals if not already enabled */
    HAL_SPI_ENABLE(SPI_Handle->Instance);
 8000420:	68fb      	ldr	r3, [r7, #12]
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	4618      	mov	r0, r3
 8000426:	f7ff ff97 	bl	8000358 <HAL_SPI_ENABLE>

    /* Enable TXE interrupt so the master can transmit data */
    HAL_SPI_TX_INTERRUPT_ENABLE(SPI_Handle->Instance);
 800042a:	68fb      	ldr	r3, [r7, #12]
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	4618      	mov	r0, r3
 8000430:	f7ff ffa2 	bl	8000378 <HAL_SPI_TX_INTERRUPT_ENABLE>
}
 8000434:	bf00      	nop
 8000436:	3710      	adds	r7, #16
 8000438:	46bd      	mov	sp, r7
 800043a:	bd80      	pop	{r7, pc}

0800043c <HAL_SPI_SLAVE_RX>:


void HAL_SPI_SLAVE_RX(SPI_Handle_t *SPI_Handle, uint8_t *RxBuffer, uint32_t len)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b084      	sub	sp, #16
 8000440:	af00      	add	r7, sp, #0
 8000442:	60f8      	str	r0, [r7, #12]
 8000444:	60b9      	str	r1, [r7, #8]
 8000446:	607a      	str	r2, [r7, #4]
    /* Populate the RxBuffer pointer address along with the size in the SPI_Handle */
    SPI_Handle->pRxBuffer = RxBuffer;
 8000448:	68fb      	ldr	r3, [r7, #12]
 800044a:	68ba      	ldr	r2, [r7, #8]
 800044c:	611a      	str	r2, [r3, #16]
    SPI_Handle->RxTransferCount = len;
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	b29a      	uxth	r2, r3
 8000452:	68fb      	ldr	r3, [r7, #12]
 8000454:	82da      	strh	r2, [r3, #22]
    SPI_Handle->RxTranferSize = len;
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	b29a      	uxth	r2, r3
 800045a:	68fb      	ldr	r3, [r7, #12]
 800045c:	829a      	strh	r2, [r3, #20]

    /* Driver is Busy in receiving data */
    SPI_Handle->State = HAL_SPI_STATE_BUSY_RX;
 800045e:	68fb      	ldr	r3, [r7, #12]
 8000460:	2222      	movs	r2, #34	@ 0x22
 8000462:	761a      	strb	r2, [r3, #24]

    HAL_SPI_ENABLE(SPI_Handle->Instance);
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	4618      	mov	r0, r3
 800046a:	f7ff ff75 	bl	8000358 <HAL_SPI_ENABLE>

    /* The slave needs to receive data, so enable the RXNE Interrupt */
    HAL_SPI_RXNE_INTERRUPT_ENABLE(SPI_Handle->Instance);
 800046e:	68fb      	ldr	r3, [r7, #12]
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	4618      	mov	r0, r3
 8000474:	f7ff ffa0 	bl	80003b8 <HAL_SPI_RXNE_INTERRUPT_ENABLE>
}
 8000478:	bf00      	nop
 800047a:	3710      	adds	r7, #16
 800047c:	46bd      	mov	sp, r7
 800047e:	bd80      	pop	{r7, pc}

08000480 <HAL_SPI_IRQ_HANDLER>:
    HAL_SPI_TX_INTERRUPT_ENABLE(SPI_Handle->Instance);
}


void HAL_SPI_IRQ_HANDLER(SPI_Handle_t *hspi)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b084      	sub	sp, #16
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
    /* Get status and control registers */
    uint32_t sr  = hspi->Instance->SR;
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	689b      	ldr	r3, [r3, #8]
 800048e:	60fb      	str	r3, [r7, #12]
    uint32_t cr2 = hspi->Instance->CR2;
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	685b      	ldr	r3, [r3, #4]
 8000496:	60bb      	str	r3, [r7, #8]

    /* Check for errors */
    if(sr & SPI_SR_OVR_Msk)
 8000498:	68fb      	ldr	r3, [r7, #12]
 800049a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d009      	beq.n	80004b6 <HAL_SPI_IRQ_HANDLER+0x36>
    {
        /* Overflow error: drain the DR and clear flags */
        (void)hspi->Instance->DR;
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	68db      	ldr	r3, [r3, #12]
        (void)hspi->Instance->SR;
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	689b      	ldr	r3, [r3, #8]
        hspi->State = HAL_SPI_STATE_ERROR;
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	2203      	movs	r2, #3
 80004b2:	761a      	strb	r2, [r3, #24]
        return;
 80004b4:	e01b      	b.n	80004ee <HAL_SPI_IRQ_HANDLER+0x6e>
    }

    /* Check if RXNE is set and RXNEIE is enabled */
    if((sr & SPI_SR_RXNE_Msk) && (cr2 & SPI_CR2_RXNEIE_Msk))
 80004b6:	68fb      	ldr	r3, [r7, #12]
 80004b8:	f003 0301 	and.w	r3, r3, #1
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d008      	beq.n	80004d2 <HAL_SPI_IRQ_HANDLER+0x52>
 80004c0:	68bb      	ldr	r3, [r7, #8]
 80004c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d003      	beq.n	80004d2 <HAL_SPI_IRQ_HANDLER+0x52>
    {
        HAL_SPI_HANDLE_RX_INTERRUPT(hspi);
 80004ca:	6878      	ldr	r0, [r7, #4]
 80004cc:	f000 f883 	bl	80005d6 <HAL_SPI_HANDLE_RX_INTERRUPT>
        return;
 80004d0:	e00d      	b.n	80004ee <HAL_SPI_IRQ_HANDLER+0x6e>
    }

    /* Check if TXE is set and TXEIE is enabled */
    if((sr & SPI_SR_TXE_Msk) && (cr2 & SPI_CR2_TXEIE_Msk))
 80004d2:	68fb      	ldr	r3, [r7, #12]
 80004d4:	f003 0302 	and.w	r3, r3, #2
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d008      	beq.n	80004ee <HAL_SPI_IRQ_HANDLER+0x6e>
 80004dc:	68bb      	ldr	r3, [r7, #8]
 80004de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d003      	beq.n	80004ee <HAL_SPI_IRQ_HANDLER+0x6e>
    {
        HAL_SPI_HANDLE_TX_INTERRUPT(hspi);
 80004e6:	6878      	ldr	r0, [r7, #4]
 80004e8:	f000 f827 	bl	800053a <HAL_SPI_HANDLE_TX_INTERRUPT>
        return;
 80004ec:	bf00      	nop
    }
}
 80004ee:	3710      	adds	r7, #16
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bd80      	pop	{r7, pc}

080004f4 <HAL_SPI_TX_CLOSE_INTERRUPT>:


// Close TX transfer
void HAL_SPI_TX_CLOSE_INTERRUPT(SPI_Handle_t *hspi)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
    /* Disable TXE interrupt */
    HAL_SPI_TX_INTERRUPT_DISABLE(hspi->Instance);
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	4618      	mov	r0, r3
 8000502:	f7ff ff49 	bl	8000398 <HAL_SPI_TX_INTERRUPT_DISABLE>

    /* Handle state transitions based on current operation */
    if(hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	7e1b      	ldrb	r3, [r3, #24]
 800050a:	b2db      	uxtb	r3, r3
 800050c:	2b32      	cmp	r3, #50	@ 0x32
 800050e:	d103      	bne.n	8000518 <HAL_SPI_TX_CLOSE_INTERRUPT+0x24>
    {
        /* Still waiting for RX to complete */
        hspi->State = HAL_SPI_STATE_BUSY_RX;
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	2222      	movs	r2, #34	@ 0x22
 8000514:	761a      	strb	r2, [r3, #24]
    else if(hspi->Init->Mode && (hspi->State != HAL_SPI_STATE_BUSY_RX))
    {
        /* Master and not in RX state, so we're done */
        hspi->State = HAL_SPI_STATE_READY;
    }
}
 8000516:	e00c      	b.n	8000532 <HAL_SPI_TX_CLOSE_INTERRUPT+0x3e>
    else if(hspi->Init->Mode && (hspi->State != HAL_SPI_STATE_BUSY_RX))
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	685b      	ldr	r3, [r3, #4]
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	2b00      	cmp	r3, #0
 8000520:	d007      	beq.n	8000532 <HAL_SPI_TX_CLOSE_INTERRUPT+0x3e>
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	7e1b      	ldrb	r3, [r3, #24]
 8000526:	b2db      	uxtb	r3, r3
 8000528:	2b22      	cmp	r3, #34	@ 0x22
 800052a:	d002      	beq.n	8000532 <HAL_SPI_TX_CLOSE_INTERRUPT+0x3e>
        hspi->State = HAL_SPI_STATE_READY;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	2201      	movs	r2, #1
 8000530:	761a      	strb	r2, [r3, #24]
}
 8000532:	bf00      	nop
 8000534:	3708      	adds	r7, #8
 8000536:	46bd      	mov	sp, r7
 8000538:	bd80      	pop	{r7, pc}

0800053a <HAL_SPI_HANDLE_TX_INTERRUPT>:


// Handle TX interrupt
void HAL_SPI_HANDLE_TX_INTERRUPT(SPI_Handle_t *hspi)
{
 800053a:	b580      	push	{r7, lr}
 800053c:	b082      	sub	sp, #8
 800053e:	af00      	add	r7, sp, #0
 8000540:	6078      	str	r0, [r7, #4]
    /* Transmit data in 8-bit mode */
    if(hspi->Init->DataSize == SPI_8Bit_DF_ENABLE)
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	685b      	ldr	r3, [r3, #4]
 8000546:	685b      	ldr	r3, [r3, #4]
 8000548:	2b00      	cmp	r3, #0
 800054a:	d10f      	bne.n	800056c <HAL_SPI_HANDLE_TX_INTERRUPT+0x32>
    {
        hspi->Instance->DR = *hspi->pTxBuffer++;
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	689b      	ldr	r3, [r3, #8]
 8000550:	1c59      	adds	r1, r3, #1
 8000552:	687a      	ldr	r2, [r7, #4]
 8000554:	6091      	str	r1, [r2, #8]
 8000556:	781a      	ldrb	r2, [r3, #0]
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	60da      	str	r2, [r3, #12]
        hspi->TxTransferCount--;
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	89db      	ldrh	r3, [r3, #14]
 8000562:	3b01      	subs	r3, #1
 8000564:	b29a      	uxth	r2, r3
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	81da      	strh	r2, [r3, #14]
 800056a:	e010      	b.n	800058e <HAL_SPI_HANDLE_TX_INTERRUPT+0x54>
    }
    else
    {
        /* 16-bit mode */
        hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffer);
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	689b      	ldr	r3, [r3, #8]
 8000570:	881a      	ldrh	r2, [r3, #0]
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffer += 2;
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	689b      	ldr	r3, [r3, #8]
 800057c:	1c9a      	adds	r2, r3, #2
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	609a      	str	r2, [r3, #8]
        hspi->TxTransferCount -= 2;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	89db      	ldrh	r3, [r3, #14]
 8000586:	3b02      	subs	r3, #2
 8000588:	b29a      	uxth	r2, r3
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	81da      	strh	r2, [r3, #14]
    }

    if(hspi->TxTransferCount == 0)
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	89db      	ldrh	r3, [r3, #14]
 8000592:	2b00      	cmp	r3, #0
 8000594:	d102      	bne.n	800059c <HAL_SPI_HANDLE_TX_INTERRUPT+0x62>
    {
        /* Transmission complete, close the TXE interrupt */
        HAL_SPI_TX_CLOSE_INTERRUPT(hspi);
 8000596:	6878      	ldr	r0, [r7, #4]
 8000598:	f7ff ffac 	bl	80004f4 <HAL_SPI_TX_CLOSE_INTERRUPT>
    }
}
 800059c:	bf00      	nop
 800059e:	3708      	adds	r7, #8
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}

080005a4 <HAL_SPI_RX_CLOSE_INTERRUPT>:


// Close RX transfer
void HAL_SPI_RX_CLOSE_INTERRUPT(SPI_Handle_t *hspi)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
    /* Wait for bus to be idle before closing */
    while(HAL_SPI_IS_BUS_BUSY(hspi->Instance));
 80005ac:	bf00      	nop
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	4618      	mov	r0, r3
 80005b4:	f7ff fe1a 	bl	80001ec <HAL_SPI_IS_BUS_BUSY>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d1f7      	bne.n	80005ae <HAL_SPI_RX_CLOSE_INTERRUPT+0xa>

    /* Disable RXNE interrupt */
    HAL_SPI_RXNE_INTERRUPT_DISABLE(hspi->Instance);
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	4618      	mov	r0, r3
 80005c4:	f7ff ff08 	bl	80003d8 <HAL_SPI_RXNE_INTERRUPT_DISABLE>

    /* Mark as ready */
    hspi->State = HAL_SPI_STATE_READY;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2201      	movs	r2, #1
 80005cc:	761a      	strb	r2, [r3, #24]
}
 80005ce:	bf00      	nop
 80005d0:	3708      	adds	r7, #8
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}

080005d6 <HAL_SPI_HANDLE_RX_INTERRUPT>:


// Handle RXNE interrupt
void HAL_SPI_HANDLE_RX_INTERRUPT(SPI_Handle_t *hspi)
{
 80005d6:	b580      	push	{r7, lr}
 80005d8:	b082      	sub	sp, #8
 80005da:	af00      	add	r7, sp, #0
 80005dc:	6078      	str	r0, [r7, #4]
    /* Receive data in 8-bit mode */
    if(hspi->Init->DataSize == SPI_8Bit_DF_ENABLE)
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	685b      	ldr	r3, [r3, #4]
 80005e2:	685b      	ldr	r3, [r3, #4]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d110      	bne.n	800060a <HAL_SPI_HANDLE_RX_INTERRUPT+0x34>
    {
        *hspi->pRxBuffer++ = hspi->Instance->DR;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	68d8      	ldr	r0, [r3, #12]
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	691b      	ldr	r3, [r3, #16]
 80005f2:	1c59      	adds	r1, r3, #1
 80005f4:	687a      	ldr	r2, [r7, #4]
 80005f6:	6111      	str	r1, [r2, #16]
 80005f8:	b2c2      	uxtb	r2, r0
 80005fa:	701a      	strb	r2, [r3, #0]
        hspi->RxTransferCount--;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	8adb      	ldrh	r3, [r3, #22]
 8000600:	3b01      	subs	r3, #1
 8000602:	b29a      	uxth	r2, r3
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	82da      	strh	r2, [r3, #22]
 8000608:	e011      	b.n	800062e <HAL_SPI_HANDLE_RX_INTERRUPT+0x58>
    }
    else
    {
        /* 16-bit mode */
        *((uint16_t*)hspi->pRxBuffer) = hspi->Instance->DR;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	68da      	ldr	r2, [r3, #12]
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	691b      	ldr	r3, [r3, #16]
 8000614:	b292      	uxth	r2, r2
 8000616:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffer += 2;
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	691b      	ldr	r3, [r3, #16]
 800061c:	1c9a      	adds	r2, r3, #2
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	611a      	str	r2, [r3, #16]
        hspi->RxTransferCount -= 2;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	8adb      	ldrh	r3, [r3, #22]
 8000626:	3b02      	subs	r3, #2
 8000628:	b29a      	uxth	r2, r3
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	82da      	strh	r2, [r3, #22]
    }

    if(hspi->RxTransferCount == 0)
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	8adb      	ldrh	r3, [r3, #22]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d102      	bne.n	800063c <HAL_SPI_HANDLE_RX_INTERRUPT+0x66>
    {
        HAL_SPI_RX_CLOSE_INTERRUPT(hspi);
 8000636:	6878      	ldr	r0, [r7, #4]
 8000638:	f7ff ffb4 	bl	80005a4 <HAL_SPI_RX_CLOSE_INTERRUPT>
    }
}
 800063c:	bf00      	nop
 800063e:	3708      	adds	r7, #8
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}

08000644 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000644:	b480      	push	{r7}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
 800064a:	4603      	mov	r3, r0
 800064c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800064e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000652:	2b00      	cmp	r3, #0
 8000654:	db0b      	blt.n	800066e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000656:	79fb      	ldrb	r3, [r7, #7]
 8000658:	f003 021f 	and.w	r2, r3, #31
 800065c:	4907      	ldr	r1, [pc, #28]	@ (800067c <__NVIC_EnableIRQ+0x38>)
 800065e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000662:	095b      	lsrs	r3, r3, #5
 8000664:	2001      	movs	r0, #1
 8000666:	fa00 f202 	lsl.w	r2, r0, r2
 800066a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800066e:	bf00      	nop
 8000670:	370c      	adds	r7, #12
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	e000e100 	.word	0xe000e100

08000680 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000680:	b480      	push	{r7}
 8000682:	b083      	sub	sp, #12
 8000684:	af00      	add	r7, sp, #0
 8000686:	4603      	mov	r3, r0
 8000688:	6039      	str	r1, [r7, #0]
 800068a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800068c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000690:	2b00      	cmp	r3, #0
 8000692:	db0a      	blt.n	80006aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	b2da      	uxtb	r2, r3
 8000698:	490c      	ldr	r1, [pc, #48]	@ (80006cc <__NVIC_SetPriority+0x4c>)
 800069a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800069e:	0112      	lsls	r2, r2, #4
 80006a0:	b2d2      	uxtb	r2, r2
 80006a2:	440b      	add	r3, r1
 80006a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006a8:	e00a      	b.n	80006c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006aa:	683b      	ldr	r3, [r7, #0]
 80006ac:	b2da      	uxtb	r2, r3
 80006ae:	4908      	ldr	r1, [pc, #32]	@ (80006d0 <__NVIC_SetPriority+0x50>)
 80006b0:	79fb      	ldrb	r3, [r7, #7]
 80006b2:	f003 030f 	and.w	r3, r3, #15
 80006b6:	3b04      	subs	r3, #4
 80006b8:	0112      	lsls	r2, r2, #4
 80006ba:	b2d2      	uxtb	r2, r2
 80006bc:	440b      	add	r3, r1
 80006be:	761a      	strb	r2, [r3, #24]
}
 80006c0:	bf00      	nop
 80006c2:	370c      	adds	r7, #12
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr
 80006cc:	e000e100 	.word	0xe000e100
 80006d0:	e000ed00 	.word	0xe000ed00

080006d4 <SPI1_IRQHandler>:

/* Test data buffers */

/* SPI1 IRQ Handler - required by startup file */
void SPI1_IRQHandler(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
    HAL_SPI_IRQ_HANDLER(&hspi1);
 80006d8:	4802      	ldr	r0, [pc, #8]	@ (80006e4 <SPI1_IRQHandler+0x10>)
 80006da:	f7ff fed1 	bl	8000480 <HAL_SPI_IRQ_HANDLER>
}
 80006de:	bf00      	nop
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20000020 	.word	0x20000020

080006e8 <SPI1_GPIO_Init>:

/* Configure GPIO pins for SPI1 */
static void SPI1_GPIO_Init(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
    /* Enable GPIOA Clock */
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80006ec:	4b18      	ldr	r3, [pc, #96]	@ (8000750 <SPI1_GPIO_Init+0x68>)
 80006ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f0:	4a17      	ldr	r2, [pc, #92]	@ (8000750 <SPI1_GPIO_Init+0x68>)
 80006f2:	f043 0301 	orr.w	r3, r3, #1
 80006f6:	6313      	str	r3, [r2, #48]	@ 0x30

    /* Configure PA5(SCK), PA6(MISO), PA7(MOSI) as Alternate Function */
    GPIOA->MODER &= ~(3U << (5*2) | 3U << (6*2) | 3U << (7*2));
 80006f8:	4b16      	ldr	r3, [pc, #88]	@ (8000754 <SPI1_GPIO_Init+0x6c>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a15      	ldr	r2, [pc, #84]	@ (8000754 <SPI1_GPIO_Init+0x6c>)
 80006fe:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8000702:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (2U << (5*2) | 2U << (6*2) | 2U << (7*2));
 8000704:	4b13      	ldr	r3, [pc, #76]	@ (8000754 <SPI1_GPIO_Init+0x6c>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a12      	ldr	r2, [pc, #72]	@ (8000754 <SPI1_GPIO_Init+0x6c>)
 800070a:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 800070e:	6013      	str	r3, [r2, #0]

    /* Set Alternate Function to AF5 (SPI1) */
    GPIOA->AFR[0] &= ~(0xFU << (5*4) | 0xFU << (6*4) | 0xFU << (7*4));
 8000710:	4b10      	ldr	r3, [pc, #64]	@ (8000754 <SPI1_GPIO_Init+0x6c>)
 8000712:	6a1b      	ldr	r3, [r3, #32]
 8000714:	4a0f      	ldr	r2, [pc, #60]	@ (8000754 <SPI1_GPIO_Init+0x6c>)
 8000716:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800071a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |=  (5U << (5*4) | 5U << (6*4) | 5U << (7*4));
 800071c:	4b0d      	ldr	r3, [pc, #52]	@ (8000754 <SPI1_GPIO_Init+0x6c>)
 800071e:	6a1b      	ldr	r3, [r3, #32]
 8000720:	4a0c      	ldr	r2, [pc, #48]	@ (8000754 <SPI1_GPIO_Init+0x6c>)
 8000722:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 8000726:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 800072a:	6213      	str	r3, [r2, #32]

    /* Set GPIO speed to High Speed */
    GPIOA->OSPEEDR |= (3U << (5*2) | 3U << (6*2) | 3U << (7*2));
 800072c:	4b09      	ldr	r3, [pc, #36]	@ (8000754 <SPI1_GPIO_Init+0x6c>)
 800072e:	689b      	ldr	r3, [r3, #8]
 8000730:	4a08      	ldr	r2, [pc, #32]	@ (8000754 <SPI1_GPIO_Init+0x6c>)
 8000732:	f443 437c 	orr.w	r3, r3, #64512	@ 0xfc00
 8000736:	6093      	str	r3, [r2, #8]

    /* No pull-up/pull-down */
    GPIOA->PUPDR &= ~(3U << (5*2) | 3U << (6*2) | 3U << (7*2));
 8000738:	4b06      	ldr	r3, [pc, #24]	@ (8000754 <SPI1_GPIO_Init+0x6c>)
 800073a:	68db      	ldr	r3, [r3, #12]
 800073c:	4a05      	ldr	r2, [pc, #20]	@ (8000754 <SPI1_GPIO_Init+0x6c>)
 800073e:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8000742:	60d3      	str	r3, [r2, #12]

}
 8000744:	bf00      	nop
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop
 8000750:	40023800 	.word	0x40023800
 8000754:	40020000 	.word	0x40020000

08000758 <SPI1_Init>:

/* Initialize SPI1 peripheral */
static void SPI1_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
    /* Enable SPI1 Clock on APB2 */
    RCC->APB2ENR |= RCC_APB1ENR_SPI2EN;
 800075c:	4b16      	ldr	r3, [pc, #88]	@ (80007b8 <SPI1_Init+0x60>)
 800075e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000760:	4a15      	ldr	r2, [pc, #84]	@ (80007b8 <SPI1_Init+0x60>)
 8000762:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000766:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Configure SPI initialization structure */
    spi1_init.Mode              = SPI_MASTER_MODE;
 8000768:	4b14      	ldr	r3, [pc, #80]	@ (80007bc <SPI1_Init+0x64>)
 800076a:	2204      	movs	r2, #4
 800076c:	601a      	str	r2, [r3, #0]
    spi1_init.DataSize          = SPI_8Bit_DF_ENABLE;
 800076e:	4b13      	ldr	r3, [pc, #76]	@ (80007bc <SPI1_Init+0x64>)
 8000770:	2200      	movs	r2, #0
 8000772:	605a      	str	r2, [r3, #4]
    spi1_init.CLKPolarity       = SPI_CPOL_LOW;
 8000774:	4b11      	ldr	r3, [pc, #68]	@ (80007bc <SPI1_Init+0x64>)
 8000776:	2200      	movs	r2, #0
 8000778:	609a      	str	r2, [r3, #8]
    spi1_init.CLKPhase          = SPI_FIRST_CLOCK_TRANS;
 800077a:	4b10      	ldr	r3, [pc, #64]	@ (80007bc <SPI1_Init+0x64>)
 800077c:	2200      	movs	r2, #0
 800077e:	60da      	str	r2, [r3, #12]
    spi1_init.NSS               = SPI_SSM_ENABLE;
 8000780:	4b0e      	ldr	r3, [pc, #56]	@ (80007bc <SPI1_Init+0x64>)
 8000782:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000786:	611a      	str	r2, [r3, #16]
    spi1_init.BaudRatePrescaler = SPI_CR1_BR_PCLK_DIV_16;
 8000788:	4b0c      	ldr	r3, [pc, #48]	@ (80007bc <SPI1_Init+0x64>)
 800078a:	2218      	movs	r2, #24
 800078c:	615a      	str	r2, [r3, #20]
    spi1_init.FirstBit          = SPI_TX_MSB_FIRST;
 800078e:	4b0b      	ldr	r3, [pc, #44]	@ (80007bc <SPI1_Init+0x64>)
 8000790:	2200      	movs	r2, #0
 8000792:	619a      	str	r2, [r3, #24]

    /* Initialize SPI handle */
    hspi1.Instance = SPI1;
 8000794:	4b0a      	ldr	r3, [pc, #40]	@ (80007c0 <SPI1_Init+0x68>)
 8000796:	4a0b      	ldr	r2, [pc, #44]	@ (80007c4 <SPI1_Init+0x6c>)
 8000798:	601a      	str	r2, [r3, #0]
    hspi1.Init     = &spi1_init;
 800079a:	4b09      	ldr	r3, [pc, #36]	@ (80007c0 <SPI1_Init+0x68>)
 800079c:	4a07      	ldr	r2, [pc, #28]	@ (80007bc <SPI1_Init+0x64>)
 800079e:	605a      	str	r2, [r3, #4]

    /* Call HAL initialization function */
    HAL_SPI_Init(&hspi1);
 80007a0:	4807      	ldr	r0, [pc, #28]	@ (80007c0 <SPI1_Init+0x68>)
 80007a2:	f7ff fd33 	bl	800020c <HAL_SPI_Init>

    /* Enable NVIC interrupt for SPI1 */
    NVIC_EnableIRQ(SPI1_IRQn);
 80007a6:	2023      	movs	r0, #35	@ 0x23
 80007a8:	f7ff ff4c 	bl	8000644 <__NVIC_EnableIRQ>
    NVIC_SetPriority(SPI1_IRQn, 1);
 80007ac:	2101      	movs	r1, #1
 80007ae:	2023      	movs	r0, #35	@ 0x23
 80007b0:	f7ff ff66 	bl	8000680 <__NVIC_SetPriority>
}
 80007b4:	bf00      	nop
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	40023800 	.word	0x40023800
 80007bc:	2000003c 	.word	0x2000003c
 80007c0:	20000020 	.word	0x20000020
 80007c4:	40013000 	.word	0x40013000

080007c8 <main>:


//uint8_t txData[4] = {0xAA, 0x55, 0x11, 0x22};

int main(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
	static uint8_t txData[4] = {0xAA, 0x55, 0x11, 0x22};
    uint8_t rxData[4];

    /* Initialize SPI GPIO and peripheral */
    SPI1_GPIO_Init();
 80007ce:	f7ff ff8b 	bl	80006e8 <SPI1_GPIO_Init>
    SPI1_Init();
 80007d2:	f7ff ffc1 	bl	8000758 <SPI1_Init>


    HAL_SPI_MASTER_TX(&hspi1, txData, 4);
 80007d6:	2204      	movs	r2, #4
 80007d8:	490a      	ldr	r1, [pc, #40]	@ (8000804 <main+0x3c>)
 80007da:	480b      	ldr	r0, [pc, #44]	@ (8000808 <main+0x40>)
 80007dc:	f7ff fe0c 	bl	80003f8 <HAL_SPI_MASTER_TX>

    /* Wait for transmission to complete */
    while (hspi1.State != HAL_SPI_STATE_READY);
 80007e0:	bf00      	nop
 80007e2:	4b09      	ldr	r3, [pc, #36]	@ (8000808 <main+0x40>)
 80007e4:	7e1b      	ldrb	r3, [r3, #24]
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	2b01      	cmp	r3, #1
 80007ea:	d1fa      	bne.n	80007e2 <main+0x1a>

    HAL_SPI_SLAVE_RX(&hspi1, rxData, 4);
 80007ec:	1d3b      	adds	r3, r7, #4
 80007ee:	2204      	movs	r2, #4
 80007f0:	4619      	mov	r1, r3
 80007f2:	4805      	ldr	r0, [pc, #20]	@ (8000808 <main+0x40>)
 80007f4:	f7ff fe22 	bl	800043c <HAL_SPI_SLAVE_RX>

    rxData[0] = hspi1.pRxBuffer;
 80007f8:	4b03      	ldr	r3, [pc, #12]	@ (8000808 <main+0x40>)
 80007fa:	691b      	ldr	r3, [r3, #16]
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	713b      	strb	r3, [r7, #4]

    /* Infinite loop - inspect rxData and txData in debugger */
    while (1)
    {
        __NOP();
 8000800:	bf00      	nop
 8000802:	e7fd      	b.n	8000800 <main+0x38>
 8000804:	20000000 	.word	0x20000000
 8000808:	20000020 	.word	0x20000020

0800080c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800080c:	480d      	ldr	r0, [pc, #52]	@ (8000844 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800080e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000810:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000814:	480c      	ldr	r0, [pc, #48]	@ (8000848 <LoopForever+0x6>)
  ldr r1, =_edata
 8000816:	490d      	ldr	r1, [pc, #52]	@ (800084c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000818:	4a0d      	ldr	r2, [pc, #52]	@ (8000850 <LoopForever+0xe>)
  movs r3, #0
 800081a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800081c:	e002      	b.n	8000824 <LoopCopyDataInit>

0800081e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800081e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000820:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000822:	3304      	adds	r3, #4

08000824 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000824:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000826:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000828:	d3f9      	bcc.n	800081e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800082a:	4a0a      	ldr	r2, [pc, #40]	@ (8000854 <LoopForever+0x12>)
  ldr r4, =_ebss
 800082c:	4c0a      	ldr	r4, [pc, #40]	@ (8000858 <LoopForever+0x16>)
  movs r3, #0
 800082e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000830:	e001      	b.n	8000836 <LoopFillZerobss>

08000832 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000832:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000834:	3204      	adds	r2, #4

08000836 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000836:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000838:	d3fb      	bcc.n	8000832 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800083a:	f000 f811 	bl	8000860 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800083e:	f7ff ffc3 	bl	80007c8 <main>

08000842 <LoopForever>:

LoopForever:
  b LoopForever
 8000842:	e7fe      	b.n	8000842 <LoopForever>
  ldr   r0, =_estack
 8000844:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000848:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800084c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000850:	080008c8 	.word	0x080008c8
  ldr r2, =_sbss
 8000854:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000858:	20000058 	.word	0x20000058

0800085c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800085c:	e7fe      	b.n	800085c <ADC_IRQHandler>
	...

08000860 <__libc_init_array>:
 8000860:	b570      	push	{r4, r5, r6, lr}
 8000862:	4d0d      	ldr	r5, [pc, #52]	@ (8000898 <__libc_init_array+0x38>)
 8000864:	4c0d      	ldr	r4, [pc, #52]	@ (800089c <__libc_init_array+0x3c>)
 8000866:	1b64      	subs	r4, r4, r5
 8000868:	10a4      	asrs	r4, r4, #2
 800086a:	2600      	movs	r6, #0
 800086c:	42a6      	cmp	r6, r4
 800086e:	d109      	bne.n	8000884 <__libc_init_array+0x24>
 8000870:	4d0b      	ldr	r5, [pc, #44]	@ (80008a0 <__libc_init_array+0x40>)
 8000872:	4c0c      	ldr	r4, [pc, #48]	@ (80008a4 <__libc_init_array+0x44>)
 8000874:	f000 f818 	bl	80008a8 <_init>
 8000878:	1b64      	subs	r4, r4, r5
 800087a:	10a4      	asrs	r4, r4, #2
 800087c:	2600      	movs	r6, #0
 800087e:	42a6      	cmp	r6, r4
 8000880:	d105      	bne.n	800088e <__libc_init_array+0x2e>
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f855 3b04 	ldr.w	r3, [r5], #4
 8000888:	4798      	blx	r3
 800088a:	3601      	adds	r6, #1
 800088c:	e7ee      	b.n	800086c <__libc_init_array+0xc>
 800088e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000892:	4798      	blx	r3
 8000894:	3601      	adds	r6, #1
 8000896:	e7f2      	b.n	800087e <__libc_init_array+0x1e>
 8000898:	080008c0 	.word	0x080008c0
 800089c:	080008c0 	.word	0x080008c0
 80008a0:	080008c0 	.word	0x080008c0
 80008a4:	080008c4 	.word	0x080008c4

080008a8 <_init>:
 80008a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008aa:	bf00      	nop
 80008ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008ae:	bc08      	pop	{r3}
 80008b0:	469e      	mov	lr, r3
 80008b2:	4770      	bx	lr

080008b4 <_fini>:
 80008b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008b6:	bf00      	nop
 80008b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80008ba:	bc08      	pop	{r3}
 80008bc:	469e      	mov	lr, r3
 80008be:	4770      	bx	lr
