read library -Both -Replace  -sensitive    -Verilog /home/viterbi/01/jiruxu/ee577b/cmp2/include/gscl45nm.v -nooptimize   
read design /home/viterbi/01/jiruxu/ee577b/cmp2/design/ALU.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/cardinal_cmp.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/cardinal_cpu.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/cardinal_nic.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/cardinal_ring.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/cardinal_router.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/ccw_input.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/ccw_output.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/cw_input.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/cw_output.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/EXMEM_WB.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/HDU.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/ID_EXMEM.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/IF_ID.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/NIC_router.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/PC.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/pe_input.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/pe_output.v   /home/viterbi/01/jiruxu/ee577b/cmp2/design/regFile.v -Verilog -Golden   -sensitive         -continuousassignment Bidirectional   -nokeep_unreach   -nosupply 
read design /home/viterbi/01/jiruxu/ee577b/cmp2/netlist/cardinal_cmp_syn.v -Verilog -Revised   -sensitive         -continuousassignment Bidirectional   -nokeep_unreach   -nosupply 
set system mode lec
add compared points -all
compare -NONEQ_Print
