"C:/Efinity/2023.2/bin/efx_map" --project "T35_Sensor_DDR3_LCD_Test" --root "T35_Sensor_DDR3_LCD_Test" --write-efx-verilog "D:/code/learning/a241111_03/Efinity/outflow/T35_Sensor_DDR3_LCD_Test.map.v" --write-premap-module "D:/code/learning/a241111_03/Efinity/outflow/T35_Sensor_DDR3_LCD_Test.elab.vdb" --binary-db "D:/code/learning/a241111_03/Efinity/outflow/T35_Sensor_DDR3_LCD_Test.vdb" --device "T35F324" --family "Trion" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "D:/code/learning/a241111_03/Efinity/work_syn" --output-dir "D:/code/learning/a241111_03/Efinity/outflow" --project-xml "D:/code/learning/a241111_03/Efinity/T35_Sensor_DDR3_LCD_Test.xml" --I "D:/code/learning/a241111_03/Efinity" --I "D:/code/learning/a241111_03/Efinity/ip/W0_FIFO_128"