Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun  7 17:53:06 2025
| Host         : korchamHoyoun24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_FlagGame_timing_summary_routed.rpt -pb top_FlagGame_timing_summary_routed.pb -rpx top_FlagGame_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FlagGame
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (162)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1004)
5. checking no_input_delay (13)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (162)
--------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_OV7670_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1004)
---------------------------------------------------
 There are 1004 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.165       -3.451                      3                  792        0.121        0.000                      0                  792        4.500        0.000                       0                   451  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.165       -3.451                      3                  778        0.121        0.000                      0                  778        4.500        0.000                       0                   451  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.567        0.000                      0                   14        1.042        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -1.165ns,  Total Violation       -3.451ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.165ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.561ns  (logic 4.216ns (39.921%)  route 6.345ns (60.079%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.571     5.092    u_game/u_FlagGame/clk
    SLICE_X50Y5          FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDCE (Prop_fdce_C_Q)         0.518     5.610 r  u_game/u_FlagGame/game_score_reg[1]/Q
                         net (fo=16, routed)          0.494     6.104    u_game/u_FlagGame/S[0]
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.124     6.228 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_11/O
                         net (fo=3, routed)           0.324     6.552    u_game/u_FlagGame/hundreds0__1_carry__1_i_11_n_0
    SLICE_X50Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.676 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_3/O
                         net (fo=2, routed)           0.648     7.324    u_game/u_FlagGame/game_score_reg[4]_0[1]
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.448 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.448    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[1]
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.998 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.998    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.112    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.226    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.560 r  u_Text_display/u_Text_score/hundreds0__1_carry__4/O[1]
                         net (fo=9, routed)           0.836     9.396    u_Text_display/u_Text_score/hundreds0__1_carry__4_n_6
    SLICE_X49Y10         LUT5 (Prop_lut5_I1_O)        0.303     9.699 r  u_Text_display/u_Text_score/hundreds0__50_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.699    u_Text_display/u_Text_score/hundreds0__50_carry__0_i_7_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.279 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[2]
                         net (fo=3, routed)           0.761    11.040    u_game/u_FlagGame/hundreds0__75_carry__1[2]
    SLICE_X50Y11         LUT4 (Prop_lut4_I2_O)        0.302    11.342 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.342    u_Text_display/u_Text_score/data_reg_i_24[1]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.875 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=8, routed)           0.941    12.817    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124    12.941 r  u_Text_display/u_Text_score/u_font/data_reg_i_52/O
                         net (fo=1, routed)           0.814    13.755    u_Text_display/u_Text_score/u_font/hundreds0__263[6]
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124    13.879 r  u_Text_display/u_Text_score/u_font/data_reg_i_28/O
                         net (fo=6, routed)           0.500    14.379    u_Text_display/u_Text_score/u_font/data_reg_i_28_n_0
    SLICE_X53Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.503 r  u_Text_display/u_Text_score/u_font/data_reg_i_12_comp/O
                         net (fo=1, routed)           0.285    14.788    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I3_O)        0.124    14.912 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg_i_1/O
                         net (fo=1, routed)           0.741    15.653    u_Text_display/u_Text_score/u_font/data_reg_1[6]
    RAMB18_X1Y5          RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.489    14.830    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y5          RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.488    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -15.653    
  -------------------------------------------------------------------
                         slack                                 -1.165    

Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.542ns  (logic 4.216ns (39.991%)  route 6.326ns (60.009%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.571     5.092    u_game/u_FlagGame/clk
    SLICE_X50Y5          FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDCE (Prop_fdce_C_Q)         0.518     5.610 r  u_game/u_FlagGame/game_score_reg[1]/Q
                         net (fo=16, routed)          0.494     6.104    u_game/u_FlagGame/S[0]
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.124     6.228 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_11/O
                         net (fo=3, routed)           0.324     6.552    u_game/u_FlagGame/hundreds0__1_carry__1_i_11_n_0
    SLICE_X50Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.676 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_3/O
                         net (fo=2, routed)           0.648     7.324    u_game/u_FlagGame/game_score_reg[4]_0[1]
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.448 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.448    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[1]
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.998 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.998    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.112    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.226    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.560 r  u_Text_display/u_Text_score/hundreds0__1_carry__4/O[1]
                         net (fo=9, routed)           0.836     9.396    u_Text_display/u_Text_score/hundreds0__1_carry__4_n_6
    SLICE_X49Y10         LUT5 (Prop_lut5_I1_O)        0.303     9.699 r  u_Text_display/u_Text_score/hundreds0__50_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.699    u_Text_display/u_Text_score/hundreds0__50_carry__0_i_7_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.279 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[2]
                         net (fo=3, routed)           0.761    11.040    u_game/u_FlagGame/hundreds0__75_carry__1[2]
    SLICE_X50Y11         LUT4 (Prop_lut4_I2_O)        0.302    11.342 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.342    u_Text_display/u_Text_score/data_reg_i_24[1]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.875 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=8, routed)           0.941    12.817    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124    12.941 r  u_Text_display/u_Text_score/u_font/data_reg_i_52/O
                         net (fo=1, routed)           0.814    13.755    u_Text_display/u_Text_score/u_font/hundreds0__263[6]
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124    13.879 r  u_Text_display/u_Text_score/u_font/data_reg_i_28/O
                         net (fo=6, routed)           0.611    14.490    u_Text_display/u_Text_score/u_font/data_reg_i_28_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.614 r  u_Text_display/u_Text_score/u_font/data_reg_i_17/O
                         net (fo=1, routed)           0.464    15.077    u_Text_display/u_Text_score/u_font/game_score_reg[13]
    SLICE_X48Y11         LUT6 (Prop_lut6_I2_O)        0.124    15.201 r  u_Text_display/u_Text_score/u_font/data_reg_i_2/O
                         net (fo=1, routed)           0.434    15.635    u_Text_display/u_Text_score/u_font/data_reg_i_2_n_0
    RAMB18_X1Y5          RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.489    14.830    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y5          RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.488    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.140ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.537ns  (logic 4.216ns (40.013%)  route 6.321ns (59.987%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.571     5.092    u_game/u_FlagGame/clk
    SLICE_X50Y5          FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDCE (Prop_fdce_C_Q)         0.518     5.610 r  u_game/u_FlagGame/game_score_reg[1]/Q
                         net (fo=16, routed)          0.494     6.104    u_game/u_FlagGame/S[0]
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.124     6.228 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_11/O
                         net (fo=3, routed)           0.324     6.552    u_game/u_FlagGame/hundreds0__1_carry__1_i_11_n_0
    SLICE_X50Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.676 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_3/O
                         net (fo=2, routed)           0.648     7.324    u_game/u_FlagGame/game_score_reg[4]_0[1]
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.448 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_7/O
                         net (fo=1, routed)           0.000     7.448    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[1]
    SLICE_X48Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.998 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.998    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.112 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.112    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.226 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.226    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.560 r  u_Text_display/u_Text_score/hundreds0__1_carry__4/O[1]
                         net (fo=9, routed)           0.836     9.396    u_Text_display/u_Text_score/hundreds0__1_carry__4_n_6
    SLICE_X49Y10         LUT5 (Prop_lut5_I1_O)        0.303     9.699 r  u_Text_display/u_Text_score/hundreds0__50_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.699    u_Text_display/u_Text_score/hundreds0__50_carry__0_i_7_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.279 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[2]
                         net (fo=3, routed)           0.761    11.040    u_game/u_FlagGame/hundreds0__75_carry__1[2]
    SLICE_X50Y11         LUT4 (Prop_lut4_I2_O)        0.302    11.342 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.342    u_Text_display/u_Text_score/data_reg_i_24[1]
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.875 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=8, routed)           0.941    12.817    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124    12.941 r  u_Text_display/u_Text_score/u_font/data_reg_i_52/O
                         net (fo=1, routed)           0.814    13.755    u_Text_display/u_Text_score/u_font/hundreds0__263[6]
    SLICE_X48Y11         LUT6 (Prop_lut6_I3_O)        0.124    13.879 r  u_Text_display/u_Text_score/u_font/data_reg_i_28/O
                         net (fo=6, routed)           0.493    14.372    u_Text_display/u_Text_score/u_font/data_reg_i_28_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I4_O)        0.124    14.496 r  u_Text_display/u_Text_score/u_font/data_reg_i_17_comp/O
                         net (fo=1, routed)           0.431    14.928    u_game/u_FlagGame/game_score_reg[13]_repN_alias
    SLICE_X48Y10         LUT5 (Prop_lut5_I3_O)        0.124    15.052 r  u_game/u_FlagGame/data_reg_i_3_comp/O
                         net (fo=1, routed)           0.577    15.629    u_Text_display/u_Text_score/u_font/data_reg_1[5]
    RAMB18_X1Y5          RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.489    14.830    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y5          RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.488    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -15.629    
  -------------------------------------------------------------------
                         slack                                 -1.140    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_U_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 3.787ns (41.564%)  route 5.324ns (58.436%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.611     5.132    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.711    10.205    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X28Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.329 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           1.404    11.733    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.857 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_11/O
                         net (fo=1, routed)           0.505    12.362    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_11_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.124    12.486 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.851    13.336    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.118    13.454 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count[0]_i_1/O
                         net (fo=32, routed)          0.789    14.243    u_game/u_color_find/target0_U_count
    SLICE_X39Y8          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.444    14.785    u_game/u_color_find/clk
    SLICE_X39Y8          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[0]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X39Y8          FDCE (Setup_fdce_C_CE)      -0.407    14.531    u_game/u_color_find/target0_U_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_U_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 3.787ns (41.564%)  route 5.324ns (58.436%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.611     5.132    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.711    10.205    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X28Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.329 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           1.404    11.733    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.857 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_11/O
                         net (fo=1, routed)           0.505    12.362    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_11_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.124    12.486 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.851    13.336    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.118    13.454 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count[0]_i_1/O
                         net (fo=32, routed)          0.789    14.243    u_game/u_color_find/target0_U_count
    SLICE_X39Y8          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.444    14.785    u_game/u_color_find/clk
    SLICE_X39Y8          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[1]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X39Y8          FDCE (Setup_fdce_C_CE)      -0.407    14.531    u_game/u_color_find/target0_U_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_U_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 3.787ns (41.564%)  route 5.324ns (58.436%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.611     5.132    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.711    10.205    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X28Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.329 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           1.404    11.733    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.857 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_11/O
                         net (fo=1, routed)           0.505    12.362    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_11_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.124    12.486 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.851    13.336    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.118    13.454 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count[0]_i_1/O
                         net (fo=32, routed)          0.789    14.243    u_game/u_color_find/target0_U_count
    SLICE_X39Y8          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.444    14.785    u_game/u_color_find/clk
    SLICE_X39Y8          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[2]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X39Y8          FDCE (Setup_fdce_C_CE)      -0.407    14.531    u_game/u_color_find/target0_U_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_U_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 3.787ns (41.564%)  route 5.324ns (58.436%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.611     5.132    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.711    10.205    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X28Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.329 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           1.404    11.733    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.857 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_11/O
                         net (fo=1, routed)           0.505    12.362    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_11_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.124    12.486 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.851    13.336    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.118    13.454 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count[0]_i_1/O
                         net (fo=32, routed)          0.789    14.243    u_game/u_color_find/target0_U_count
    SLICE_X39Y8          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.444    14.785    u_game/u_color_find/clk
    SLICE_X39Y8          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[3]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X39Y8          FDCE (Setup_fdce_C_CE)      -0.407    14.531    u_game/u_color_find/target0_U_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_U_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 3.787ns (41.636%)  route 5.308ns (58.364%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.611     5.132    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.711    10.205    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X28Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.329 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           1.404    11.733    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.857 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_11/O
                         net (fo=1, routed)           0.505    12.362    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_11_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.124    12.486 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.851    13.336    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.118    13.454 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count[0]_i_1/O
                         net (fo=32, routed)          0.773    14.227    u_game/u_color_find/target0_U_count
    SLICE_X39Y9          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.443    14.784    u_game/u_color_find/clk
    SLICE_X39Y9          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[4]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X39Y9          FDCE (Setup_fdce_C_CE)      -0.407    14.530    u_game/u_color_find/target0_U_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_U_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 3.787ns (41.636%)  route 5.308ns (58.364%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.611     5.132    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.711    10.205    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X28Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.329 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           1.404    11.733    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.857 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_11/O
                         net (fo=1, routed)           0.505    12.362    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_11_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.124    12.486 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.851    13.336    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.118    13.454 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count[0]_i_1/O
                         net (fo=32, routed)          0.773    14.227    u_game/u_color_find/target0_U_count
    SLICE_X39Y9          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.443    14.784    u_game/u_color_find/clk
    SLICE_X39Y9          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[5]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X39Y9          FDCE (Setup_fdce_C_CE)      -0.407    14.530    u_game/u_color_find/target0_U_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_U_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 3.787ns (41.636%)  route 5.308ns (58.364%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.611     5.132    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.711    10.205    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X28Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.329 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           1.404    11.733    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.124    11.857 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_11/O
                         net (fo=1, routed)           0.505    12.362    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_11_n_0
    SLICE_X44Y25         LUT5 (Prop_lut5_I0_O)        0.124    12.486 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.851    13.336    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.118    13.454 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count[0]_i_1/O
                         net (fo=32, routed)          0.773    14.227    u_game/u_color_find/target0_U_count
    SLICE_X39Y9          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.443    14.784    u_game/u_color_find/clk
    SLICE_X39Y9          FDCE                                         r  u_game/u_color_find/target0_U_count_reg[6]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X39Y9          FDCE (Setup_fdce_C_CE)      -0.407    14.530    u_game/u_color_find/target0_U_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     1.444    u_game/u_xorshift128/clk
    SLICE_X15Y16         FDPE                                         r  u_game/u_xorshift128/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  u_game/u_xorshift128/x_reg[3]/Q
                         net (fo=3, routed)           0.068     1.653    u_game/u_xorshift128/x[3]
    SLICE_X14Y16         LUT5 (Prop_lut5_I3_O)        0.045     1.698 r  u_game/u_xorshift128/w[14]_i_1/O
                         net (fo=1, routed)           0.000     1.698    u_game/u_xorshift128/w0[14]
    SLICE_X14Y16         FDPE                                         r  u_game/u_xorshift128/w_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.829     1.956    u_game/u_xorshift128/clk
    SLICE_X14Y16         FDPE                                         r  u_game/u_xorshift128/w_reg[14]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X14Y16         FDPE (Hold_fdpe_C_D)         0.120     1.577    u_game/u_xorshift128/w_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.562     1.445    u_game/u_xorshift128/clk
    SLICE_X11Y14         FDCE                                         r  u_game/u_xorshift128/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u_game/u_xorshift128/x_reg[8]/Q
                         net (fo=4, routed)           0.078     1.665    u_game/u_xorshift128/x[8]
    SLICE_X10Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.710 r  u_game/u_xorshift128/w[8]_i_1/O
                         net (fo=1, routed)           0.000     1.710    u_game/u_xorshift128/w0[8]
    SLICE_X10Y14         FDCE                                         r  u_game/u_xorshift128/w_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.831     1.958    u_game/u_xorshift128/clk
    SLICE_X10Y14         FDCE                                         r  u_game/u_xorshift128/w_reg[8]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X10Y14         FDCE (Hold_fdce_C_D)         0.121     1.579    u_game/u_xorshift128/w_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/z_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     1.444    u_game/u_xorshift128/clk
    SLICE_X13Y16         FDPE                                         r  u_game/u_xorshift128/w_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  u_game/u_xorshift128/w_reg[3]/Q
                         net (fo=3, routed)           0.067     1.652    u_game/u_xorshift128/w_reg_n_0_[3]
    SLICE_X13Y16         FDCE                                         r  u_game/u_xorshift128/z_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.829     1.956    u_game/u_xorshift128/clk
    SLICE_X13Y16         FDCE                                         r  u_game/u_xorshift128/z_reg[3]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X13Y16         FDCE (Hold_fdce_C_D)         0.071     1.515    u_game/u_xorshift128/z_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/z_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.559     1.442    u_game/u_xorshift128/clk
    SLICE_X11Y18         FDPE                                         r  u_game/u_xorshift128/w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDPE (Prop_fdpe_C_Q)         0.141     1.583 r  u_game/u_xorshift128/w_reg[4]/Q
                         net (fo=3, routed)           0.079     1.662    u_game/u_xorshift128/w_reg_n_0_[4]
    SLICE_X11Y18         FDCE                                         r  u_game/u_xorshift128/z_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.827     1.954    u_game/u_xorshift128/clk
    SLICE_X11Y18         FDCE                                         r  u_game/u_xorshift128/z_reg[4]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X11Y18         FDCE (Hold_fdce_C_D)         0.078     1.520    u_game/u_xorshift128/z_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[22]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/z_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     1.444    u_game/u_xorshift128/clk
    SLICE_X13Y16         FDPE                                         r  u_game/u_xorshift128/w_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  u_game/u_xorshift128/w_reg[22]/Q
                         net (fo=3, routed)           0.078     1.663    u_game/u_xorshift128/w21_in[3]
    SLICE_X13Y16         FDPE                                         r  u_game/u_xorshift128/z_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.829     1.956    u_game/u_xorshift128/clk
    SLICE_X13Y16         FDPE                                         r  u_game/u_xorshift128/z_reg[22]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X13Y16         FDPE (Hold_fdpe_C_D)         0.075     1.519    u_game/u_xorshift128/z_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.560     1.443    u_game/u_xorshift128/clk
    SLICE_X15Y17         FDPE                                         r  u_game/u_xorshift128/x_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.584 r  u_game/u_xorshift128/x_reg[25]/Q
                         net (fo=2, routed)           0.099     1.683    u_game/u_xorshift128/x[25]
    SLICE_X14Y17         LUT3 (Prop_lut3_I0_O)        0.045     1.728 r  u_game/u_xorshift128/w[25]_i_1/O
                         net (fo=1, routed)           0.000     1.728    u_game/u_xorshift128/w0[25]
    SLICE_X14Y17         FDCE                                         r  u_game/u_xorshift128/w_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.828     1.955    u_game/u_xorshift128/clk
    SLICE_X14Y17         FDCE                                         r  u_game/u_xorshift128/w_reg[25]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X14Y17         FDCE (Hold_fdce_C_D)         0.120     1.576    u_game/u_xorshift128/w_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.558     1.441    u_game/u_xorshift128/clk
    SLICE_X11Y19         FDCE                                         r  u_game/u_xorshift128/x_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u_game/u_xorshift128/x_reg[15]/Q
                         net (fo=4, routed)           0.099     1.681    u_game/u_xorshift128/x[15]
    SLICE_X10Y19         LUT3 (Prop_lut3_I1_O)        0.045     1.726 r  u_game/u_xorshift128/w[26]_i_1/O
                         net (fo=1, routed)           0.000     1.726    u_game/u_xorshift128/w0[26]
    SLICE_X10Y19         FDCE                                         r  u_game/u_xorshift128/w_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.826     1.953    u_game/u_xorshift128/clk
    SLICE_X10Y19         FDCE                                         r  u_game/u_xorshift128/w_reg[26]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X10Y19         FDCE (Hold_fdce_C_D)         0.120     1.574    u_game/u_xorshift128/w_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     1.444    u_game/u_xorshift128/clk
    SLICE_X11Y16         FDPE                                         r  u_game/u_xorshift128/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  u_game/u_xorshift128/x_reg[5]/Q
                         net (fo=3, routed)           0.103     1.688    u_game/u_xorshift128/x[5]
    SLICE_X10Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.733 r  u_game/u_xorshift128/w[5]_i_1/O
                         net (fo=1, routed)           0.000     1.733    u_game/u_xorshift128/w0[5]
    SLICE_X10Y16         FDPE                                         r  u_game/u_xorshift128/w_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.829     1.956    u_game/u_xorshift128/clk
    SLICE_X10Y16         FDPE                                         r  u_game/u_xorshift128/w_reg[5]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X10Y16         FDPE (Hold_fdpe_C_D)         0.121     1.578    u_game/u_xorshift128/w_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/x_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.562     1.445    u_game/u_xorshift128/clk
    SLICE_X13Y15         FDCE                                         r  u_game/u_xorshift128/y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u_game/u_xorshift128/y_reg[11]/Q
                         net (fo=1, routed)           0.113     1.699    u_game/u_xorshift128/y[11]
    SLICE_X13Y15         FDCE                                         r  u_game/u_xorshift128/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.830     1.957    u_game/u_xorshift128/clk
    SLICE_X13Y15         FDCE                                         r  u_game/u_xorshift128/x_reg[11]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X13Y15         FDCE (Hold_fdce_C_D)         0.075     1.520    u_game/u_xorshift128/x_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/z_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     1.444    u_game/u_xorshift128/clk
    SLICE_X10Y16         FDPE                                         r  u_game/u_xorshift128/w_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDPE (Prop_fdpe_C_Q)         0.164     1.608 r  u_game/u_xorshift128/w_reg[5]/Q
                         net (fo=3, routed)           0.068     1.676    u_game/u_xorshift128/w_reg_n_0_[5]
    SLICE_X10Y16         FDCE                                         r  u_game/u_xorshift128/z_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.829     1.956    u_game/u_xorshift128/clk
    SLICE_X10Y16         FDCE                                         r  u_game/u_xorshift128/z_reg[5]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X10Y16         FDCE (Hold_fdce_C_D)         0.053     1.497    u_game/u_xorshift128/z_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14  u_game/u_xorshift128/w_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y14  u_game/u_xorshift128/w_reg[16]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14  u_game/u_xorshift128/w_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y14  u_game/u_xorshift128/w_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y14  u_game/u_xorshift128/w_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y14  u_game/u_xorshift128/w_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14  u_game/u_xorshift128/x_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y14  u_OV7670_VGA_Display/U_Frame_Buffer/u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y14  u_game/u_xorshift128/x_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14  u_game/u_xorshift128/x_reg[19]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18  u_game/u_xorshift128/w_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y16   u_game/u_xorshift128/w_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X14Y16  u_game/u_xorshift128/w_reg[14]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X10Y18  u_game/u_xorshift128/w_reg[15]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X10Y18  u_game/u_xorshift128/w_reg[18]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X12Y18  u_game/u_xorshift128/w_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X12Y18  u_game/u_xorshift128/w_reg[20]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X13Y16  u_game/u_xorshift128/w_reg[22]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18  u_game/u_xorshift128/w_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X10Y19  u_game/u_xorshift128/w_reg[26]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.608ns (16.516%)  route 3.073ns (83.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.562     5.083    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456     5.539 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.688     6.228    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152     6.380 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          2.385     8.764    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y6          FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.451    14.792    u_game/u_FlagGame/clk
    SLICE_X49Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]/C
                         clock pessimism              0.188    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X49Y6          FDCE (Recov_fdce_C_CLR)     -0.613    14.332    u_game/u_FlagGame/game_score_reg[4]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.608ns (16.537%)  route 3.069ns (83.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.562     5.083    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456     5.539 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.688     6.228    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152     6.380 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          2.380     8.760    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y7          FDCE                                         f  u_game/u_FlagGame/game_score_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.451    14.792    u_game/u_FlagGame/clk
    SLICE_X51Y7          FDCE                                         r  u_game/u_FlagGame/game_score_reg[12]/C
                         clock pessimism              0.188    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X51Y7          FDCE (Recov_fdce_C_CLR)     -0.613    14.332    u_game/u_FlagGame/game_score_reg[12]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.608ns (16.537%)  route 3.069ns (83.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.562     5.083    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456     5.539 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.688     6.228    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152     6.380 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          2.380     8.760    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y7          FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.451    14.792    u_game/u_FlagGame/clk
    SLICE_X51Y7          FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
                         clock pessimism              0.188    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X51Y7          FDCE (Recov_fdce_C_CLR)     -0.613    14.332    u_game/u_FlagGame/game_score_reg[5]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.608ns (17.297%)  route 2.907ns (82.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.562     5.083    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456     5.539 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.688     6.228    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152     6.380 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          2.219     8.598    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y6          FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.452    14.793    u_game/u_FlagGame/clk
    SLICE_X53Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]/C
                         clock pessimism              0.188    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X53Y6          FDCE (Recov_fdce_C_CLR)     -0.613    14.333    u_game/u_FlagGame/game_score_reg[2]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.608ns (17.496%)  route 2.867ns (82.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.562     5.083    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456     5.539 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.688     6.228    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152     6.380 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          2.179     8.558    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y6          FDCE                                         f  u_game/u_FlagGame/game_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.452    14.793    u_game/u_FlagGame/clk
    SLICE_X50Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[0]/C
                         clock pessimism              0.188    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X50Y6          FDCE (Recov_fdce_C_CLR)     -0.527    14.419    u_game/u_FlagGame/game_score_reg[0]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.608ns (17.496%)  route 2.867ns (82.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.562     5.083    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456     5.539 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.688     6.228    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152     6.380 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          2.179     8.558    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y6          FDCE                                         f  u_game/u_FlagGame/game_score_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.452    14.793    u_game/u_FlagGame/clk
    SLICE_X50Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
                         clock pessimism              0.188    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X50Y6          FDCE (Recov_fdce_C_CLR)     -0.527    14.419    u_game/u_FlagGame/game_score_reg[11]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.608ns (17.496%)  route 2.867ns (82.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.562     5.083    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456     5.539 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.688     6.228    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152     6.380 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          2.179     8.558    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y6          FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.452    14.793    u_game/u_FlagGame/clk
    SLICE_X50Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]/C
                         clock pessimism              0.188    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X50Y6          FDCE (Recov_fdce_C_CLR)     -0.527    14.419    u_game/u_FlagGame/game_score_reg[6]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.608ns (17.496%)  route 2.867ns (82.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.562     5.083    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456     5.539 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.688     6.228    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152     6.380 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          2.179     8.558    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y6          FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.452    14.793    u_game/u_FlagGame/clk
    SLICE_X50Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]/C
                         clock pessimism              0.188    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X50Y6          FDCE (Recov_fdce_C_CLR)     -0.527    14.419    u_game/u_FlagGame/game_score_reg[7]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.608ns (17.982%)  route 2.773ns (82.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.562     5.083    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456     5.539 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.688     6.228    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152     6.380 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          2.085     8.464    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y5          FDCE                                         f  u_game/u_FlagGame/game_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.452    14.793    u_game/u_FlagGame/clk
    SLICE_X53Y5          FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
                         clock pessimism              0.188    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X53Y5          FDCE (Recov_fdce_C_CLR)     -0.613    14.333    u_game/u_FlagGame/game_score_reg[3]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.608ns (17.982%)  route 2.773ns (82.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.562     5.083    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDPE (Prop_fdpe_C_Q)         0.456     5.539 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.688     6.228    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.152     6.380 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          2.085     8.464    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y5          FDCE                                         f  u_game/u_FlagGame/game_score_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.452    14.793    u_game/u_FlagGame/clk
    SLICE_X53Y5          FDCE                                         r  u_game/u_FlagGame/game_score_reg[9]/C
                         clock pessimism              0.188    14.981    
                         clock uncertainty           -0.035    14.946    
    SLICE_X53Y5          FDCE (Recov_fdce_C_CLR)     -0.613    14.333    u_game/u_FlagGame/game_score_reg[9]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  5.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.776%)  route 0.993ns (84.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     1.444    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.241     1.826    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X33Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.871 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.752     2.623    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y5          FDCE                                         f  u_game/u_FlagGame/game_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.837     1.964    u_game/u_FlagGame/clk
    SLICE_X50Y5          FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
                         clock pessimism             -0.249     1.715    
    SLICE_X50Y5          FDCE (Remov_fdce_C_CLR)     -0.134     1.581    u_game/u_FlagGame/game_score_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.776%)  route 0.993ns (84.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     1.444    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.241     1.826    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X33Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.871 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.752     2.623    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y5          FDCE                                         f  u_game/u_FlagGame/game_score_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.837     1.964    u_game/u_FlagGame/clk
    SLICE_X50Y5          FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]/C
                         clock pessimism             -0.249     1.715    
    SLICE_X50Y5          FDCE (Remov_fdce_C_CLR)     -0.134     1.581    u_game/u_FlagGame/game_score_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.186ns (15.776%)  route 0.993ns (84.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     1.444    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.241     1.826    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X33Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.871 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.752     2.623    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y5          FDCE                                         f  u_game/u_FlagGame/game_score_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.837     1.964    u_game/u_FlagGame/clk
    SLICE_X51Y5          FDCE                                         r  u_game/u_FlagGame/game_score_reg[10]/C
                         clock pessimism             -0.249     1.715    
    SLICE_X51Y5          FDCE (Remov_fdce_C_CLR)     -0.159     1.556    u_game/u_FlagGame/game_score_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.186ns (14.855%)  route 1.066ns (85.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     1.444    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.241     1.826    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X33Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.871 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.825     2.696    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y7          FDCE                                         f  u_game/u_FlagGame/game_score_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.835     1.962    u_game/u_FlagGame/clk
    SLICE_X49Y7          FDCE                                         r  u_game/u_FlagGame/game_score_reg[13]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X49Y7          FDCE (Remov_fdce_C_CLR)     -0.159     1.554    u_game/u_FlagGame/game_score_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.186ns (14.069%)  route 1.136ns (85.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     1.444    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.241     1.826    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X33Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.871 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.895     2.766    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y6          FDCE                                         f  u_game/u_FlagGame/game_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.837     1.964    u_game/u_FlagGame/clk
    SLICE_X50Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[0]/C
                         clock pessimism             -0.249     1.715    
    SLICE_X50Y6          FDCE (Remov_fdce_C_CLR)     -0.134     1.581    u_game/u_FlagGame/game_score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.186ns (14.069%)  route 1.136ns (85.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     1.444    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.241     1.826    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X33Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.871 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.895     2.766    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y6          FDCE                                         f  u_game/u_FlagGame/game_score_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.837     1.964    u_game/u_FlagGame/clk
    SLICE_X50Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
                         clock pessimism             -0.249     1.715    
    SLICE_X50Y6          FDCE (Remov_fdce_C_CLR)     -0.134     1.581    u_game/u_FlagGame/game_score_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.186ns (14.069%)  route 1.136ns (85.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     1.444    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.241     1.826    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X33Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.871 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.895     2.766    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y6          FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.837     1.964    u_game/u_FlagGame/clk
    SLICE_X50Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]/C
                         clock pessimism             -0.249     1.715    
    SLICE_X50Y6          FDCE (Remov_fdce_C_CLR)     -0.134     1.581    u_game/u_FlagGame/game_score_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.186ns (14.069%)  route 1.136ns (85.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     1.444    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.241     1.826    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X33Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.871 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.895     2.766    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y6          FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.837     1.964    u_game/u_FlagGame/clk
    SLICE_X50Y6          FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]/C
                         clock pessimism             -0.249     1.715    
    SLICE_X50Y6          FDCE (Remov_fdce_C_CLR)     -0.134     1.581    u_game/u_FlagGame/game_score_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.186ns (14.295%)  route 1.115ns (85.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     1.444    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.241     1.826    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X33Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.871 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.874     2.745    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y5          FDCE                                         f  u_game/u_FlagGame/game_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.837     1.964    u_game/u_FlagGame/clk
    SLICE_X53Y5          FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
                         clock pessimism             -0.249     1.715    
    SLICE_X53Y5          FDCE (Remov_fdce_C_CLR)     -0.159     1.556    u_game/u_FlagGame/game_score_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.186ns (14.295%)  route 1.115ns (85.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.561     1.444    u_game/u_FlagGame/clk
    SLICE_X33Y11         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.241     1.826    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X33Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.871 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=46, routed)          0.874     2.745    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y5          FDCE                                         f  u_game/u_FlagGame/game_score_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=450, routed)         0.837     1.964    u_game/u_FlagGame/clk
    SLICE_X53Y5          FDCE                                         r  u_game/u_FlagGame/game_score_reg[9]/C
                         clock pessimism             -0.249     1.715    
    SLICE_X53Y5          FDCE (Remov_fdce_C_CLR)     -0.159     1.556    u_game/u_FlagGame/game_score_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  1.189    





