// Seed: 3572987991
module module_0;
  logic [7:0][1 : 1] id_1;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd20,
    parameter id_4 = 32'd24
) (
    id_1,
    id_2,
    _id_3[-1<1 :-1],
    _id_4[(1) :-1],
    id_5[id_3 : 1],
    id_6
);
  inout wire id_6;
  output logic [7:0] id_5;
  output logic [7:0] _id_4;
  inout logic [7:0] _id_3;
  module_0 modCall_1 ();
  output wire id_2;
  inout wire id_1;
  integer id_7[id_4 : -1 'h0];
  ;
  always id_7 <= -1;
endmodule
