module fa_tb;

reg [3:0]a;
reg [3:0]b;
reg cin;

wire [3:0]s;
wire cout;

fa dut(a,b,cin,s,cout);
initial
begin
a=4'b0011; b=4'b0011; cin = 1'b0;

#10 a=4'b1100; b=4'b0011; cin = 1'b1;
#10 a=4'b1111; b=4'b0111; cin = 1'b0;
#50 $finish;
end
endmodule
