Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/ACER/FPGA/seven_segment/seven_segment_src_isim_beh.exe -prj C:/Users/ACER/FPGA/seven_segment/seven_segment_src_beh.prj work.seven_segment_src 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ACER/FPGA/seven_segment/seven_segment_src.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity seven_segment_src
Time Resolution for simulation is 1ps.
Compiled 4 VHDL Units
Built simulation executable C:/Users/ACER/FPGA/seven_segment/seven_segment_src_isim_beh.exe
Fuse Memory Usage: 35128 KB
Fuse CPU Usage: 576 ms
