verilog xil_defaultlib --include "/home/user16/Tools/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../basys3_exam.gen/sources_1/bd/soc_txtlcd/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_txtlcd/ipshared/f0b6/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_txtlcd/ipshared/0127/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_txtlcd/ipshared/ec67/hdl" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_clk_wiz_0/soc_txtlcd_clk_wiz_0_clk_wiz.v" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_clk_wiz_0/soc_txtlcd_clk_wiz_0.v" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_lmb_bram_0/sim/soc_txtlcd_lmb_bram_0.v" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/sim/bd_5040.v" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_0/sim/bd_5040_one_0.v" \

sv xil_defaultlib --include "/home/user16/Tools/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../basys3_exam.gen/sources_1/bd/soc_txtlcd/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_txtlcd/ipshared/f0b6/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_txtlcd/ipshared/0127/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_txtlcd/ipshared/ec67/hdl" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_2/sim/bd_5040_arinsw_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_3/sim/bd_5040_rinsw_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_4/sim/bd_5040_awinsw_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_5/sim/bd_5040_winsw_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_6/sim/bd_5040_binsw_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_7/sim/bd_5040_aroutsw_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_8/sim/bd_5040_routsw_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_9/sim/bd_5040_awoutsw_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_10/sim/bd_5040_woutsw_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_11/sim/bd_5040_boutsw_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_12/sim/bd_5040_arni_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_13/sim/bd_5040_rni_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_14/sim/bd_5040_awni_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_15/sim/bd_5040_wni_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_16/sim/bd_5040_bni_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_17/sim/bd_5040_s00mmu_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_18/sim/bd_5040_s00tr_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_19/sim/bd_5040_s00sic_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_20/sim/bd_5040_s00a2s_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_21/sim/bd_5040_sarn_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_22/sim/bd_5040_srn_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_23/sim/bd_5040_sawn_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_24/sim/bd_5040_swn_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_25/sim/bd_5040_sbn_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_26/sim/bd_5040_m00s2a_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_27/sim/bd_5040_m00arn_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_28/sim/bd_5040_m00rn_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_29/sim/bd_5040_m00awn_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_30/sim/bd_5040_m00wn_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_31/sim/bd_5040_m00bn_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_32/sim/bd_5040_m00e_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_33/sim/bd_5040_m01s2a_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_34/sim/bd_5040_m01arn_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_35/sim/bd_5040_m01rn_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_36/sim/bd_5040_m01awn_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_37/sim/bd_5040_m01wn_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_38/sim/bd_5040_m01bn_0.sv" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/bd_0/ip/ip_39/sim/bd_5040_m01e_0.sv" \

verilog xil_defaultlib --include "/home/user16/Tools/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../basys3_exam.gen/sources_1/bd/soc_txtlcd/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_txtlcd/ipshared/f0b6/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_txtlcd/ipshared/0127/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_txtlcd/ipshared/ec67/hdl" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_axi_smc_0/sim/soc_txtlcd_axi_smc_0.v" \
"../../../bd/soc_txtlcd/sim/soc_txtlcd.v" \
"../../../bd/soc_txtlcd/ipshared/47c4/hdl/myip_iic_txtlcd_slave_lite_v1_0_S00_AXI.v" \
"../../../bd/soc_txtlcd/ipshared/47c4/src/clock_library.v" \
"../../../bd/soc_txtlcd/ipshared/47c4/src/controller.v" \
"../../../bd/soc_txtlcd/ipshared/47c4/src/exam02_sequential_logic.v" \
"../../../bd/soc_txtlcd/ipshared/47c4/hdl/myip_iic_txtlcd.v" \
"../../../bd/soc_txtlcd/ip/soc_txtlcd_myip_iic_txtlcd_0_1/sim/soc_txtlcd_myip_iic_txtlcd_0_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
