# ğŸš€ Mealy FSM 1011 Sequence Detector (Verilog)

This project implements a **Finite State Machine (FSM)** in Verilog that detects the sequence `1011` in a serial input stream.  
The FSM is designed as a **Mealy machine**, where the output depends on both the current state **and** the current input.

---

## âœ¨ Features
- ğŸ” Detects overlapping sequence `1011`.  
- â±ï¸ Synchronous design with clock and reset.  
- ğŸ§ª Testbench included for easy simulation and verification.  

---

## ğŸ“‚ Files Included
- `mealy_1011_sequence_detector.v` â†’ RTL design of the Mealy FSM.  
- `mealy_1011_sequence_detector_tb.v` â†’ Testbench for verifying the FSM.  
- `README.md` â†’ Documentation (this file).  

---

## ğŸ§© FSM Design

### ğŸ”¹ States
- **S0** â†’ Initial/Idle state (no sequence detected yet).  
- **S1** â†’ Sequence detected: `1`.  
- **S2** â†’ Sequence detected: `10`.  
- **S3** â†’ Sequence detected: `101`.  

### ğŸ”¹ State Transitions
```text
S0 --1--> S1
S1 --0--> S2
S2 --1--> S3
S3 --1--> S1 (F=1)
S3 --0--> S2
```

---

## ğŸ“Š Simulation
The testbench (`mealy_1011_sequence_detector_tb.v`) applies input sequences and observes the output.

### Example Input Sequence
```
0 â†’ 1 â†’ 0 â†’ 1 â†’ 1
```

### Expected Output
```
F = 1 at the last '1' (sequence 1011 detected)
```

---

## ğŸ› ï¸ How to Run

### â–¶ï¸ Using ModelSim / QuestaSim
```tcl
vlog mealy_1011_sequence_detector.v mealy_1011_sequence_detector_tb.v
vsim -c mealy_1011_sequence_detector_tb
run -all
```

---

## ğŸ”¹ License
This project is licensed under the MIT License â€“ see the [LICENSE](../LICENSE) file for details.

---

## ğŸ‘¨â€ğŸ’» Author

**Hithaishi S R**  
ğŸ’¼ Professional VLSI Trainee | âš¡ Advanced VLSI Design and Verification @ Maven Silicon
