{"Source Block": ["hdl/library/common/up_dac_common.v@195:205@HdlStmAssign", "  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], "Clone Blocks": [["hdl/library/common/up_pmod.v@95:105", "  wire            up_rreq_s;\n\n  // decode block select\n\n  assign up_wreq_s   = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s   = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_dac_common.v@193:203", "  wire    [31:0]  up_dac_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n\n"], ["hdl/library/common/up_axis_dma_tx.v@118:128", "  wire            up_dma_unf_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_dac_common.v@194:204", "\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_adc_common.v@194:204", "\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_adc_common.v@195:205", "  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_axis_dma_tx.v@119:129", "\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_clkgen.v@123:133", "\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_axis_dma_rx.v@132:142", "  wire            up_dma_status_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_waddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_axis_dma_rx.v@133:143", "\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_waddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_pmod.v@96:106", "\n  // decode block select\n\n  assign up_wreq_s   = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s   = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_hdmi_tx.v@175:185", "\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:12] == 2'd0) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:12] == 2'd0) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_adc_common.v@192:202", "  wire            up_cntrl_xfer_done;\n  wire    [31:0]  up_adc_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n"], ["hdl/library/common/up_clkgen.v@122:132", "  wire            up_mmcm_preset_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_hdmi_rx.v@147:157", "  wire    [31:0]  up_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:12] == 2'd0) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:12] == 2'd0) ? up_rreq : 1'b0;\n  assign up_preset_s  = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/common/up_adc_common.v@193:203", "  wire    [31:0]  up_adc_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n\n"], ["hdl/library/common/up_hdmi_rx.v@148:158", "\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:12] == 2'd0) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:12] == 2'd0) ? up_rreq : 1'b0;\n  assign up_preset_s  = ~up_resetn;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/common/up_dac_common.v@192:202", "  wire            dac_frame_s;\n  wire    [31:0]  up_dac_clk_count_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n"]], "Diff Content": {"Delete": [[200, "  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n"]], "Add": []}}