// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _convolution5_HH_
#define _convolution5_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "convolution5_fadddEe.h"
#include "convolution5_fmuleOg.h"
#include "convolution5_fcmpfYi.h"
#include "convolution5_c5_i.h"
#include "convolution5_c5_w.h"
#include "convolution5_c5_b.h"
#include "convolution5_AXILiteS_s_axi.h"
#include "convolution5_DATA_A_m_axi.h"
#include "convolution5_DATA_B_m_axi.h"
#include "convolution5_DATA_C_m_axi.h"
#include "convolution5_DATA_D_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_DATA_A_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_A_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_A_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_A_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_A_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_A_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_A_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_A_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_B_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_B_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_B_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_B_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_B_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_B_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_B_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_B_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_C_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_C_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_C_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_C_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_C_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_C_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_C_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_C_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_D_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_D_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_D_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_D_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_D_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_D_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_D_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_D_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct convolution5 : public sc_module {
    // Port declarations 200
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_DATA_A_AWVALID;
    sc_in< sc_logic > m_axi_DATA_A_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_A_ADDR_WIDTH> > m_axi_DATA_A_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_A_ID_WIDTH> > m_axi_DATA_A_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_A_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_A_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_A_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_A_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_A_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_A_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_A_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_A_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_A_AWUSER_WIDTH> > m_axi_DATA_A_AWUSER;
    sc_out< sc_logic > m_axi_DATA_A_WVALID;
    sc_in< sc_logic > m_axi_DATA_A_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_A_DATA_WIDTH> > m_axi_DATA_A_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_A_DATA_WIDTH/8> > m_axi_DATA_A_WSTRB;
    sc_out< sc_logic > m_axi_DATA_A_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_A_ID_WIDTH> > m_axi_DATA_A_WID;
    sc_out< sc_uint<C_M_AXI_DATA_A_WUSER_WIDTH> > m_axi_DATA_A_WUSER;
    sc_out< sc_logic > m_axi_DATA_A_ARVALID;
    sc_in< sc_logic > m_axi_DATA_A_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_A_ADDR_WIDTH> > m_axi_DATA_A_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_A_ID_WIDTH> > m_axi_DATA_A_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_A_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_A_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_A_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_A_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_A_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_A_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_A_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_A_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_A_ARUSER_WIDTH> > m_axi_DATA_A_ARUSER;
    sc_in< sc_logic > m_axi_DATA_A_RVALID;
    sc_out< sc_logic > m_axi_DATA_A_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_A_DATA_WIDTH> > m_axi_DATA_A_RDATA;
    sc_in< sc_logic > m_axi_DATA_A_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_A_ID_WIDTH> > m_axi_DATA_A_RID;
    sc_in< sc_uint<C_M_AXI_DATA_A_RUSER_WIDTH> > m_axi_DATA_A_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_A_RRESP;
    sc_in< sc_logic > m_axi_DATA_A_BVALID;
    sc_out< sc_logic > m_axi_DATA_A_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_A_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_A_ID_WIDTH> > m_axi_DATA_A_BID;
    sc_in< sc_uint<C_M_AXI_DATA_A_BUSER_WIDTH> > m_axi_DATA_A_BUSER;
    sc_out< sc_logic > m_axi_DATA_B_AWVALID;
    sc_in< sc_logic > m_axi_DATA_B_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_B_ADDR_WIDTH> > m_axi_DATA_B_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_B_ID_WIDTH> > m_axi_DATA_B_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_B_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_B_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_B_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_B_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_B_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_B_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_B_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_B_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_B_AWUSER_WIDTH> > m_axi_DATA_B_AWUSER;
    sc_out< sc_logic > m_axi_DATA_B_WVALID;
    sc_in< sc_logic > m_axi_DATA_B_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_B_DATA_WIDTH> > m_axi_DATA_B_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_B_DATA_WIDTH/8> > m_axi_DATA_B_WSTRB;
    sc_out< sc_logic > m_axi_DATA_B_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_B_ID_WIDTH> > m_axi_DATA_B_WID;
    sc_out< sc_uint<C_M_AXI_DATA_B_WUSER_WIDTH> > m_axi_DATA_B_WUSER;
    sc_out< sc_logic > m_axi_DATA_B_ARVALID;
    sc_in< sc_logic > m_axi_DATA_B_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_B_ADDR_WIDTH> > m_axi_DATA_B_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_B_ID_WIDTH> > m_axi_DATA_B_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_B_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_B_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_B_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_B_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_B_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_B_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_B_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_B_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_B_ARUSER_WIDTH> > m_axi_DATA_B_ARUSER;
    sc_in< sc_logic > m_axi_DATA_B_RVALID;
    sc_out< sc_logic > m_axi_DATA_B_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_B_DATA_WIDTH> > m_axi_DATA_B_RDATA;
    sc_in< sc_logic > m_axi_DATA_B_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_B_ID_WIDTH> > m_axi_DATA_B_RID;
    sc_in< sc_uint<C_M_AXI_DATA_B_RUSER_WIDTH> > m_axi_DATA_B_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_B_RRESP;
    sc_in< sc_logic > m_axi_DATA_B_BVALID;
    sc_out< sc_logic > m_axi_DATA_B_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_B_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_B_ID_WIDTH> > m_axi_DATA_B_BID;
    sc_in< sc_uint<C_M_AXI_DATA_B_BUSER_WIDTH> > m_axi_DATA_B_BUSER;
    sc_out< sc_logic > m_axi_DATA_C_AWVALID;
    sc_in< sc_logic > m_axi_DATA_C_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_C_ADDR_WIDTH> > m_axi_DATA_C_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_C_ID_WIDTH> > m_axi_DATA_C_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_C_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_C_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_C_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_C_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_C_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_C_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_C_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_C_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_C_AWUSER_WIDTH> > m_axi_DATA_C_AWUSER;
    sc_out< sc_logic > m_axi_DATA_C_WVALID;
    sc_in< sc_logic > m_axi_DATA_C_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_C_DATA_WIDTH> > m_axi_DATA_C_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_C_DATA_WIDTH/8> > m_axi_DATA_C_WSTRB;
    sc_out< sc_logic > m_axi_DATA_C_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_C_ID_WIDTH> > m_axi_DATA_C_WID;
    sc_out< sc_uint<C_M_AXI_DATA_C_WUSER_WIDTH> > m_axi_DATA_C_WUSER;
    sc_out< sc_logic > m_axi_DATA_C_ARVALID;
    sc_in< sc_logic > m_axi_DATA_C_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_C_ADDR_WIDTH> > m_axi_DATA_C_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_C_ID_WIDTH> > m_axi_DATA_C_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_C_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_C_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_C_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_C_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_C_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_C_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_C_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_C_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_C_ARUSER_WIDTH> > m_axi_DATA_C_ARUSER;
    sc_in< sc_logic > m_axi_DATA_C_RVALID;
    sc_out< sc_logic > m_axi_DATA_C_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_C_DATA_WIDTH> > m_axi_DATA_C_RDATA;
    sc_in< sc_logic > m_axi_DATA_C_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_C_ID_WIDTH> > m_axi_DATA_C_RID;
    sc_in< sc_uint<C_M_AXI_DATA_C_RUSER_WIDTH> > m_axi_DATA_C_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_C_RRESP;
    sc_in< sc_logic > m_axi_DATA_C_BVALID;
    sc_out< sc_logic > m_axi_DATA_C_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_C_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_C_ID_WIDTH> > m_axi_DATA_C_BID;
    sc_in< sc_uint<C_M_AXI_DATA_C_BUSER_WIDTH> > m_axi_DATA_C_BUSER;
    sc_out< sc_logic > m_axi_DATA_D_AWVALID;
    sc_in< sc_logic > m_axi_DATA_D_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_D_ADDR_WIDTH> > m_axi_DATA_D_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_D_ID_WIDTH> > m_axi_DATA_D_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_D_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_D_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_D_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_D_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_D_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_D_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_D_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_D_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_D_AWUSER_WIDTH> > m_axi_DATA_D_AWUSER;
    sc_out< sc_logic > m_axi_DATA_D_WVALID;
    sc_in< sc_logic > m_axi_DATA_D_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_D_DATA_WIDTH> > m_axi_DATA_D_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_D_DATA_WIDTH/8> > m_axi_DATA_D_WSTRB;
    sc_out< sc_logic > m_axi_DATA_D_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_D_ID_WIDTH> > m_axi_DATA_D_WID;
    sc_out< sc_uint<C_M_AXI_DATA_D_WUSER_WIDTH> > m_axi_DATA_D_WUSER;
    sc_out< sc_logic > m_axi_DATA_D_ARVALID;
    sc_in< sc_logic > m_axi_DATA_D_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_D_ADDR_WIDTH> > m_axi_DATA_D_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_D_ID_WIDTH> > m_axi_DATA_D_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_D_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_D_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_D_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_D_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_D_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_D_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_D_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_D_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_D_ARUSER_WIDTH> > m_axi_DATA_D_ARUSER;
    sc_in< sc_logic > m_axi_DATA_D_RVALID;
    sc_out< sc_logic > m_axi_DATA_D_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_D_DATA_WIDTH> > m_axi_DATA_D_RDATA;
    sc_in< sc_logic > m_axi_DATA_D_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_D_ID_WIDTH> > m_axi_DATA_D_RID;
    sc_in< sc_uint<C_M_AXI_DATA_D_RUSER_WIDTH> > m_axi_DATA_D_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_D_RRESP;
    sc_in< sc_logic > m_axi_DATA_D_BVALID;
    sc_out< sc_logic > m_axi_DATA_D_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_D_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_D_ID_WIDTH> > m_axi_DATA_D_BID;
    sc_in< sc_uint<C_M_AXI_DATA_D_BUSER_WIDTH> > m_axi_DATA_D_BUSER;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const7;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const8;
    sc_signal< sc_lv<4> > ap_var_for_const9;
    sc_signal< sc_lv<5> > ap_var_for_const10;


    // Module declarations
    convolution5(sc_module_name name);
    SC_HAS_PROCESS(convolution5);

    ~convolution5();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    convolution5_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* convolution5_AXILiteS_s_axi_U;
    convolution5_DATA_A_m_axi<32,32,5,16,16,16,16,C_M_AXI_DATA_A_ID_WIDTH,C_M_AXI_DATA_A_ADDR_WIDTH,C_M_AXI_DATA_A_DATA_WIDTH,C_M_AXI_DATA_A_AWUSER_WIDTH,C_M_AXI_DATA_A_ARUSER_WIDTH,C_M_AXI_DATA_A_WUSER_WIDTH,C_M_AXI_DATA_A_RUSER_WIDTH,C_M_AXI_DATA_A_BUSER_WIDTH,C_M_AXI_DATA_A_USER_VALUE,C_M_AXI_DATA_A_PROT_VALUE,C_M_AXI_DATA_A_CACHE_VALUE>* convolution5_DATA_A_m_axi_U;
    convolution5_DATA_B_m_axi<32,32,5,16,16,16,16,C_M_AXI_DATA_B_ID_WIDTH,C_M_AXI_DATA_B_ADDR_WIDTH,C_M_AXI_DATA_B_DATA_WIDTH,C_M_AXI_DATA_B_AWUSER_WIDTH,C_M_AXI_DATA_B_ARUSER_WIDTH,C_M_AXI_DATA_B_WUSER_WIDTH,C_M_AXI_DATA_B_RUSER_WIDTH,C_M_AXI_DATA_B_BUSER_WIDTH,C_M_AXI_DATA_B_USER_VALUE,C_M_AXI_DATA_B_PROT_VALUE,C_M_AXI_DATA_B_CACHE_VALUE>* convolution5_DATA_B_m_axi_U;
    convolution5_DATA_C_m_axi<32,32,5,16,16,16,16,C_M_AXI_DATA_C_ID_WIDTH,C_M_AXI_DATA_C_ADDR_WIDTH,C_M_AXI_DATA_C_DATA_WIDTH,C_M_AXI_DATA_C_AWUSER_WIDTH,C_M_AXI_DATA_C_ARUSER_WIDTH,C_M_AXI_DATA_C_WUSER_WIDTH,C_M_AXI_DATA_C_RUSER_WIDTH,C_M_AXI_DATA_C_BUSER_WIDTH,C_M_AXI_DATA_C_USER_VALUE,C_M_AXI_DATA_C_PROT_VALUE,C_M_AXI_DATA_C_CACHE_VALUE>* convolution5_DATA_C_m_axi_U;
    convolution5_DATA_D_m_axi<32,32,5,16,16,16,16,C_M_AXI_DATA_D_ID_WIDTH,C_M_AXI_DATA_D_ADDR_WIDTH,C_M_AXI_DATA_D_DATA_WIDTH,C_M_AXI_DATA_D_AWUSER_WIDTH,C_M_AXI_DATA_D_ARUSER_WIDTH,C_M_AXI_DATA_D_WUSER_WIDTH,C_M_AXI_DATA_D_RUSER_WIDTH,C_M_AXI_DATA_D_BUSER_WIDTH,C_M_AXI_DATA_D_USER_VALUE,C_M_AXI_DATA_D_PROT_VALUE,C_M_AXI_DATA_D_CACHE_VALUE>* convolution5_DATA_D_m_axi_U;
    convolution5_c5_i* c5_i_U;
    convolution5_c5_w* c5_w_U;
    convolution5_c5_b* c5_b_U;
    convolution5_c5_b* c5_o_0_0_U;
    convolution5_c5_b* c5_intermediate_0_0_U;
    convolution5_fadddEe<1,5,32,32,32>* convolution5_fadddEe_U0;
    convolution5_fmuleOg<1,4,32,32,32>* convolution5_fmuleOg_U1;
    convolution5_fcmpfYi<1,1,32,32,1>* convolution5_fcmpfYi_U2;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<65> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > input_r;
    sc_signal< sc_lv<32> > weights;
    sc_signal< sc_lv<32> > bias;
    sc_signal< sc_lv<32> > output_r;
    sc_signal< sc_logic > DATA_A_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > DATA_A_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > exitcond11_fu_681_p2;
    sc_signal< sc_logic > DATA_B_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > DATA_B_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<1> > exitcond7_fu_814_p2;
    sc_signal< sc_logic > DATA_C_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > exitcond10_fu_705_p2;
    sc_signal< sc_logic > DATA_C_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<1> > exitcond6_fu_830_p2;
    sc_signal< sc_logic > DATA_D_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< sc_lv<1> > exitcond1_fu_1048_p2;
    sc_signal< sc_logic > DATA_D_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< sc_logic > DATA_D_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state65;
    sc_signal< sc_logic > DATA_A_AWREADY;
    sc_signal< sc_logic > DATA_A_WREADY;
    sc_signal< sc_logic > DATA_A_ARVALID;
    sc_signal< sc_logic > DATA_A_ARREADY;
    sc_signal< sc_logic > DATA_A_RVALID;
    sc_signal< sc_logic > DATA_A_RREADY;
    sc_signal< sc_lv<32> > DATA_A_RDATA;
    sc_signal< sc_logic > DATA_A_RLAST;
    sc_signal< sc_lv<1> > DATA_A_RID;
    sc_signal< sc_lv<1> > DATA_A_RUSER;
    sc_signal< sc_lv<2> > DATA_A_RRESP;
    sc_signal< sc_logic > DATA_A_BVALID;
    sc_signal< sc_lv<2> > DATA_A_BRESP;
    sc_signal< sc_lv<1> > DATA_A_BID;
    sc_signal< sc_lv<1> > DATA_A_BUSER;
    sc_signal< sc_logic > DATA_B_AWREADY;
    sc_signal< sc_logic > DATA_B_WREADY;
    sc_signal< sc_logic > DATA_B_ARVALID;
    sc_signal< sc_logic > DATA_B_ARREADY;
    sc_signal< sc_logic > DATA_B_RVALID;
    sc_signal< sc_logic > DATA_B_RREADY;
    sc_signal< sc_lv<32> > DATA_B_RDATA;
    sc_signal< sc_logic > DATA_B_RLAST;
    sc_signal< sc_lv<1> > DATA_B_RID;
    sc_signal< sc_lv<1> > DATA_B_RUSER;
    sc_signal< sc_lv<2> > DATA_B_RRESP;
    sc_signal< sc_logic > DATA_B_BVALID;
    sc_signal< sc_lv<2> > DATA_B_BRESP;
    sc_signal< sc_lv<1> > DATA_B_BID;
    sc_signal< sc_lv<1> > DATA_B_BUSER;
    sc_signal< sc_logic > DATA_C_AWREADY;
    sc_signal< sc_logic > DATA_C_WREADY;
    sc_signal< sc_logic > DATA_C_ARVALID;
    sc_signal< sc_logic > DATA_C_ARREADY;
    sc_signal< sc_logic > DATA_C_RVALID;
    sc_signal< sc_logic > DATA_C_RREADY;
    sc_signal< sc_lv<32> > DATA_C_RDATA;
    sc_signal< sc_logic > DATA_C_RLAST;
    sc_signal< sc_lv<1> > DATA_C_RID;
    sc_signal< sc_lv<1> > DATA_C_RUSER;
    sc_signal< sc_lv<2> > DATA_C_RRESP;
    sc_signal< sc_logic > DATA_C_BVALID;
    sc_signal< sc_lv<2> > DATA_C_BRESP;
    sc_signal< sc_lv<1> > DATA_C_BID;
    sc_signal< sc_lv<1> > DATA_C_BUSER;
    sc_signal< sc_logic > DATA_D_AWVALID;
    sc_signal< sc_logic > DATA_D_AWREADY;
    sc_signal< sc_logic > DATA_D_WVALID;
    sc_signal< sc_logic > DATA_D_WREADY;
    sc_signal< sc_logic > DATA_D_ARREADY;
    sc_signal< sc_logic > DATA_D_RVALID;
    sc_signal< sc_lv<32> > DATA_D_RDATA;
    sc_signal< sc_logic > DATA_D_RLAST;
    sc_signal< sc_lv<1> > DATA_D_RID;
    sc_signal< sc_lv<1> > DATA_D_RUSER;
    sc_signal< sc_lv<2> > DATA_D_RRESP;
    sc_signal< sc_logic > DATA_D_BVALID;
    sc_signal< sc_logic > DATA_D_BREADY;
    sc_signal< sc_lv<2> > DATA_D_BRESP;
    sc_signal< sc_lv<1> > DATA_D_BID;
    sc_signal< sc_lv<1> > DATA_D_BUSER;
    sc_signal< sc_lv<30> > tmp_reg_1135;
    sc_signal< sc_lv<32> > DATA_C_addr_reg_1140;
    sc_signal< sc_lv<32> > tmp_8_fu_565_p1;
    sc_signal< sc_lv<32> > tmp_8_reg_1146;
    sc_signal< sc_lv<32> > tmp_s_fu_579_p1;
    sc_signal< sc_lv<32> > tmp_s_reg_1151;
    sc_signal< sc_lv<8> > tmp_10_fu_599_p2;
    sc_signal< sc_lv<8> > tmp_10_reg_1156;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > i_6_fu_611_p2;
    sc_signal< sc_lv<5> > i_6_reg_1164;
    sc_signal< sc_lv<32> > tmp_14_fu_642_p2;
    sc_signal< sc_lv<32> > tmp_14_reg_1169;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<3> > j_3_fu_654_p2;
    sc_signal< sc_lv<3> > j_3_reg_1177;
    sc_signal< sc_lv<32> > tmp_15_fu_660_p2;
    sc_signal< sc_lv<32> > tmp_15_reg_1182;
    sc_signal< sc_lv<1> > exitcond12_fu_648_p2;
    sc_signal< sc_logic > ap_sig_ioackin_DATA_A_ARREADY;
    sc_signal< sc_lv<9> > c5_i_addr_reg_1193;
    sc_signal< bool > ap_block_state11;
    sc_signal< sc_lv<3> > k_2_fu_687_p2;
    sc_signal< sc_lv<3> > k_2_reg_1201;
    sc_signal< sc_lv<32> > DATA_A_addr_read_reg_1206;
    sc_signal< sc_lv<12> > tmp_14_cast_fu_701_p1;
    sc_signal< sc_lv<12> > tmp_14_cast_reg_1211;
    sc_signal< sc_logic > ap_sig_ioackin_DATA_C_ARREADY;
    sc_signal< bool > ap_block_state13_io;
    sc_signal< sc_lv<7> > i_8_fu_711_p2;
    sc_signal< sc_lv<7> > i_8_reg_1219;
    sc_signal< sc_lv<32> > tmp_18_fu_742_p2;
    sc_signal< sc_lv<32> > tmp_18_reg_1224;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<5> > j_4_fu_754_p2;
    sc_signal< sc_lv<5> > j_4_reg_1232;
    sc_signal< sc_lv<32> > tmp_23_fu_775_p2;
    sc_signal< sc_lv<32> > tmp_23_reg_1237;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<3> > k_3_fu_787_p2;
    sc_signal< sc_lv<3> > k_3_reg_1245;
    sc_signal< sc_lv<32> > tmp_24_fu_793_p2;
    sc_signal< sc_lv<32> > tmp_24_reg_1250;
    sc_signal< sc_lv<1> > exitcond8_fu_781_p2;
    sc_signal< sc_logic > ap_sig_ioackin_DATA_B_ARREADY;
    sc_signal< sc_lv<16> > c5_w_addr_reg_1261;
    sc_signal< bool > ap_block_state23;
    sc_signal< sc_lv<3> > l_1_fu_820_p2;
    sc_signal< sc_lv<3> > l_1_reg_1269;
    sc_signal< sc_lv<32> > DATA_B_addr_read_reg_1274;
    sc_signal< sc_lv<32> > i_2_cast7_fu_826_p1;
    sc_signal< sc_lv<32> > i_2_cast7_reg_1279;
    sc_signal< bool > ap_block_state31;
    sc_signal< sc_lv<7> > i_7_fu_836_p2;
    sc_signal< sc_lv<7> > i_7_reg_1287;
    sc_signal< sc_lv<32> > DATA_C_addr_read_reg_1292;
    sc_signal< sc_lv<32> > co_cast6_fu_842_p1;
    sc_signal< sc_lv<32> > co_cast6_reg_1297;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<12> > tmp_23_cast_fu_854_p1;
    sc_signal< sc_lv<12> > tmp_23_cast_reg_1303;
    sc_signal< sc_lv<7> > co_1_fu_864_p2;
    sc_signal< sc_lv<7> > co_1_reg_1311;
    sc_signal< sc_lv<32> > i_3_cast5_fu_870_p1;
    sc_signal< sc_lv<32> > i_3_cast5_reg_1316;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<8> > i_3_cast5_cast_fu_874_p1;
    sc_signal< sc_lv<8> > i_3_cast5_cast_reg_1321;
    sc_signal< sc_lv<3> > m_fu_884_p2;
    sc_signal< sc_lv<3> > m_reg_1329;
    sc_signal< sc_lv<1> > exitcond4_fu_878_p2;
    sc_signal< sc_lv<17> > j_2_cast4_cast1_fu_890_p1;
    sc_signal< sc_lv<17> > j_2_cast4_cast1_reg_1339;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<10> > j_2_cast4_cast_fu_894_p1;
    sc_signal< sc_lv<10> > j_2_cast4_cast_reg_1344;
    sc_signal< sc_lv<3> > n_fu_904_p2;
    sc_signal< sc_lv<3> > n_reg_1352;
    sc_signal< sc_lv<9> > c5_i_addr_1_reg_1357;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<17> > tmp_37_fu_1001_p1;
    sc_signal< sc_lv<17> > tmp_37_reg_1362;
    sc_signal< sc_lv<15> > tmp_38_fu_1005_p1;
    sc_signal< sc_lv<15> > tmp_38_reg_1367;
    sc_signal< sc_lv<1> > exitcond2_fu_1009_p2;
    sc_signal< sc_lv<1> > exitcond2_reg_1372;
    sc_signal< sc_lv<5> > ci_1_fu_1015_p2;
    sc_signal< sc_lv<5> > ci_1_reg_1376;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<32> > c5_w_q0;
    sc_signal< sc_lv<32> > c5_w_load_reg_1386;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_lv<32> > c5_i_q0;
    sc_signal< sc_lv<32> > c5_i_load_reg_1391;
    sc_signal< sc_lv<32> > grp_fu_516_p2;
    sc_signal< sc_lv<32> > tmp_9_reg_1396;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<32> > grp_fu_510_p2;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_lv<32> > c5_b_q0;
    sc_signal< sc_lv<32> > c5_b_load_reg_1406;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<32> > tmp_2_reg_1411;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<32> > i_4_cast2_fu_1043_p1;
    sc_signal< sc_lv<32> > i_4_cast2_reg_1416;
    sc_signal< sc_logic > ap_sig_ioackin_DATA_D_AWREADY;
    sc_signal< bool > ap_block_state55_io;
    sc_signal< sc_lv<7> > i_9_fu_1054_p2;
    sc_signal< sc_lv<7> > i_9_reg_1424;
    sc_signal< sc_lv<32> > c5_intermediate_0_0_q0;
    sc_signal< sc_lv<32> > c5_intermediate_0_0_3_reg_1439;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_lv<1> > tmp_6_fu_520_p2;
    sc_signal< sc_lv<1> > tmp_6_reg_1446;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_lv<7> > i_12_fu_1129_p2;
    sc_signal< sc_lv<7> > i_12_reg_1454;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_lv<1> > exitcond_fu_1123_p2;
    sc_signal< sc_lv<32> > c5_o_0_0_q0;
    sc_signal< sc_lv<32> > c5_o_0_0_load_reg_1464;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_lv<9> > c5_i_address0;
    sc_signal< sc_logic > c5_i_ce0;
    sc_signal< sc_logic > c5_i_we0;
    sc_signal< sc_lv<16> > c5_w_address0;
    sc_signal< sc_logic > c5_w_ce0;
    sc_signal< sc_logic > c5_w_we0;
    sc_signal< sc_lv<7> > c5_b_address0;
    sc_signal< sc_logic > c5_b_ce0;
    sc_signal< sc_logic > c5_b_we0;
    sc_signal< sc_lv<7> > c5_o_0_0_address0;
    sc_signal< sc_logic > c5_o_0_0_ce0;
    sc_signal< sc_logic > c5_o_0_0_we0;
    sc_signal< sc_lv<32> > c5_o_0_0_d0;
    sc_signal< sc_lv<7> > c5_intermediate_0_0_address0;
    sc_signal< sc_logic > c5_intermediate_0_0_ce0;
    sc_signal< sc_logic > c5_intermediate_0_0_we0;
    sc_signal< sc_lv<5> > i_reg_320;
    sc_signal< sc_lv<3> > j_reg_331;
    sc_signal< sc_lv<1> > exitcond13_fu_605_p2;
    sc_signal< sc_lv<3> > k_reg_342;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<7> > i_1_reg_353;
    sc_signal< sc_lv<1> > exitcond9_fu_748_p2;
    sc_signal< sc_lv<5> > j_1_reg_364;
    sc_signal< sc_lv<3> > k_1_reg_375;
    sc_signal< sc_lv<3> > l_reg_386;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<7> > i_2_reg_397;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<7> > co_reg_408;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_lv<3> > i_3_reg_419;
    sc_signal< sc_lv<1> > exitcond3_fu_898_p2;
    sc_signal< sc_lv<1> > exitcond5_fu_858_p2;
    sc_signal< sc_lv<32> > sum_reg_430;
    sc_signal< sc_lv<3> > j_2_reg_442;
    sc_signal< sc_lv<32> > sum_1_reg_453;
    sc_signal< sc_lv<5> > ci_reg_465;
    sc_signal< sc_lv<32> > sum_2_reg_476;
    sc_signal< sc_lv<7> > i_4_reg_488;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_lv<7> > i_5_reg_499;
    sc_signal< sc_logic > ap_sig_ioackin_DATA_D_WREADY;
    sc_signal< sc_lv<32> > tmp_19_fu_675_p2;
    sc_signal< sc_lv<32> > tmp_25_fu_808_p2;
    sc_signal< sc_lv<32> > tmp_33_cast_fu_964_p1;
    sc_signal< sc_lv<32> > tmp_40_cast_fu_1038_p1;
    sc_signal< sc_lv<32> > i_5_cast1_fu_1118_p1;
    sc_signal< sc_lv<32> > tmp_1_fu_545_p1;
    sc_signal< sc_lv<32> > tmp_26_fu_1060_p1;
    sc_signal< sc_logic > ap_reg_ioackin_DATA_A_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_DATA_C_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_DATA_B_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_DATA_D_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_DATA_D_WREADY;
    sc_signal< sc_lv<32> > grp_fu_510_p0;
    sc_signal< sc_lv<32> > grp_fu_510_p1;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<30> > bias5_fu_535_p4;
    sc_signal< sc_lv<30> > weights3_fu_555_p4;
    sc_signal< sc_lv<30> > input1_fu_569_p4;
    sc_signal< sc_lv<7> > tmp_4_fu_587_p3;
    sc_signal< sc_lv<8> > i_cast_cast_fu_583_p1;
    sc_signal< sc_lv<8> > p_shl_cast_fu_595_p1;
    sc_signal< sc_lv<8> > j_cast_cast_fu_617_p1;
    sc_signal< sc_lv<8> > tmp_12_fu_621_p2;
    sc_signal< sc_lv<10> > tmp_13_fu_630_p3;
    sc_signal< sc_lv<32> > tmp_15_cast_fu_626_p1;
    sc_signal< sc_lv<32> > p_shl9_fu_638_p1;
    sc_signal< sc_lv<32> > k_cast_fu_671_p1;
    sc_signal< sc_lv<11> > tmp_11_fu_693_p3;
    sc_signal< sc_lv<12> > j_1_cast_cast_fu_717_p1;
    sc_signal< sc_lv<12> > tmp_16_fu_721_p2;
    sc_signal< sc_lv<14> > tmp_17_fu_730_p3;
    sc_signal< sc_lv<32> > tmp_18_cast_fu_726_p1;
    sc_signal< sc_lv<32> > p_shl1_fu_738_p1;
    sc_signal< sc_lv<32> > k_1_cast9_fu_760_p1;
    sc_signal< sc_lv<32> > tmp_21_fu_764_p2;
    sc_signal< sc_lv<32> > tmp_22_fu_769_p2;
    sc_signal< sc_lv<32> > l_cast8_fu_804_p1;
    sc_signal< sc_lv<11> > tmp_20_fu_846_p3;
    sc_signal< sc_lv<7> > tmp_28_fu_918_p3;
    sc_signal< sc_lv<8> > p_shl3_cast_fu_926_p1;
    sc_signal< sc_lv<8> > ci_cast3_cast_fu_914_p1;
    sc_signal< sc_lv<8> > tmp_29_fu_930_p2;
    sc_signal< sc_lv<8> > tmp_30_fu_936_p2;
    sc_signal< sc_lv<10> > p_shl4_cast_fu_945_p3;
    sc_signal< sc_lv<10> > tmp_30_cast_fu_941_p1;
    sc_signal< sc_lv<10> > tmp_31_fu_953_p2;
    sc_signal< sc_lv<10> > tmp_32_fu_959_p2;
    sc_signal< sc_lv<12> > ci_cast3_cast1_fu_910_p1;
    sc_signal< sc_lv<12> > tmp_33_fu_969_p2;
    sc_signal< sc_lv<14> > tmp_34_fu_978_p3;
    sc_signal< sc_lv<32> > p_shl5_fu_986_p1;
    sc_signal< sc_lv<32> > tmp_34_cast_fu_974_p1;
    sc_signal< sc_lv<32> > tmp_35_fu_990_p2;
    sc_signal< sc_lv<32> > tmp_36_fu_996_p2;
    sc_signal< sc_lv<17> > p_shl6_cast_fu_1021_p3;
    sc_signal< sc_lv<17> > tmp_39_fu_1028_p2;
    sc_signal< sc_lv<17> > tmp_40_fu_1033_p2;
    sc_signal< sc_lv<32> > input_assign_to_int_fu_1070_p1;
    sc_signal< sc_lv<8> > tmp_3_fu_1073_p4;
    sc_signal< sc_lv<23> > tmp_27_fu_1083_p1;
    sc_signal< sc_lv<1> > notrhs_fu_1093_p2;
    sc_signal< sc_lv<1> > notlhs_fu_1087_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_1099_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_1105_p2;
    sc_signal< sc_lv<65> > ap_NS_fsm;
    sc_signal< sc_lv<32> > ap_return;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<65> ap_ST_fsm_state1;
    static const sc_lv<65> ap_ST_fsm_state2;
    static const sc_lv<65> ap_ST_fsm_state3;
    static const sc_lv<65> ap_ST_fsm_state4;
    static const sc_lv<65> ap_ST_fsm_state5;
    static const sc_lv<65> ap_ST_fsm_state6;
    static const sc_lv<65> ap_ST_fsm_state7;
    static const sc_lv<65> ap_ST_fsm_state8;
    static const sc_lv<65> ap_ST_fsm_state9;
    static const sc_lv<65> ap_ST_fsm_state10;
    static const sc_lv<65> ap_ST_fsm_state11;
    static const sc_lv<65> ap_ST_fsm_state12;
    static const sc_lv<65> ap_ST_fsm_state13;
    static const sc_lv<65> ap_ST_fsm_state14;
    static const sc_lv<65> ap_ST_fsm_state15;
    static const sc_lv<65> ap_ST_fsm_state16;
    static const sc_lv<65> ap_ST_fsm_state17;
    static const sc_lv<65> ap_ST_fsm_state18;
    static const sc_lv<65> ap_ST_fsm_state19;
    static const sc_lv<65> ap_ST_fsm_state20;
    static const sc_lv<65> ap_ST_fsm_state21;
    static const sc_lv<65> ap_ST_fsm_state22;
    static const sc_lv<65> ap_ST_fsm_state23;
    static const sc_lv<65> ap_ST_fsm_state24;
    static const sc_lv<65> ap_ST_fsm_state25;
    static const sc_lv<65> ap_ST_fsm_state26;
    static const sc_lv<65> ap_ST_fsm_state27;
    static const sc_lv<65> ap_ST_fsm_state28;
    static const sc_lv<65> ap_ST_fsm_state29;
    static const sc_lv<65> ap_ST_fsm_state30;
    static const sc_lv<65> ap_ST_fsm_state31;
    static const sc_lv<65> ap_ST_fsm_state32;
    static const sc_lv<65> ap_ST_fsm_state33;
    static const sc_lv<65> ap_ST_fsm_state34;
    static const sc_lv<65> ap_ST_fsm_state35;
    static const sc_lv<65> ap_ST_fsm_state36;
    static const sc_lv<65> ap_ST_fsm_state37;
    static const sc_lv<65> ap_ST_fsm_state38;
    static const sc_lv<65> ap_ST_fsm_state39;
    static const sc_lv<65> ap_ST_fsm_state40;
    static const sc_lv<65> ap_ST_fsm_state41;
    static const sc_lv<65> ap_ST_fsm_state42;
    static const sc_lv<65> ap_ST_fsm_state43;
    static const sc_lv<65> ap_ST_fsm_state44;
    static const sc_lv<65> ap_ST_fsm_state45;
    static const sc_lv<65> ap_ST_fsm_state46;
    static const sc_lv<65> ap_ST_fsm_state47;
    static const sc_lv<65> ap_ST_fsm_state48;
    static const sc_lv<65> ap_ST_fsm_state49;
    static const sc_lv<65> ap_ST_fsm_state50;
    static const sc_lv<65> ap_ST_fsm_state51;
    static const sc_lv<65> ap_ST_fsm_state52;
    static const sc_lv<65> ap_ST_fsm_state53;
    static const sc_lv<65> ap_ST_fsm_state54;
    static const sc_lv<65> ap_ST_fsm_state55;
    static const sc_lv<65> ap_ST_fsm_state56;
    static const sc_lv<65> ap_ST_fsm_state57;
    static const sc_lv<65> ap_ST_fsm_state58;
    static const sc_lv<65> ap_ST_fsm_state59;
    static const sc_lv<65> ap_ST_fsm_state60;
    static const sc_lv<65> ap_ST_fsm_state61;
    static const sc_lv<65> ap_ST_fsm_state62;
    static const sc_lv<65> ap_ST_fsm_state63;
    static const sc_lv<65> ap_ST_fsm_state64;
    static const sc_lv<65> ap_ST_fsm_state65;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_40;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_A_USER_VALUE;
    static const int C_M_AXI_DATA_A_PROT_VALUE;
    static const int C_M_AXI_DATA_A_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_B_USER_VALUE;
    static const int C_M_AXI_DATA_B_PROT_VALUE;
    static const int C_M_AXI_DATA_B_CACHE_VALUE;
    static const int C_M_AXI_DATA_C_USER_VALUE;
    static const int C_M_AXI_DATA_C_PROT_VALUE;
    static const int C_M_AXI_DATA_C_CACHE_VALUE;
    static const int C_M_AXI_DATA_D_USER_VALUE;
    static const int C_M_AXI_DATA_D_PROT_VALUE;
    static const int C_M_AXI_DATA_D_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_78;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<7> ap_const_lv7_78;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const10();
    void thread_ap_clk_no_reset_();
    void thread_DATA_A_ARVALID();
    void thread_DATA_A_RREADY();
    void thread_DATA_A_blk_n_AR();
    void thread_DATA_A_blk_n_R();
    void thread_DATA_B_ARVALID();
    void thread_DATA_B_RREADY();
    void thread_DATA_B_blk_n_AR();
    void thread_DATA_B_blk_n_R();
    void thread_DATA_C_ARVALID();
    void thread_DATA_C_RREADY();
    void thread_DATA_C_blk_n_AR();
    void thread_DATA_C_blk_n_R();
    void thread_DATA_D_AWVALID();
    void thread_DATA_D_BREADY();
    void thread_DATA_D_WVALID();
    void thread_DATA_D_blk_n_AW();
    void thread_DATA_D_blk_n_B();
    void thread_DATA_D_blk_n_W();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state65();
    void thread_ap_block_state11();
    void thread_ap_block_state13_io();
    void thread_ap_block_state23();
    void thread_ap_block_state31();
    void thread_ap_block_state55_io();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_DATA_A_ARREADY();
    void thread_ap_sig_ioackin_DATA_B_ARREADY();
    void thread_ap_sig_ioackin_DATA_C_ARREADY();
    void thread_ap_sig_ioackin_DATA_D_AWREADY();
    void thread_ap_sig_ioackin_DATA_D_WREADY();
    void thread_bias5_fu_535_p4();
    void thread_c5_b_address0();
    void thread_c5_b_ce0();
    void thread_c5_b_we0();
    void thread_c5_i_address0();
    void thread_c5_i_ce0();
    void thread_c5_i_we0();
    void thread_c5_intermediate_0_0_address0();
    void thread_c5_intermediate_0_0_ce0();
    void thread_c5_intermediate_0_0_we0();
    void thread_c5_o_0_0_address0();
    void thread_c5_o_0_0_ce0();
    void thread_c5_o_0_0_d0();
    void thread_c5_o_0_0_we0();
    void thread_c5_w_address0();
    void thread_c5_w_ce0();
    void thread_c5_w_we0();
    void thread_ci_1_fu_1015_p2();
    void thread_ci_cast3_cast1_fu_910_p1();
    void thread_ci_cast3_cast_fu_914_p1();
    void thread_co_1_fu_864_p2();
    void thread_co_cast6_fu_842_p1();
    void thread_exitcond10_fu_705_p2();
    void thread_exitcond11_fu_681_p2();
    void thread_exitcond12_fu_648_p2();
    void thread_exitcond13_fu_605_p2();
    void thread_exitcond1_fu_1048_p2();
    void thread_exitcond2_fu_1009_p2();
    void thread_exitcond3_fu_898_p2();
    void thread_exitcond4_fu_878_p2();
    void thread_exitcond5_fu_858_p2();
    void thread_exitcond6_fu_830_p2();
    void thread_exitcond7_fu_814_p2();
    void thread_exitcond8_fu_781_p2();
    void thread_exitcond9_fu_748_p2();
    void thread_exitcond_fu_1123_p2();
    void thread_grp_fu_510_p0();
    void thread_grp_fu_510_p1();
    void thread_i_12_fu_1129_p2();
    void thread_i_2_cast7_fu_826_p1();
    void thread_i_3_cast5_cast_fu_874_p1();
    void thread_i_3_cast5_fu_870_p1();
    void thread_i_4_cast2_fu_1043_p1();
    void thread_i_5_cast1_fu_1118_p1();
    void thread_i_6_fu_611_p2();
    void thread_i_7_fu_836_p2();
    void thread_i_8_fu_711_p2();
    void thread_i_9_fu_1054_p2();
    void thread_i_cast_cast_fu_583_p1();
    void thread_input1_fu_569_p4();
    void thread_input_assign_to_int_fu_1070_p1();
    void thread_j_1_cast_cast_fu_717_p1();
    void thread_j_2_cast4_cast1_fu_890_p1();
    void thread_j_2_cast4_cast_fu_894_p1();
    void thread_j_3_fu_654_p2();
    void thread_j_4_fu_754_p2();
    void thread_j_cast_cast_fu_617_p1();
    void thread_k_1_cast9_fu_760_p1();
    void thread_k_2_fu_687_p2();
    void thread_k_3_fu_787_p2();
    void thread_k_cast_fu_671_p1();
    void thread_l_1_fu_820_p2();
    void thread_l_cast8_fu_804_p1();
    void thread_m_fu_884_p2();
    void thread_n_fu_904_p2();
    void thread_notlhs_fu_1087_p2();
    void thread_notrhs_fu_1093_p2();
    void thread_p_shl1_fu_738_p1();
    void thread_p_shl3_cast_fu_926_p1();
    void thread_p_shl4_cast_fu_945_p3();
    void thread_p_shl5_fu_986_p1();
    void thread_p_shl6_cast_fu_1021_p3();
    void thread_p_shl9_fu_638_p1();
    void thread_p_shl_cast_fu_595_p1();
    void thread_tmp_10_fu_599_p2();
    void thread_tmp_11_fu_693_p3();
    void thread_tmp_12_fu_621_p2();
    void thread_tmp_13_fu_630_p3();
    void thread_tmp_14_cast_fu_701_p1();
    void thread_tmp_14_fu_642_p2();
    void thread_tmp_15_cast_fu_626_p1();
    void thread_tmp_15_fu_660_p2();
    void thread_tmp_16_fu_721_p2();
    void thread_tmp_17_fu_730_p3();
    void thread_tmp_18_cast_fu_726_p1();
    void thread_tmp_18_fu_742_p2();
    void thread_tmp_19_fu_675_p2();
    void thread_tmp_1_fu_545_p1();
    void thread_tmp_20_fu_846_p3();
    void thread_tmp_21_fu_764_p2();
    void thread_tmp_22_fu_769_p2();
    void thread_tmp_23_cast_fu_854_p1();
    void thread_tmp_23_fu_775_p2();
    void thread_tmp_24_fu_793_p2();
    void thread_tmp_25_fu_808_p2();
    void thread_tmp_26_fu_1060_p1();
    void thread_tmp_27_fu_1083_p1();
    void thread_tmp_28_fu_918_p3();
    void thread_tmp_29_fu_930_p2();
    void thread_tmp_30_cast_fu_941_p1();
    void thread_tmp_30_fu_936_p2();
    void thread_tmp_31_fu_953_p2();
    void thread_tmp_32_fu_959_p2();
    void thread_tmp_33_cast_fu_964_p1();
    void thread_tmp_33_fu_969_p2();
    void thread_tmp_34_cast_fu_974_p1();
    void thread_tmp_34_fu_978_p3();
    void thread_tmp_35_fu_990_p2();
    void thread_tmp_36_fu_996_p2();
    void thread_tmp_37_fu_1001_p1();
    void thread_tmp_38_fu_1005_p1();
    void thread_tmp_39_fu_1028_p2();
    void thread_tmp_3_fu_1073_p4();
    void thread_tmp_40_cast_fu_1038_p1();
    void thread_tmp_40_fu_1033_p2();
    void thread_tmp_4_fu_587_p3();
    void thread_tmp_5_fu_1099_p2();
    void thread_tmp_7_fu_1105_p2();
    void thread_tmp_8_fu_565_p1();
    void thread_tmp_s_fu_579_p1();
    void thread_weights3_fu_555_p4();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
