(S (NP (PRP We)) (VP (VBP propose) (NP (NP (DT a) (JJ dedicated) (JJ winner-take-all) (NN circuit)) (SBAR (S (VP (TO to) (VP (ADVP (RB efficiently)) (VB implement) (NP (NP (DT the) (JJ intra-column) (NN competition)) (PP (IN between) (NP (NP (NNS cells)) (PP (IN in) (NP (JJ Hierarchical) (NNP Temporal) (NNP Memory))))) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (NP (NP (DT a) (JJ crucial) (NN part)) (PP (IN of) (NP (DT the) (NN algorithm)))))))))))))) (. .))
(S (NP (DT All) (NNS inputs) (CC and) (NNS outputs)) (VP (VBP are) (ADJP (JJ charge-based)) (PP (IN for) (NP (NP (NN compatibility)) (PP (IN with) (NP (JJ standard) (NNP CMOS)))))) (. .))
(S (NP (DT The) (NN circuit)) (VP (VBZ incorporates) (NP (NNS memristors)) (PP (IN for) (NP (JJ competitive) (NN advantage))) (S (VP (TO to) (VP (VB emulate) (NP (NP (DT a) (NN column)) (PP (IN with) (NP (NP (DT a) (NN cell)) (PP (IN in) (NP (DT a) (JJ predictive) (NN state)))))))))) (. .))
(S (NP (DT The) (NN circuit)) (VP (MD can) (ADVP (RB also)) (VP (VB detect) (S (NP (NN columns)) (VP (VBG 'bursting) ('' â€º))) (PP (IN by) (NP (NP (JJ passive) (NN averaging)) (CC and) (NP (NP (NN comparison)) (PP (IN of) (NP (DT the) (NN cell) (NNS outputs)))))))) (. .))
(S (S (NP (DT The) (VBN proposed) (JJ spintronic) (NNS devices) (CC and) (NN circuit)) (VP (VBP are) (VP (ADVP (RB thoroughly)) (VBN described)))) (CC and) (S (NP (NP (DT a) (NN series)) (PP (IN of) (NP (NNS simulations)))) (VP (VBP are) (VP (VBN used) (S (VP (TO to) (VP (VB predict) (NP (DT the) (NN performance)))))))) (. .))
(S (NP (DT The) (NNS simulations)) (VP (VBP indicate) (SBAR (IN that) (S (NP (DT the) (NN circuit)) (VP (MD can) (VP (VB complete) (NP (DT a) (JJ nine-cell) (, ,) (JJ nine-input) (NN competition) (NN operation)) (PP (IN in) (NP (QP (IN under) (CD 15)) (NN ns))) (PP (IN at) (NP (NP (DT a) (NN cost)) (PP (IN of) (NP (QP (RB about) (CD 25)) (NN pJ)))))))))) (. .))
