#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* LED_01 */
#define LED_01__0__MASK 0x40u
#define LED_01__0__PC CYREG_PRT1_PC6
#define LED_01__0__PORT 1u
#define LED_01__0__SHIFT 6
#define LED_01__AG CYREG_PRT1_AG
#define LED_01__AMUX CYREG_PRT1_AMUX
#define LED_01__BIE CYREG_PRT1_BIE
#define LED_01__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED_01__BYP CYREG_PRT1_BYP
#define LED_01__CTL CYREG_PRT1_CTL
#define LED_01__DM0 CYREG_PRT1_DM0
#define LED_01__DM1 CYREG_PRT1_DM1
#define LED_01__DM2 CYREG_PRT1_DM2
#define LED_01__DR CYREG_PRT1_DR
#define LED_01__INP_DIS CYREG_PRT1_INP_DIS
#define LED_01__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED_01__LCD_EN CYREG_PRT1_LCD_EN
#define LED_01__MASK 0x40u
#define LED_01__PORT 1u
#define LED_01__PRT CYREG_PRT1_PRT
#define LED_01__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED_01__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED_01__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED_01__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED_01__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED_01__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED_01__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED_01__PS CYREG_PRT1_PS
#define LED_01__SHIFT 6
#define LED_01__SLW CYREG_PRT1_SLW

/* LED_02 */
#define LED_02__0__MASK 0x80u
#define LED_02__0__PC CYREG_PRT1_PC7
#define LED_02__0__PORT 1u
#define LED_02__0__SHIFT 7
#define LED_02__AG CYREG_PRT1_AG
#define LED_02__AMUX CYREG_PRT1_AMUX
#define LED_02__BIE CYREG_PRT1_BIE
#define LED_02__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED_02__BYP CYREG_PRT1_BYP
#define LED_02__CTL CYREG_PRT1_CTL
#define LED_02__DM0 CYREG_PRT1_DM0
#define LED_02__DM1 CYREG_PRT1_DM1
#define LED_02__DM2 CYREG_PRT1_DM2
#define LED_02__DR CYREG_PRT1_DR
#define LED_02__INP_DIS CYREG_PRT1_INP_DIS
#define LED_02__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED_02__LCD_EN CYREG_PRT1_LCD_EN
#define LED_02__MASK 0x80u
#define LED_02__PORT 1u
#define LED_02__PRT CYREG_PRT1_PRT
#define LED_02__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED_02__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED_02__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED_02__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED_02__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED_02__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED_02__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED_02__PS CYREG_PRT1_PS
#define LED_02__SHIFT 7
#define LED_02__SLW CYREG_PRT1_SLW

/* LED_03 */
#define LED_03__0__MASK 0x10u
#define LED_03__0__PC CYREG_PRT2_PC4
#define LED_03__0__PORT 2u
#define LED_03__0__SHIFT 4
#define LED_03__AG CYREG_PRT2_AG
#define LED_03__AMUX CYREG_PRT2_AMUX
#define LED_03__BIE CYREG_PRT2_BIE
#define LED_03__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_03__BYP CYREG_PRT2_BYP
#define LED_03__CTL CYREG_PRT2_CTL
#define LED_03__DM0 CYREG_PRT2_DM0
#define LED_03__DM1 CYREG_PRT2_DM1
#define LED_03__DM2 CYREG_PRT2_DM2
#define LED_03__DR CYREG_PRT2_DR
#define LED_03__INP_DIS CYREG_PRT2_INP_DIS
#define LED_03__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_03__LCD_EN CYREG_PRT2_LCD_EN
#define LED_03__MASK 0x10u
#define LED_03__PORT 2u
#define LED_03__PRT CYREG_PRT2_PRT
#define LED_03__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_03__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_03__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_03__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_03__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_03__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_03__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_03__PS CYREG_PRT2_PS
#define LED_03__SHIFT 4
#define LED_03__SLW CYREG_PRT2_SLW

/* Pin_SCL */
#define Pin_SCL__0__MASK 0x10u
#define Pin_SCL__0__PC CYREG_PRT12_PC4
#define Pin_SCL__0__PORT 12u
#define Pin_SCL__0__SHIFT 4
#define Pin_SCL__AG CYREG_PRT12_AG
#define Pin_SCL__BIE CYREG_PRT12_BIE
#define Pin_SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_SCL__BYP CYREG_PRT12_BYP
#define Pin_SCL__DM0 CYREG_PRT12_DM0
#define Pin_SCL__DM1 CYREG_PRT12_DM1
#define Pin_SCL__DM2 CYREG_PRT12_DM2
#define Pin_SCL__DR CYREG_PRT12_DR
#define Pin_SCL__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_SCL__MASK 0x10u
#define Pin_SCL__PORT 12u
#define Pin_SCL__PRT CYREG_PRT12_PRT
#define Pin_SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_SCL__PS CYREG_PRT12_PS
#define Pin_SCL__SHIFT 4
#define Pin_SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_SCL__SLW CYREG_PRT12_SLW

/* Pin_SDA */
#define Pin_SDA__0__MASK 0x20u
#define Pin_SDA__0__PC CYREG_PRT12_PC5
#define Pin_SDA__0__PORT 12u
#define Pin_SDA__0__SHIFT 5
#define Pin_SDA__AG CYREG_PRT12_AG
#define Pin_SDA__BIE CYREG_PRT12_BIE
#define Pin_SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_SDA__BYP CYREG_PRT12_BYP
#define Pin_SDA__DM0 CYREG_PRT12_DM0
#define Pin_SDA__DM1 CYREG_PRT12_DM1
#define Pin_SDA__DM2 CYREG_PRT12_DM2
#define Pin_SDA__DR CYREG_PRT12_DR
#define Pin_SDA__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_SDA__MASK 0x20u
#define Pin_SDA__PORT 12u
#define Pin_SDA__PRT CYREG_PRT12_PRT
#define Pin_SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_SDA__PS CYREG_PRT12_PS
#define Pin_SDA__SHIFT 5
#define Pin_SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_SDA__SLW CYREG_PRT12_SLW

/* I2CSlave_I2C_FF */
#define I2CSlave_I2C_FF__ADR CYREG_I2C_ADR
#define I2CSlave_I2C_FF__CFG CYREG_I2C_CFG
#define I2CSlave_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2CSlave_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2CSlave_I2C_FF__CSR CYREG_I2C_CSR
#define I2CSlave_I2C_FF__D CYREG_I2C_D
#define I2CSlave_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2CSlave_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2CSlave_I2C_FF__PM_ACT_MSK 0x04u
#define I2CSlave_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2CSlave_I2C_FF__PM_STBY_MSK 0x04u
#define I2CSlave_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2CSlave_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2CSlave_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2CSlave_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2CSlave_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2CSlave_I2C_IRQ */
#define I2CSlave_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2CSlave_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2CSlave_I2C_IRQ__INTC_MASK 0x8000u
#define I2CSlave_I2C_IRQ__INTC_NUMBER 15u
#define I2CSlave_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2CSlave_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2CSlave_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2CSlave_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_BOOTLOADER_APPLICATIONS 1u
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define CYDEV_BOOTLOADER_IO_COMP_I2CSlave 1
#define CyBtldr_I2CSlave CYDEV_BOOTLOADER_IO_COMP_I2CSlave
#define CYDEV_BOOTLOADER_IO_COMP CYDEV_BOOTLOADER_IO_COMP_I2CSlave
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E11E069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008000u
#define CYDEV_PROJ_TYPE 1
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 1

#endif /* INCLUDED_CYFITTER_H */
