-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s is
port (
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of myproject_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal trunc_ln727_fu_116_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_100_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln727_fu_120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_fu_134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_108_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_fu_140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln3_fu_90_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln415_fu_146_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln415_fu_150_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_fu_164_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_15_fu_156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln777_fu_180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_fu_174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_126_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln787_fu_186_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln403_fu_194_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1547_fu_84_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln394_fu_202_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln727_2_fu_250_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_16_fu_234_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln727_2_fu_254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_1_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_242_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_2_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln717_3_fu_224_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln415_1_fu_280_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln415_2_fu_284_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_39_1_fu_298_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_19_fu_290_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln777_2_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_2_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_260_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln787_1_fu_320_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln403_2_fu_328_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1547_1_fu_218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln394_2_fu_336_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln727_3_fu_384_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_20_fu_368_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln727_3_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_2_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_376_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_3_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln717_4_fu_358_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln415_2_fu_414_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln415_3_fu_418_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_39_2_fu_432_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_fu_424_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln777_3_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_3_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_394_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln787_2_fu_454_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln403_3_fu_462_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1547_2_fu_352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln394_3_fu_470_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln727_4_fu_518_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_24_fu_502_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln727_4_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_3_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_510_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_4_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln717_5_fu_492_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln415_3_fu_548_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln415_4_fu_552_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_39_3_fu_566_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_27_fu_558_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln777_4_fu_582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_4_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_528_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln787_3_fu_588_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln403_4_fu_596_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1547_3_fu_486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln394_4_fu_604_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln727_5_fu_652_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_28_fu_636_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln727_5_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_4_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_644_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_5_fu_676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln717_6_fu_626_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln415_4_fu_682_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln415_5_fu_686_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_39_4_fu_700_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_31_fu_692_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln777_5_fu_716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_5_fu_710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_662_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln787_4_fu_722_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln403_5_fu_730_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1547_4_fu_620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln394_5_fu_738_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1547_fu_210_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1547_2_fu_344_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1547_3_fu_478_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1547_4_fu_612_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1547_5_fu_746_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin



    add_ln415_2_fu_284_p2 <= std_logic_vector(unsigned(trunc_ln717_3_fu_224_p4) + unsigned(zext_ln415_1_fu_280_p1));
    add_ln415_3_fu_418_p2 <= std_logic_vector(unsigned(trunc_ln717_4_fu_358_p4) + unsigned(zext_ln415_2_fu_414_p1));
    add_ln415_4_fu_552_p2 <= std_logic_vector(unsigned(trunc_ln717_5_fu_492_p4) + unsigned(zext_ln415_3_fu_548_p1));
    add_ln415_5_fu_686_p2 <= std_logic_vector(unsigned(trunc_ln717_6_fu_626_p4) + unsigned(zext_ln415_4_fu_682_p1));
    add_ln415_fu_150_p2 <= std_logic_vector(unsigned(trunc_ln3_fu_90_p4) + unsigned(zext_ln415_fu_146_p1));
    and_ln412_2_fu_274_p2 <= (tmp_17_fu_242_p3 and or_ln412_1_fu_268_p2);
    and_ln412_3_fu_408_p2 <= (tmp_21_fu_376_p3 and or_ln412_2_fu_402_p2);
    and_ln412_4_fu_542_p2 <= (tmp_25_fu_510_p3 and or_ln412_3_fu_536_p2);
    and_ln412_5_fu_676_p2 <= (tmp_29_fu_644_p3 and or_ln412_4_fu_670_p2);
    and_ln412_fu_140_p2 <= (tmp_13_fu_108_p3 and or_ln412_fu_134_p2);
    ap_ready <= ap_const_logic_1;
    ap_return_0 <= select_ln1547_fu_210_p3;
    ap_return_1 <= select_ln1547_2_fu_344_p3;
    ap_return_2 <= select_ln1547_3_fu_478_p3;
    ap_return_3 <= select_ln1547_4_fu_612_p3;
    ap_return_4 <= select_ln1547_5_fu_746_p3;
    icmp_ln1049_2_fu_308_p2 <= "1" when (p_Result_39_1_fu_298_p4 = ap_const_lv4_F) else "0";
    icmp_ln1049_3_fu_442_p2 <= "1" when (p_Result_39_2_fu_432_p4 = ap_const_lv4_F) else "0";
    icmp_ln1049_4_fu_576_p2 <= "1" when (p_Result_39_3_fu_566_p4 = ap_const_lv4_F) else "0";
    icmp_ln1049_5_fu_710_p2 <= "1" when (p_Result_39_4_fu_700_p4 = ap_const_lv4_F) else "0";
    icmp_ln1049_fu_174_p2 <= "1" when (p_Result_s_fu_164_p4 = ap_const_lv4_F) else "0";
    icmp_ln1547_1_fu_218_p2 <= "1" when (signed(p_read1) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1547_2_fu_352_p2 <= "1" when (signed(p_read2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1547_3_fu_486_p2 <= "1" when (signed(p_read3) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1547_4_fu_620_p2 <= "1" when (signed(p_read4) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1547_fu_84_p2 <= "1" when (signed(p_read) > signed(ap_const_lv16_0)) else "0";
    icmp_ln727_2_fu_254_p2 <= "0" when (trunc_ln727_2_fu_250_p1 = ap_const_lv3_0) else "1";
    icmp_ln727_3_fu_388_p2 <= "0" when (trunc_ln727_3_fu_384_p1 = ap_const_lv3_0) else "1";
    icmp_ln727_4_fu_522_p2 <= "0" when (trunc_ln727_4_fu_518_p1 = ap_const_lv3_0) else "1";
    icmp_ln727_5_fu_656_p2 <= "0" when (trunc_ln727_5_fu_652_p1 = ap_const_lv3_0) else "1";
    icmp_ln727_fu_120_p2 <= "0" when (trunc_ln727_fu_116_p1 = ap_const_lv3_0) else "1";
    icmp_ln777_2_fu_314_p2 <= "1" when (p_Result_39_1_fu_298_p4 = ap_const_lv4_0) else "0";
    icmp_ln777_3_fu_448_p2 <= "1" when (p_Result_39_2_fu_432_p4 = ap_const_lv4_0) else "0";
    icmp_ln777_4_fu_582_p2 <= "1" when (p_Result_39_3_fu_566_p4 = ap_const_lv4_0) else "0";
    icmp_ln777_5_fu_716_p2 <= "1" when (p_Result_39_4_fu_700_p4 = ap_const_lv4_0) else "0";
    icmp_ln777_fu_180_p2 <= "1" when (p_Result_s_fu_164_p4 = ap_const_lv4_0) else "0";
    or_ln412_1_fu_268_p2 <= (tmp_16_fu_234_p3 or icmp_ln727_2_fu_254_p2);
    or_ln412_2_fu_402_p2 <= (tmp_20_fu_368_p3 or icmp_ln727_3_fu_388_p2);
    or_ln412_3_fu_536_p2 <= (tmp_24_fu_502_p3 or icmp_ln727_4_fu_522_p2);
    or_ln412_4_fu_670_p2 <= (tmp_28_fu_636_p3 or icmp_ln727_5_fu_656_p2);
    or_ln412_fu_134_p2 <= (tmp_fu_100_p3 or icmp_ln727_fu_120_p2);
    p_Result_39_1_fu_298_p4 <= p_read1(15 downto 12);
    p_Result_39_2_fu_432_p4 <= p_read2(15 downto 12);
    p_Result_39_3_fu_566_p4 <= p_read3(15 downto 12);
    p_Result_39_4_fu_700_p4 <= p_read4(15 downto 12);
    p_Result_s_fu_164_p4 <= p_read(15 downto 12);
    select_ln1547_2_fu_344_p3 <= 
        select_ln394_2_fu_336_p3 when (icmp_ln1547_1_fu_218_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln1547_3_fu_478_p3 <= 
        select_ln394_3_fu_470_p3 when (icmp_ln1547_2_fu_352_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln1547_4_fu_612_p3 <= 
        select_ln394_4_fu_604_p3 when (icmp_ln1547_3_fu_486_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln1547_5_fu_746_p3 <= 
        select_ln394_5_fu_738_p3 when (icmp_ln1547_4_fu_620_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln1547_fu_210_p3 <= 
        select_ln394_fu_202_p3 when (icmp_ln1547_fu_84_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln394_2_fu_336_p3 <= 
        add_ln415_2_fu_284_p2 when (select_ln403_2_fu_328_p3(0) = '1') else 
        ap_const_lv8_FF;
    select_ln394_3_fu_470_p3 <= 
        add_ln415_3_fu_418_p2 when (select_ln403_3_fu_462_p3(0) = '1') else 
        ap_const_lv8_FF;
    select_ln394_4_fu_604_p3 <= 
        add_ln415_4_fu_552_p2 when (select_ln403_4_fu_596_p3(0) = '1') else 
        ap_const_lv8_FF;
    select_ln394_5_fu_738_p3 <= 
        add_ln415_5_fu_686_p2 when (select_ln403_5_fu_730_p3(0) = '1') else 
        ap_const_lv8_FF;
    select_ln394_fu_202_p3 <= 
        add_ln415_fu_150_p2 when (select_ln403_fu_194_p3(0) = '1') else 
        ap_const_lv8_FF;
    select_ln403_2_fu_328_p3 <= 
        select_ln787_1_fu_320_p3 when (tmp_18_fu_260_p3(0) = '1') else 
        icmp_ln777_2_fu_314_p2;
    select_ln403_3_fu_462_p3 <= 
        select_ln787_2_fu_454_p3 when (tmp_22_fu_394_p3(0) = '1') else 
        icmp_ln777_3_fu_448_p2;
    select_ln403_4_fu_596_p3 <= 
        select_ln787_3_fu_588_p3 when (tmp_26_fu_528_p3(0) = '1') else 
        icmp_ln777_4_fu_582_p2;
    select_ln403_5_fu_730_p3 <= 
        select_ln787_4_fu_722_p3 when (tmp_30_fu_662_p3(0) = '1') else 
        icmp_ln777_5_fu_716_p2;
    select_ln403_fu_194_p3 <= 
        select_ln787_fu_186_p3 when (tmp_14_fu_126_p3(0) = '1') else 
        icmp_ln777_fu_180_p2;
    select_ln787_1_fu_320_p3 <= 
        icmp_ln777_2_fu_314_p2 when (tmp_19_fu_290_p3(0) = '1') else 
        icmp_ln1049_2_fu_308_p2;
    select_ln787_2_fu_454_p3 <= 
        icmp_ln777_3_fu_448_p2 when (tmp_23_fu_424_p3(0) = '1') else 
        icmp_ln1049_3_fu_442_p2;
    select_ln787_3_fu_588_p3 <= 
        icmp_ln777_4_fu_582_p2 when (tmp_27_fu_558_p3(0) = '1') else 
        icmp_ln1049_4_fu_576_p2;
    select_ln787_4_fu_722_p3 <= 
        icmp_ln777_5_fu_716_p2 when (tmp_31_fu_692_p3(0) = '1') else 
        icmp_ln1049_5_fu_710_p2;
    select_ln787_fu_186_p3 <= 
        icmp_ln777_fu_180_p2 when (tmp_15_fu_156_p3(0) = '1') else 
        icmp_ln1049_fu_174_p2;
    tmp_13_fu_108_p3 <= p_read(3 downto 3);
    tmp_14_fu_126_p3 <= p_read(11 downto 11);
    tmp_15_fu_156_p3 <= add_ln415_fu_150_p2(7 downto 7);
    tmp_16_fu_234_p3 <= p_read1(4 downto 4);
    tmp_17_fu_242_p3 <= p_read1(3 downto 3);
    tmp_18_fu_260_p3 <= p_read1(11 downto 11);
    tmp_19_fu_290_p3 <= add_ln415_2_fu_284_p2(7 downto 7);
    tmp_20_fu_368_p3 <= p_read2(4 downto 4);
    tmp_21_fu_376_p3 <= p_read2(3 downto 3);
    tmp_22_fu_394_p3 <= p_read2(11 downto 11);
    tmp_23_fu_424_p3 <= add_ln415_3_fu_418_p2(7 downto 7);
    tmp_24_fu_502_p3 <= p_read3(4 downto 4);
    tmp_25_fu_510_p3 <= p_read3(3 downto 3);
    tmp_26_fu_528_p3 <= p_read3(11 downto 11);
    tmp_27_fu_558_p3 <= add_ln415_4_fu_552_p2(7 downto 7);
    tmp_28_fu_636_p3 <= p_read4(4 downto 4);
    tmp_29_fu_644_p3 <= p_read4(3 downto 3);
    tmp_30_fu_662_p3 <= p_read4(11 downto 11);
    tmp_31_fu_692_p3 <= add_ln415_5_fu_686_p2(7 downto 7);
    tmp_fu_100_p3 <= p_read(4 downto 4);
    trunc_ln3_fu_90_p4 <= p_read(11 downto 4);
    trunc_ln717_3_fu_224_p4 <= p_read1(11 downto 4);
    trunc_ln717_4_fu_358_p4 <= p_read2(11 downto 4);
    trunc_ln717_5_fu_492_p4 <= p_read3(11 downto 4);
    trunc_ln717_6_fu_626_p4 <= p_read4(11 downto 4);
    trunc_ln727_2_fu_250_p1 <= p_read1(3 - 1 downto 0);
    trunc_ln727_3_fu_384_p1 <= p_read2(3 - 1 downto 0);
    trunc_ln727_4_fu_518_p1 <= p_read3(3 - 1 downto 0);
    trunc_ln727_5_fu_652_p1 <= p_read4(3 - 1 downto 0);
    trunc_ln727_fu_116_p1 <= p_read(3 - 1 downto 0);
    zext_ln415_1_fu_280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_2_fu_274_p2),8));
    zext_ln415_2_fu_414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_3_fu_408_p2),8));
    zext_ln415_3_fu_548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_4_fu_542_p2),8));
    zext_ln415_4_fu_682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_5_fu_676_p2),8));
    zext_ln415_fu_146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_fu_140_p2),8));
end behav;
