#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Mar 20 13:19:55 2014
# Process ID: 15248
# Log file: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.rdi
# Journal file: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.dcp' for cell 'io0/inst_ADC_TOP/inst_fir'
INFO: [Project 1-491] No black box instances found for design checkpoint '/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/DMC_synth_1/DMC.dcp' for cell 'io0/inst_top/inst_DMC'
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ConfigModes.xml
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. io0/inst_top/inst_DMC/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'io0/inst_top/inst_DMC/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15248-joel-MacBookPro/dcp_4/DMC.edf:300]
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15248-joel-MacBookPro/dcp_2/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15248-joel-MacBookPro/dcp_2/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15248-joel-MacBookPro/dcp_4/DMC_board.xdc] for cell 'io0/inst_top/inst_DMC'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15248-joel-MacBookPro/dcp_4/DMC_board.xdc] for cell 'io0/inst_top/inst_DMC'
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15248-joel-MacBookPro/dcp_4/DMC_early.xdc] for cell 'io0/inst_top/inst_DMC'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15248-joel-MacBookPro/dcp_4/DMC_early.xdc] for cell 'io0/inst_top/inst_DMC'
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15248-joel-MacBookPro/dcp/leon3mp.xdc]
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15248-joel-MacBookPro/dcp/leon3mp.xdc]
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15248-joel-MacBookPro/dcp_2/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15248-joel-MacBookPro/dcp_2/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15248-joel-MacBookPro/dcp_4/DMC.xdc] for cell 'io0/inst_top/inst_DMC'
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15248-joel-MacBookPro/dcp_4/DMC.xdc] for cell 'io0/inst_top/inst_DMC'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1410.715 ; gain = 677.668
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:01 . Memory (MB): peak = 1413.719 ; gain = 3.004

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 246dc9fbe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1454.770 ; gain = 41.051

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 159 cells.
Phase 2 Constant Propagation | Checksum: 2533c9b13

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1454.770 ; gain = 41.051

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1183 unconnected nets.
INFO: [Opt 31-11] Eliminated 17 unconnected cells.
Phase 3 Sweep | Checksum: 2a8fef643

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1454.770 ; gain = 41.051
Ending Logic Optimization Task | Checksum: 2a8fef643

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1454.770 ; gain = 41.051
Implement Debug Cores | Checksum: 2c0ecb7f8
Logic Optimization | Checksum: 2c0ecb7f8

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 2a8fef643

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1458.770 ; gain = 4.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 26 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 52
Ending Power Optimization Task | Checksum: 2a3752655

Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1603.793 ; gain = 149.023
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1603.793 ; gain = 193.078
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1603.797 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1603.797 ; gain = 0.004
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1603.797 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 22 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1603.797 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 9e7e3443

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:02 . Memory (MB): peak = 1603.797 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 9e7e3443

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:02 . Memory (MB): peak = 1603.797 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 9e7e3443

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:02 . Memory (MB): peak = 1603.797 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 168aa0d0b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1603.797 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'apb0/sLED_reg[31]_i_1' is driving clock pin of 23 registers. This could lead to large hold time violations. First few involved registers are:
	io0/sLED_reg[9] {LDCE}
	io0/sLED_reg[8] {LDCE}
	io0/sLED_reg[7] {LDCE}
	io0/sLED_reg[6] {LDCE}
	io0/sLED_reg[5] {LDCE}
WARNING: [Place 30-568] A LUT 'adderahb_if/n_0_8584_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	adderahb_if/hrdata_reg[20] {LDCE}
	adderahb_if/hrdata_reg[21] {LDCE}
	adderahb_if/hrdata_reg[22] {LDCE}
	adderahb_if/hrdata_reg[23] {LDCE}
	adderahb_if/hrdata_reg[24] {LDCE}
Phase 1.1.5 Implementation Feasibility check | Checksum: 168aa0d0b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1603.797 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1d57962b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1603.797 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2584faa73

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1611.797 ; gain = 8.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 2b8d029cf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1611.797 ; gain = 8.000
Phase 1.1.8.1 Place Init Design | Checksum: 288e4c570

Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1611.797 ; gain = 8.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 288e4c570

Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1611.797 ; gain = 8.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 29d125542

Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1611.797 ; gain = 8.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 29d125542

Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1611.797 ; gain = 8.000
Phase 1.1 Placer Initialization Core | Checksum: 29d125542

Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1611.797 ; gain = 8.000
Phase 1 Placer Initialization | Checksum: 29d125542

Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1611.797 ; gain = 8.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2a5793c27

Time (s): cpu = 00:02:14 ; elapsed = 00:03:02 . Memory (MB): peak = 1611.797 ; gain = 8.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2a5793c27

Time (s): cpu = 00:02:14 ; elapsed = 00:03:02 . Memory (MB): peak = 1611.797 ; gain = 8.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b3ddaa67

Time (s): cpu = 00:02:21 ; elapsed = 00:03:09 . Memory (MB): peak = 1611.797 ; gain = 8.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ed76925d

Time (s): cpu = 00:02:22 ; elapsed = 00:03:10 . Memory (MB): peak = 1611.797 ; gain = 8.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 1a31a126f

Time (s): cpu = 00:02:25 ; elapsed = 00:03:12 . Memory (MB): peak = 1611.797 ; gain = 8.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 281de09d1

Time (s): cpu = 00:02:32 ; elapsed = 00:03:20 . Memory (MB): peak = 1619.801 ; gain = 16.004

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 281de09d1

Time (s): cpu = 00:02:33 ; elapsed = 00:03:21 . Memory (MB): peak = 1619.801 ; gain = 16.004
Phase 3 Detail Placement | Checksum: 281de09d1

Time (s): cpu = 00:02:34 ; elapsed = 00:03:21 . Memory (MB): peak = 1619.801 ; gain = 16.004

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1c1c8b075

Time (s): cpu = 00:02:34 ; elapsed = 00:03:22 . Memory (MB): peak = 1619.801 ; gain = 16.004

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: 14c89e693

Time (s): cpu = 00:02:53 ; elapsed = 00:03:40 . Memory (MB): peak = 1619.801 ; gain = 16.004
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 14c89e693

Time (s): cpu = 00:02:53 ; elapsed = 00:03:41 . Memory (MB): peak = 1619.801 ; gain = 16.004
Phase 4.2 Post Placement Optimization | Checksum: 14c89e693

Time (s): cpu = 00:02:53 ; elapsed = 00:03:41 . Memory (MB): peak = 1619.801 ; gain = 16.004

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 14c89e693

Time (s): cpu = 00:02:53 ; elapsed = 00:03:41 . Memory (MB): peak = 1619.801 ; gain = 16.004

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 14c89e693

Time (s): cpu = 00:02:53 ; elapsed = 00:03:41 . Memory (MB): peak = 1619.801 ; gain = 16.004

Phase 4.4.2 Dump Critical Paths 
Phase 4.4.2 Dump Critical Paths  | Checksum: 14c89e693

Time (s): cpu = 00:02:53 ; elapsed = 00:03:41 . Memory (MB): peak = 1619.801 ; gain = 16.004

Phase 4.4.3 Restore STA
Phase 4.4.3 Restore STA | Checksum: 14c89e693

Time (s): cpu = 00:02:53 ; elapsed = 00:03:41 . Memory (MB): peak = 1619.801 ; gain = 16.004

Phase 4.4.4 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=-6.260 | TNS=-174.764|

Phase 4.4.4 Print Final WNS | Checksum: 14c89e693

Time (s): cpu = 00:03:03 ; elapsed = 00:03:48 . Memory (MB): peak = 1619.801 ; gain = 16.004
Phase 4.4 Placer Reporting | Checksum: 2137f6124

Time (s): cpu = 00:03:04 ; elapsed = 00:03:49 . Memory (MB): peak = 1619.801 ; gain = 16.004

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 2bf269ad0

Time (s): cpu = 00:03:04 ; elapsed = 00:03:49 . Memory (MB): peak = 1619.801 ; gain = 16.004
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2bf269ad0

Time (s): cpu = 00:03:04 ; elapsed = 00:03:49 . Memory (MB): peak = 1619.801 ; gain = 16.004
Ending Placer Task | Checksum: 1e4472f09

Time (s): cpu = 00:03:04 ; elapsed = 00:03:49 . Memory (MB): peak = 1619.801 ; gain = 16.004
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:06 ; elapsed = 00:03:52 . Memory (MB): peak = 1619.801 ; gain = 16.004
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.82 secs 

report_utilization: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1621.816 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.25 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1621.820 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1621.820 ; gain = 0.004
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 1d0199f37

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1728.324 ; gain = 106.504
Phase 1 Build RT Design | Checksum: 1926b5d42

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 1728.324 ; gain = 106.504

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1926b5d42

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 1728.328 ; gain = 106.508

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 1926b5d42

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1736.590 ; gain = 114.770

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 68ea0cde

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1749.777 ; gain = 127.957

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: da8b4335

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1749.777 ; gain = 127.957

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: da8b4335

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 1752.902 ; gain = 131.082
Phase 2.5.1 Update timing with NCN CRPR | Checksum: da8b4335

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 1752.902 ; gain = 131.082
Phase 2.5 Update Timing | Checksum: da8b4335

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 1752.902 ; gain = 131.082
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.02  | TNS=-201   | WHS=-1.81  | THS=-129   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: da8b4335

Time (s): cpu = 00:01:04 ; elapsed = 00:00:58 . Memory (MB): peak = 1752.902 ; gain = 131.082
Phase 2 Router Initialization | Checksum: da8b4335

Time (s): cpu = 00:01:04 ; elapsed = 00:00:58 . Memory (MB): peak = 1752.902 ; gain = 131.082

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17c8e6d28

Time (s): cpu = 00:01:13 ; elapsed = 00:01:09 . Memory (MB): peak = 1752.902 ; gain = 131.082

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 2246
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 38b3f15d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:27 . Memory (MB): peak = 1752.902 ; gain = 131.082

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 38b3f15d

Time (s): cpu = 00:01:34 ; elapsed = 00:01:29 . Memory (MB): peak = 1752.902 ; gain = 131.082
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.01  | TNS=-208   | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 13acad798

Time (s): cpu = 00:01:34 ; elapsed = 00:01:29 . Memory (MB): peak = 1752.902 ; gain = 131.082

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: 770e6a60

Time (s): cpu = 00:01:35 ; elapsed = 00:01:30 . Memory (MB): peak = 1752.902 ; gain = 131.082

Phase 4.1.4.2 Fast Budgeting
Phase 4.1.4.2 Fast Budgeting | Checksum: 770e6a60

Time (s): cpu = 00:01:36 ; elapsed = 00:01:31 . Memory (MB): peak = 1756.918 ; gain = 135.098
Phase 4.1.4 GlobIterForTiming | Checksum: 770e6a60

Time (s): cpu = 00:01:36 ; elapsed = 00:01:31 . Memory (MB): peak = 1756.918 ; gain = 135.098
Phase 4.1 Global Iteration 0 | Checksum: 770e6a60

Time (s): cpu = 00:01:36 ; elapsed = 00:01:31 . Memory (MB): peak = 1756.918 ; gain = 135.098

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: b26c9833

Time (s): cpu = 00:01:36 ; elapsed = 00:01:32 . Memory (MB): peak = 1756.918 ; gain = 135.098

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: b26c9833

Time (s): cpu = 00:01:37 ; elapsed = 00:01:32 . Memory (MB): peak = 1756.918 ; gain = 135.098
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.01  | TNS=-209   | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: b26c9833

Time (s): cpu = 00:01:37 ; elapsed = 00:01:32 . Memory (MB): peak = 1756.918 ; gain = 135.098
Phase 4.2 Global Iteration 1 | Checksum: b26c9833

Time (s): cpu = 00:01:37 ; elapsed = 00:01:32 . Memory (MB): peak = 1756.918 ; gain = 135.098
Phase 4 Rip-up And Reroute | Checksum: b26c9833

Time (s): cpu = 00:01:37 ; elapsed = 00:01:32 . Memory (MB): peak = 1756.918 ; gain = 135.098

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: b26c9833

Time (s): cpu = 00:01:39 ; elapsed = 00:01:34 . Memory (MB): peak = 1756.918 ; gain = 135.098
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.01  | TNS=-209   | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 17197b689

Time (s): cpu = 00:01:40 ; elapsed = 00:01:34 . Memory (MB): peak = 1756.918 ; gain = 135.098

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17197b689

Time (s): cpu = 00:01:43 ; elapsed = 00:01:37 . Memory (MB): peak = 1756.918 ; gain = 135.098
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.01  | TNS=-209   | WHS=-0.387 | THS=-1.04  |

Phase 6.1 Full Hold Analysis | Checksum: 17197b689

Time (s): cpu = 00:01:43 ; elapsed = 00:01:37 . Memory (MB): peak = 1756.918 ; gain = 135.098
Phase 6 Post Hold Fix | Checksum: 12169b467

Time (s): cpu = 00:01:43 ; elapsed = 00:01:37 . Memory (MB): peak = 1756.918 ; gain = 135.098

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.73796 %
  Global Horizontal Routing Utilization  = 4.61715 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 12169b467

Time (s): cpu = 00:01:44 ; elapsed = 00:01:37 . Memory (MB): peak = 1756.918 ; gain = 135.098

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 1bc6517f7

Time (s): cpu = 00:01:46 ; elapsed = 00:01:41 . Memory (MB): peak = 1756.918 ; gain = 135.098

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-6.977 | TNS=-214.575| WHS=0.049  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 9 Post Router Timing | Checksum: 1bc6517f7

Time (s): cpu = 00:01:58 ; elapsed = 00:01:49 . Memory (MB): peak = 1756.918 ; gain = 135.098
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 1bc6517f7

Time (s): cpu = 00:01:58 ; elapsed = 00:01:49 . Memory (MB): peak = 1756.918 ; gain = 135.098

Routing Is Done.

Time (s): cpu = 00:01:58 ; elapsed = 00:01:50 . Memory (MB): peak = 1756.922 ; gain = 135.102
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:02 ; elapsed = 00:01:54 . Memory (MB): peak = 1756.922 ; gain = 135.102
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1756.922 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1764.926 ; gain = 8.004
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1764.926 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1764.930 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1764.930 ; gain = 0.004
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 13:28:30 2014...
#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu Mar 20 13:28:41 2014
# Process ID: 16122
# Log file: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.rdi
# Journal file: /home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
Command: open_checkpoint leon3mp_routed.dcp
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ConfigModes.xml
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'io0/inst_top/inst_DMC/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-16122-joel-MacBookPro/dcp/leon3mp.edf:135402]
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-16122-joel-MacBookPro/dcp/leon3mp_board.xdc]
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-16122-joel-MacBookPro/dcp/leon3mp_board.xdc]
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-16122-joel-MacBookPro/dcp/leon3mp_early.xdc]
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-16122-joel-MacBookPro/dcp/leon3mp_early.xdc]
Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-16122-joel-MacBookPro/dcp/leon3mp.xdc]
Finished Parsing XDC File [/home/joel/Documents/DAT096/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-16122-joel-MacBookPro/dcp/leon3mp.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1420.715 ; gain = 12.000
Restoring placement.
Restored 3436 out of 3436 XDEF sites from archive | CPU: 3.810000 secs | Memory: 27.434280 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1431.223 ; gain = 699.180
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 35 Warnings, 7 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./leon3mp.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1813.770 ; gain = 382.547
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 13:30:27 2014...
