<!-- HTML header for doxygen 1.8.9-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>MKMxxZxxACxx5 Bare Metal Software Drivers: I/O API Specification</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="http://www.mathjax.org/mathjax/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="drivers.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp_logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">MKMxxZxxACxx5 Bare Metal Software Drivers
   &#160;<span id="projectnumber">R4.1.6</span>
   </div>
   <div id="projectbrief">Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Introduction</span></a></li>
      <li><a href="pages.html"><span>Pages</span></a></li>
      <li><a href="modules.html"><span>Reference</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__io__macros.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">I/O API Specification<div class="ingroups"><a class="el" href="group__io__operations.html">Basic I/O Operations</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<p>This section describes use of each I/O macro. All logical operations, which destination peripheral register address <code>reg</code> is in peripheral address space [0x4000_0000-0x4007_FFFF] are accelerated by the Bit Manipulation Engine (BME). The core platform's Bit Manipulation Engine (BME) provides hardware support for atomic read-modify-write memory operations to the peripheral address space. Supported logical operations: </p><table class="doxtable">
<tr>
<th align="center">Basic operations </th><th align="center">AND </th><th align="center">OR </th><th align="center">XOR </th><th align="center">Set </th><th align="center">Clear </th><th align="center">Toggle </th><th align="center">Insert </th><th align="center">Load-and-Clear</th><th align="center">Load-and-Store</th><th align="center">Extract  </th></tr>
<tr>
<td align="center">byte (8-bit) </td><td align="center"><a class="el" href="group__io__macros.html#ga6332efe26cf96a5aaf75a2cb6ae7063f">ioandb</a></td><td align="center"><a class="el" href="group__io__macros.html#ga54ad7f35dcb1e2e64aaecc02c720fb11">ioorb</a></td><td align="center"><a class="el" href="group__io__macros.html#gae3c9d1fbd7d08c04054f3be63f06ad02">ioxorb</a></td><td align="center"><a class="el" href="group__io__macros.html#ga1a0400463d3b571860244337edf3e40a">iosetb</a></td><td align="center"><a class="el" href="group__io__macros.html#ga7424e8b640c9ec186ad2031abd52fd11">ioclrb</a></td><td align="center"><a class="el" href="group__io__macros.html#ga2d156abfc50fbf0132908d365c03e68e">iotglb</a> </td><td align="center"><a class="el" href="group__io__macros.html#ga71c54dc4890ebbe0672d29e3c4405f5a">iobfib</a></td><td align="center"><a class="el" href="group__io__macros.html#ga5ff93aac0cbb41df77ab05c5555956b2">iolac1b</a> </td><td align="center"><a class="el" href="group__io__macros.html#ga86e14b6ad8c1adb53b84845407b7eef7">iolas1b</a> </td><td align="center"><a class="el" href="group__io__macros.html#ga5c9a62149531f7cc8498975165c8a4f6">iobfxb</a> </td></tr>
<tr>
<td align="center">halfword (16-bit)</td><td align="center"><a class="el" href="group__io__macros.html#ga3ccaec8baea3c11b49b5f13d1d8ba662">ioandh</a></td><td align="center"><a class="el" href="group__io__macros.html#ga8ea98322bdbab0d69cdbbaa41826c754">ioorh</a></td><td align="center"><a class="el" href="group__io__macros.html#ga56c13b148fa21c240eb8dc26148e0a6f">ioxorh</a></td><td align="center"><a class="el" href="group__io__macros.html#ga9dd49bbe5c8b901019fca9a41bc63444">ioseth</a></td><td align="center"><a class="el" href="group__io__macros.html#ga84843162ae2c5199d8d5fde1e4deb935">ioclrh</a></td><td align="center"><a class="el" href="group__io__macros.html#gaf0ba16c29eb4b70b2a773b6895b6ad3d">iotglh</a> </td><td align="center"><a class="el" href="group__io__macros.html#gaf8f6be928f299afef3564a2aa2c5328c">iobfih</a></td><td align="center"><a class="el" href="group__io__macros.html#ga930800da32d5340b46cb724e8e2e545e">iolac1h</a> </td><td align="center"><a class="el" href="group__io__macros.html#ga339752d1bd58dbbff1e370430192af48">iolas1h</a> </td><td align="center"><a class="el" href="group__io__macros.html#gac99f555b261c748c741066a92b10fd54">iobfxh</a> </td></tr>
<tr>
<td align="center">word (32-bit) </td><td align="center"><a class="el" href="group__io__macros.html#ga9345eeaa215d85a40b357033861279ab">ioandw</a></td><td align="center"><a class="el" href="group__io__macros.html#ga249c49a96e641cf633d0ad12bf7375af">ioorw</a></td><td align="center"><a class="el" href="group__io__macros.html#ga976515e2268ff31e5574d39b2be3cf01">ioxorw</a></td><td align="center"><a class="el" href="group__io__macros.html#ga68f193d9afb45a7510f854ca64a0e34b">iosetw</a></td><td align="center"><a class="el" href="group__io__macros.html#ga4d039d69628543271b5888fd90798466">ioclrw</a></td><td align="center"><a class="el" href="group__io__macros.html#ga5562b50d181f153511716915e8016bb6">iotglw</a> </td><td align="center"><a class="el" href="group__io__macros.html#ga6d76ca85e8e6a8b7a84171d04af5b7a8">iobfiw</a></td><td align="center"><a class="el" href="group__io__macros.html#gaba554e74499fec2f76b791a6a46a168e">iolac1w</a> </td><td align="center"><a class="el" href="group__io__macros.html#gada196de18c7a2cbef6c12a80fa55b5c8">iolas1w</a> </td><td align="center"><a class="el" href="group__io__macros.html#ga948c677e91015de42505770c74d188c7">iobfxw</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6332efe26cf96a5aaf75a2cb6ae7063f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga6332efe26cf96a5aaf75a2cb6ae7063f">ioandb</a>(reg,  val)</td></tr>
<tr class="memdesc:ga6332efe26cf96a5aaf75a2cb6ae7063f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise AND operation on byte (8-bit) peripheral register.  <a href="#ga6332efe26cf96a5aaf75a2cb6ae7063f">More...</a><br /></td></tr>
<tr class="separator:ga6332efe26cf96a5aaf75a2cb6ae7063f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ccaec8baea3c11b49b5f13d1d8ba662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga3ccaec8baea3c11b49b5f13d1d8ba662">ioandh</a>(reg,  val)</td></tr>
<tr class="memdesc:ga3ccaec8baea3c11b49b5f13d1d8ba662"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise AND operation on halfword (16-bit) peripheral register.  <a href="#ga3ccaec8baea3c11b49b5f13d1d8ba662">More...</a><br /></td></tr>
<tr class="separator:ga3ccaec8baea3c11b49b5f13d1d8ba662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9345eeaa215d85a40b357033861279ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga9345eeaa215d85a40b357033861279ab">ioandw</a>(reg,  val)</td></tr>
<tr class="memdesc:ga9345eeaa215d85a40b357033861279ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise AND operation on word (32-bit) peripheral register.  <a href="#ga9345eeaa215d85a40b357033861279ab">More...</a><br /></td></tr>
<tr class="separator:ga9345eeaa215d85a40b357033861279ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ad7f35dcb1e2e64aaecc02c720fb11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga54ad7f35dcb1e2e64aaecc02c720fb11">ioorb</a>(reg,  val)</td></tr>
<tr class="memdesc:ga54ad7f35dcb1e2e64aaecc02c720fb11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise OR operation on byte (8-bit) peripheral register.  <a href="#ga54ad7f35dcb1e2e64aaecc02c720fb11">More...</a><br /></td></tr>
<tr class="separator:ga54ad7f35dcb1e2e64aaecc02c720fb11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea98322bdbab0d69cdbbaa41826c754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga8ea98322bdbab0d69cdbbaa41826c754">ioorh</a>(reg,  val)</td></tr>
<tr class="memdesc:ga8ea98322bdbab0d69cdbbaa41826c754"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise OR operation on halfword (16-bit) peripheral register.  <a href="#ga8ea98322bdbab0d69cdbbaa41826c754">More...</a><br /></td></tr>
<tr class="separator:ga8ea98322bdbab0d69cdbbaa41826c754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249c49a96e641cf633d0ad12bf7375af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga249c49a96e641cf633d0ad12bf7375af">ioorw</a>(reg,  val)</td></tr>
<tr class="memdesc:ga249c49a96e641cf633d0ad12bf7375af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise OR operation on word (32-bit) peripheral register.  <a href="#ga249c49a96e641cf633d0ad12bf7375af">More...</a><br /></td></tr>
<tr class="separator:ga249c49a96e641cf633d0ad12bf7375af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c9d1fbd7d08c04054f3be63f06ad02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#gae3c9d1fbd7d08c04054f3be63f06ad02">ioxorb</a>(reg,  val)</td></tr>
<tr class="memdesc:gae3c9d1fbd7d08c04054f3be63f06ad02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise XOR operation on byte (8-bit) peripheral register.  <a href="#gae3c9d1fbd7d08c04054f3be63f06ad02">More...</a><br /></td></tr>
<tr class="separator:gae3c9d1fbd7d08c04054f3be63f06ad02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c13b148fa21c240eb8dc26148e0a6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga56c13b148fa21c240eb8dc26148e0a6f">ioxorh</a>(reg,  val)</td></tr>
<tr class="memdesc:ga56c13b148fa21c240eb8dc26148e0a6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise XOR operation on halfword (16-bit) peripheral register.  <a href="#ga56c13b148fa21c240eb8dc26148e0a6f">More...</a><br /></td></tr>
<tr class="separator:ga56c13b148fa21c240eb8dc26148e0a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976515e2268ff31e5574d39b2be3cf01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga976515e2268ff31e5574d39b2be3cf01">ioxorw</a>(reg,  val)</td></tr>
<tr class="memdesc:ga976515e2268ff31e5574d39b2be3cf01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit-wise XOR operation on word (32-bit) peripheral register.  <a href="#ga976515e2268ff31e5574d39b2be3cf01">More...</a><br /></td></tr>
<tr class="separator:ga976515e2268ff31e5574d39b2be3cf01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7424e8b640c9ec186ad2031abd52fd11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga7424e8b640c9ec186ad2031abd52fd11">ioclrb</a>(reg,  val)</td></tr>
<tr class="memdesc:ga7424e8b640c9ec186ad2031abd52fd11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear bits in a byte (8-bit) peripheral register.  <a href="#ga7424e8b640c9ec186ad2031abd52fd11">More...</a><br /></td></tr>
<tr class="separator:ga7424e8b640c9ec186ad2031abd52fd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84843162ae2c5199d8d5fde1e4deb935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga84843162ae2c5199d8d5fde1e4deb935">ioclrh</a>(reg,  val)</td></tr>
<tr class="memdesc:ga84843162ae2c5199d8d5fde1e4deb935"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear bits in a halfword (16-bit) peripheral register.  <a href="#ga84843162ae2c5199d8d5fde1e4deb935">More...</a><br /></td></tr>
<tr class="separator:ga84843162ae2c5199d8d5fde1e4deb935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d039d69628543271b5888fd90798466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga4d039d69628543271b5888fd90798466">ioclrw</a>(reg,  val)</td></tr>
<tr class="memdesc:ga4d039d69628543271b5888fd90798466"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear bits in a word (32-bit) peripheral register.  <a href="#ga4d039d69628543271b5888fd90798466">More...</a><br /></td></tr>
<tr class="separator:ga4d039d69628543271b5888fd90798466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0400463d3b571860244337edf3e40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga1a0400463d3b571860244337edf3e40a">iosetb</a>(reg,  val)</td></tr>
<tr class="memdesc:ga1a0400463d3b571860244337edf3e40a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bits in a byte (8-bit) peripheral register.  <a href="#ga1a0400463d3b571860244337edf3e40a">More...</a><br /></td></tr>
<tr class="separator:ga1a0400463d3b571860244337edf3e40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd49bbe5c8b901019fca9a41bc63444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga9dd49bbe5c8b901019fca9a41bc63444">ioseth</a>(reg,  val)</td></tr>
<tr class="memdesc:ga9dd49bbe5c8b901019fca9a41bc63444"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bits in a halfword (16-bit) peripheral register.  <a href="#ga9dd49bbe5c8b901019fca9a41bc63444">More...</a><br /></td></tr>
<tr class="separator:ga9dd49bbe5c8b901019fca9a41bc63444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f193d9afb45a7510f854ca64a0e34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga68f193d9afb45a7510f854ca64a0e34b">iosetw</a>(reg,  val)</td></tr>
<tr class="memdesc:ga68f193d9afb45a7510f854ca64a0e34b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set bits in a word (32-bit) peripheral register.  <a href="#ga68f193d9afb45a7510f854ca64a0e34b">More...</a><br /></td></tr>
<tr class="separator:ga68f193d9afb45a7510f854ca64a0e34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d156abfc50fbf0132908d365c03e68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga2d156abfc50fbf0132908d365c03e68e">iotglb</a>(reg,  val)</td></tr>
<tr class="memdesc:ga2d156abfc50fbf0132908d365c03e68e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggle bits in a byte (8-bit) peripheral register.  <a href="#ga2d156abfc50fbf0132908d365c03e68e">More...</a><br /></td></tr>
<tr class="separator:ga2d156abfc50fbf0132908d365c03e68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0ba16c29eb4b70b2a773b6895b6ad3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#gaf0ba16c29eb4b70b2a773b6895b6ad3d">iotglh</a>(reg,  val)</td></tr>
<tr class="memdesc:gaf0ba16c29eb4b70b2a773b6895b6ad3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggle bits in a halfword (16-bit) peripheral register.  <a href="#gaf0ba16c29eb4b70b2a773b6895b6ad3d">More...</a><br /></td></tr>
<tr class="separator:gaf0ba16c29eb4b70b2a773b6895b6ad3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5562b50d181f153511716915e8016bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga5562b50d181f153511716915e8016bb6">iotglw</a>(reg,  val)</td></tr>
<tr class="memdesc:ga5562b50d181f153511716915e8016bb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggle bits in a word (32-bit) peripheral register.  <a href="#ga5562b50d181f153511716915e8016bb6">More...</a><br /></td></tr>
<tr class="separator:ga5562b50d181f153511716915e8016bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c54dc4890ebbe0672d29e3c4405f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga71c54dc4890ebbe0672d29e3c4405f5a">iobfib</a>(reg,  shift,  width,  val)</td></tr>
<tr class="memdesc:ga71c54dc4890ebbe0672d29e3c4405f5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit field insert BFI operation on byte (8-bit) peripheral register.  <a href="#ga71c54dc4890ebbe0672d29e3c4405f5a">More...</a><br /></td></tr>
<tr class="separator:ga71c54dc4890ebbe0672d29e3c4405f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8f6be928f299afef3564a2aa2c5328c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#gaf8f6be928f299afef3564a2aa2c5328c">iobfih</a>(reg,  shift,  width,  val)</td></tr>
<tr class="memdesc:gaf8f6be928f299afef3564a2aa2c5328c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit field insert BFI operation on halfword (16-bit) peripheral register.  <a href="#gaf8f6be928f299afef3564a2aa2c5328c">More...</a><br /></td></tr>
<tr class="separator:gaf8f6be928f299afef3564a2aa2c5328c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d76ca85e8e6a8b7a84171d04af5b7a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga6d76ca85e8e6a8b7a84171d04af5b7a8">iobfiw</a>(reg,  shift,  width,  val)</td></tr>
<tr class="memdesc:ga6d76ca85e8e6a8b7a84171d04af5b7a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a bit field insert BFI operation on word (32-bit) peripheral register.  <a href="#ga6d76ca85e8e6a8b7a84171d04af5b7a8">More...</a><br /></td></tr>
<tr class="separator:ga6d76ca85e8e6a8b7a84171d04af5b7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff93aac0cbb41df77ab05c5555956b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga5ff93aac0cbb41df77ab05c5555956b2">iolac1b</a>(reg,  shift)                </td></tr>
<tr class="memdesc:ga5ff93aac0cbb41df77ab05c5555956b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 1-bit field of the byte (8-bit) peripheral register and clears the same bit.  <a href="#ga5ff93aac0cbb41df77ab05c5555956b2">More...</a><br /></td></tr>
<tr class="separator:ga5ff93aac0cbb41df77ab05c5555956b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930800da32d5340b46cb724e8e2e545e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga930800da32d5340b46cb724e8e2e545e">iolac1h</a>(reg,  shift)                </td></tr>
<tr class="memdesc:ga930800da32d5340b46cb724e8e2e545e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 1-bit field of the halfword (16-bit) peripheral register and clears the same bit.  <a href="#ga930800da32d5340b46cb724e8e2e545e">More...</a><br /></td></tr>
<tr class="separator:ga930800da32d5340b46cb724e8e2e545e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba554e74499fec2f76b791a6a46a168e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#gaba554e74499fec2f76b791a6a46a168e">iolac1w</a>(reg,  shift)                </td></tr>
<tr class="memdesc:gaba554e74499fec2f76b791a6a46a168e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 1-bit field of the word (32-bit) peripheral register and cleared the same bit.  <a href="#gaba554e74499fec2f76b791a6a46a168e">More...</a><br /></td></tr>
<tr class="separator:gaba554e74499fec2f76b791a6a46a168e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e14b6ad8c1adb53b84845407b7eef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga86e14b6ad8c1adb53b84845407b7eef7">iolas1b</a>(reg,  shift)                </td></tr>
<tr class="memdesc:ga86e14b6ad8c1adb53b84845407b7eef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 1-bit field of the byte (8-bit) peripheral register and sets the same bit.  <a href="#ga86e14b6ad8c1adb53b84845407b7eef7">More...</a><br /></td></tr>
<tr class="separator:ga86e14b6ad8c1adb53b84845407b7eef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339752d1bd58dbbff1e370430192af48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga339752d1bd58dbbff1e370430192af48">iolas1h</a>(reg,  shift)                </td></tr>
<tr class="memdesc:ga339752d1bd58dbbff1e370430192af48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 1-bit field of the halfword (16-bit) peripheral register and sets the same bit.  <a href="#ga339752d1bd58dbbff1e370430192af48">More...</a><br /></td></tr>
<tr class="separator:ga339752d1bd58dbbff1e370430192af48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada196de18c7a2cbef6c12a80fa55b5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#gada196de18c7a2cbef6c12a80fa55b5c8">iolas1w</a>(reg,  shift)                </td></tr>
<tr class="memdesc:gada196de18c7a2cbef6c12a80fa55b5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a 1-bit field of the word (32-bit) peripheral register and sets the same bit.  <a href="#gada196de18c7a2cbef6c12a80fa55b5c8">More...</a><br /></td></tr>
<tr class="separator:gada196de18c7a2cbef6c12a80fa55b5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9a62149531f7cc8498975165c8a4f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga5c9a62149531f7cc8498975165c8a4f6">iobfxb</a>(reg,  shift,  width)      </td></tr>
<tr class="memdesc:ga5c9a62149531f7cc8498975165c8a4f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a bit field of the byte (8-bit) peripheral register.  <a href="#ga5c9a62149531f7cc8498975165c8a4f6">More...</a><br /></td></tr>
<tr class="separator:ga5c9a62149531f7cc8498975165c8a4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99f555b261c748c741066a92b10fd54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#gac99f555b261c748c741066a92b10fd54">iobfxh</a>(reg,  shift,  width)      </td></tr>
<tr class="memdesc:gac99f555b261c748c741066a92b10fd54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a bit field of the halfword (16-bit) peripheral register.  <a href="#gac99f555b261c748c741066a92b10fd54">More...</a><br /></td></tr>
<tr class="separator:gac99f555b261c748c741066a92b10fd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948c677e91015de42505770c74d188c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__io__macros.html#ga948c677e91015de42505770c74d188c7">iobfxw</a>(reg,  shift,  width)      </td></tr>
<tr class="memdesc:ga948c677e91015de42505770c74d188c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a bit field of the word (32-bit) peripheral register.  <a href="#ga948c677e91015de42505770c74d188c7">More...</a><br /></td></tr>
<tr class="separator:ga948c677e91015de42505770c74d188c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga6332efe26cf96a5aaf75a2cb6ae7063f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioandb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>ioandb</code> macro performs a bit-wise AND of the argument <code>val</code> and a byte (8-bit) register defined by the argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a> AND mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga3ccaec8baea3c11b49b5f13d1d8ba662"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioandh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>ioandh</code> macro performs a bit-wise AND of the argument <code>val</code> and a halfword (8-bit) register defined by the argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Halfword (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#ga2e00abb078d312d1d8c4fbcd6be343d8">uint16</a> AND mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga9345eeaa215d85a40b357033861279ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioandw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>ioandw</code> macro performs a bit-wise AND of the argument <code>val</code> and a word (32-bit) register defined by the argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Word (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#ga9560e25c315bae45d1ed4e2ce49ce55a">uint32</a> AND mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga54ad7f35dcb1e2e64aaecc02c720fb11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioorb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>ioorb</code> macro performs a bit-wise OR of the argument <code>val</code> OR a byte (8-bit) register defined by the argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a> OR mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga8ea98322bdbab0d69cdbbaa41826c754"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioorh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>ioorh</code> macro performs a bit-wise OR of the argument <code>val</code> and a halfword (8-bit) register defined by the argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Halfword (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#ga2e00abb078d312d1d8c4fbcd6be343d8">uint16</a> OR mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga249c49a96e641cf633d0ad12bf7375af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioorw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>ioorw</code> macro performs a bit-wise OR of the argument <code>val</code> and a word (32-bit) register defined by the argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Word (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#ga9560e25c315bae45d1ed4e2ce49ce55a">uint32</a> OR mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="gae3c9d1fbd7d08c04054f3be63f06ad02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioxorb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>ioxorb</code> macro performs a bit-wise XOR of the argument <code>val</code> XOR a byte (8-bit) register defined by the argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a> XOR mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga56c13b148fa21c240eb8dc26148e0a6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioxorh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>ioxorh</code> macro performs a bit-wise XOR of the argument <code>val</code> and a halfword (8-bit) register defined by the argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Halfword (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#ga2e00abb078d312d1d8c4fbcd6be343d8">uint16</a> XOR mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga976515e2268ff31e5574d39b2be3cf01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioxorw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>ioxorw</code> macro performs a bit-wise XOR of the argument <code>val</code> and a word (32-bit) register defined by the argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Word (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#ga9560e25c315bae45d1ed4e2ce49ce55a">uint32</a> XOR mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga7424e8b640c9ec186ad2031abd52fd11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioclrb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>ioclrb</code> macro clears bits, defined by argument <code>val</code>, in a byte (8-bit) peripheral register defined by argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a> bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga84843162ae2c5199d8d5fde1e4deb935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioclrh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>ioclrh</code> macro clears bits, defined by argument <code>val</code>, in a halfword (16-bit) peripheral register defined by argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Halfword (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#ga2e00abb078d312d1d8c4fbcd6be343d8">uint16</a> bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga4d039d69628543271b5888fd90798466"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioclrw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>ioclrw</code> macro clears bits, defined by argument <code>val</code>, in a word (32-bit) peripheral register defined by argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Word (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#ga9560e25c315bae45d1ed4e2ce49ce55a">uint32</a> bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga1a0400463d3b571860244337edf3e40a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iosetb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>iosetb</code> macro sets bits, defined by argument <code>val</code>, in a byte (8-bit) peripheral register defined by argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a> bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga9dd49bbe5c8b901019fca9a41bc63444"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ioseth</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>ioseth</code> macro sets bits, defined by argument <code>val</code>, in a halfword (16-bit) peripheral register defined by argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Halfword (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#ga2e00abb078d312d1d8c4fbcd6be343d8">uint16</a> bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga68f193d9afb45a7510f854ca64a0e34b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iosetw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>iosetw</code> macro sets bits, defined by argument <code>val</code>, in a word (32-bit) peripheral register defined by argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Word (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#ga9560e25c315bae45d1ed4e2ce49ce55a">uint32</a> bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga2d156abfc50fbf0132908d365c03e68e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iotglb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>iotglb</code> macro toggles bits, defined by argument <code>val</code>, in a byte (8-bit) peripheral register defined by argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a> bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="gaf0ba16c29eb4b70b2a773b6895b6ad3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iotglh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>iotglh</code> macro toggles bits, defined by argument <code>val</code>, in a halfword (16-bit) peripheral register defined by argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Halfword (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#ga2e00abb078d312d1d8c4fbcd6be343d8">uint16</a> bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga5562b50d181f153511716915e8016bb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iotglw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>iotglw</code> macro toggles bits, defined by argument <code>val</code>, in a word (32-bit) peripheral register defined by argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Word (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#ga9560e25c315bae45d1ed4e2ce49ce55a">uint32</a> bit mask. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga71c54dc4890ebbe0672d29e3c4405f5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iobfib</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>iobfib</code> macro inserts a bit field <code>val</code> of size <code>width</code> into a byte (8-bit) peripheral register defined by argument <code>reg</code>. The bit field is inserted into peripheral register <code>reg</code> starting at bit position defined by argument <code>shift</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>Bit field position [0-7]. </td></tr>
    <tr><td class="paramname">width</td><td>Bit field size [1-8]. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a> bit field value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="gaf8f6be928f299afef3564a2aa2c5328c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iobfih</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>iobfih</code> macro inserts a bit field <code>val</code> of size <code>width</code> into a halfword (16-bit) peripheral register defined by argument <code>reg</code>. The bit field is inserted into peripheral register <code>reg</code> starting at bit position defined by argument <code>shift</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Halfword (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>Bit field position [0-15]. </td></tr>
    <tr><td class="paramname">width</td><td>Bit field size [1-16]. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#ga2e00abb078d312d1d8c4fbcd6be343d8">uint16</a> bit field value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga6d76ca85e8e6a8b7a84171d04af5b7a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iobfiw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>iobfiw</code> macro inserts a bit field <code>val</code> of size <code>width</code> into a word (32-bit) peripheral register defined by argument <code>reg</code>. The bit field is inserted into peripheral register <code>reg</code> starting at bit position defined by argument <code>shift</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Word (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>Bit field position [0-31]. </td></tr>
    <tr><td class="paramname">width</td><td>Bit field size [1-16]. </td></tr>
    <tr><td class="paramname">val</td><td><a class="el" href="group__basic__data__types.html#ga2e00abb078d312d1d8c4fbcd6be343d8">uint16</a> bit field value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga5ff93aac0cbb41df77ab05c5555956b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iolac1b</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>iolac1b</code> macro returns a right justified and zero filled 1-bit field from bit position defined by <code>shift</code> of a byte (8-bit) peripheral register defined by argument <code>reg</code>. The same bit is cleared. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>Bit field position [0-7]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__basic__data__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a> right justified and zero filled 1-bit field value. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga930800da32d5340b46cb724e8e2e545e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iolac1h</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>iolac1h</code> macro returns a right justified and zero filled 1-bit field from bit position defined by <code>shift</code> of a halfword (16-bit) peripheral register defined by argument <code>reg</code>. The same bit is cleared. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Halfword (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>Bit field position [0-15]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__basic__data__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a> right justified and zero filled 1-bit field value. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="gaba554e74499fec2f76b791a6a46a168e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iolac1w</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>iolac1w</code> macro returns a right justified and zero filled 1-bit field from bit position defined by <code>shift</code> of a word (32-bit) peripheral register defined by argument <code>reg</code>. The same bit is cleared. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Word (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>Bit field position [0-31]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__basic__data__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a> right justified and zero filled 1-bit field value. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga86e14b6ad8c1adb53b84845407b7eef7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iolas1b</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>iolas1b</code> macro returns a right justified and zero filled 1-bit field from bit position defined by <code>shift</code> of a byte (8-bit) peripheral register defined by argument <code>reg</code>. The same bit is set. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>Bit field position [0-7]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__basic__data__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a> right justified and zero filled 1-bit field value. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga339752d1bd58dbbff1e370430192af48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iolas1h</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>iolas1h</code> macro returns a right justified and zero filled 1-bit field from bit position defined by <code>shift</code> of a halfword (16-bit) peripheral register defined by argument <code>reg</code>. The same bit is set. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Halfword (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>Bit field position [0-15]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__basic__data__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a> right justified and zero filled 1-bit field value. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="gada196de18c7a2cbef6c12a80fa55b5c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iolas1w</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>iolas1w</code> macro returns a right justified and zero filled 1-bit field from bit position defined by <code>shift</code> of a word (32-bit) peripheral register defined by argument <code>reg</code>. The same bit is set. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Word (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>Bit field position [0-31]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__basic__data__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a> right justified and zero filled 1-bit field value. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga5c9a62149531f7cc8498975165c8a4f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iobfxb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>iobfxb</code> macro returns a bit field of size <code>width</code>, from bit position defined by <code>shift</code>, of a byte (8-bit) peripheral register defined by argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Byte (8-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>Bit field position [0-7]. </td></tr>
    <tr><td class="paramname">width</td><td>bit filed size [1-8]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__basic__data__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a> right justified and zero filled bit field value. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="gac99f555b261c748c741066a92b10fd54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iobfxh</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>iobfxh</code> macro returns a bit field of size <code>width</code>, from bit position defined by <code>shift</code>, of a halfword (16-bit) peripheral register defined by argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Halfword (16-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>Bit field position [0-15]. </td></tr>
    <tr><td class="paramname">width</td><td>bit filed size [1-16]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__basic__data__types.html#ga2e00abb078d312d1d8c4fbcd6be343d8">uint16</a> right justified and zero filled bit field value. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
<a class="anchor" id="ga948c677e91015de42505770c74d188c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define iobfxw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">shift, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">width&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The <code>iobfxw</code> macro returns a bit field of size <code>width</code>, from bit position defined by <code>shift</code>, of a word (32-bit) peripheral register defined by argument <code>reg</code>. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">reg</td><td>Word (32-bit) peripheral register. </td></tr>
    <tr><td class="paramname">shift</td><td>Bit field position [0-31]. </td></tr>
    <tr><td class="paramname">width</td><td>bit filed size [1-32]. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="group__basic__data__types.html#ga9560e25c315bae45d1ed4e2ce49ce55a">uint32</a> right justified and zero filled bit field value. </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Implemented as an inline macro. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.9-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul class="foot">
    <li class="footer">Tue Nov 22 2016 &copy; 2016 NXP Semiconductors, Inc. All rights reserved.
    </li>
  </ul>
</div>
</body>
</html>
