  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir D:/ece527/fp_vitis/hls_component/hls_component 
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/ece527/fp_vitis/hls_component/hls_component/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'D:/ece527/fp_vitis/hls_component/hls_component'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file D:/ece527/fp_vitis/hls_component/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=autoencoder.cpp' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'D:/ece527/fp_vitis/hls_component/autoencoder.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=autoencoder.h' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'D:/ece527/fp_vitis/hls_component/autoencoder.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=testbench.cpp' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'D:/ece527/fp_vitis/hls_component/testbench.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=data.h' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'D:/ece527/fp_vitis/hls_component/data.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=tiny_autoencoder' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-1' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from D:/ece527/fp_vitis/hls_component/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/ece527/fp_vitis/hls_component/hls_component/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../testbench.cpp in debug mode
   Generating csim.exe
In file included from ../../../../testbench.cpp:4:
In file included from ../../../../autoencoder.h:5:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_math.h:27:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
==================================================
  Starting Autoencoder HLS Testbench (10 samples)
==================================================
[Sample 0] Mismatch at index 0 | HLS: 0.521232 vs Ref: 0.00040323 (Diff: 0.520829)
Sample  0: FAIL (64 mismatches)
[Sample 1] Mismatch at index 0 | HLS: 0.482585 vs Ref: 5.9e-06 (Diff: 0.48258)
Sample  1: FAIL (64 mismatches)
[Sample 2] Mismatch at index 0 | HLS: 0.442914 vs Ref: 0.00180418 (Diff: 0.44111)
Sample  2: FAIL (64 mismatches)
[Sample 3] Mismatch at index 0 | HLS: 0.494054 vs Ref: 0 (Diff: 0.494054)
Sample  3: FAIL (64 mismatches)
[Sample 4] Mismatch at index 0 | HLS: 0.492081 vs Ref: 0.00017657 (Diff: 0.491905)
Sample  4: FAIL (64 mismatches)
[Sample 5] Mismatch at index 0 | HLS: 0.436873 vs Ref: 0.00047578 (Diff: 0.436397)
Sample  5: FAIL (64 mismatches)
[Sample 6] Mismatch at index 0 | HLS: 0.521949 vs Ref: 0.00030062 (Diff: 0.521648)
Sample  6: FAIL (64 mismatches)
[Sample 7] Mismatch at index 0 | HLS: 0.401738 vs Ref: 0.00046975 (Diff: 0.401268)
Sample  7: FAIL (64 mismatches)
[Sample 8] Mismatch at index 0 | HLS: 0.456294 vs Ref: 1.363e-05 (Diff: 0.45628)
Sample  8: FAIL (63 mismatches)
[Sample 9] Mismatch at index 0 | HLS: 0.535338 vs Ref: 2.85e-06 (Diff: 0.535335)
Sample  9: FAIL (64 mismatches)
==================================================
  TESTS FAILED: 10 samples had errors.
@E Simulation failed: Function 'main' returns nonzero value '1'.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
ERROR: 4
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.36 seconds; peak allocated memory: 150.676 MB.
