#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Fri Feb 10 14:14:03 2017
# Process ID: 14160
# Log file: C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/pa.fromNcd.tcl}
# create_project -name Dani-I-VGA -dir "C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/planAhead_run_1" -part xc3s200avq100-4
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/Dani_I_VGA_TopModel.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA} }
# set_property target_constrs_file "mercury.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf' to fileset 'constrs_1'
# add_files [list {mercury.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s200avq100-4
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Dani_I_VGA_TopModel.ngc ...
WARNING:NetListWriters:298 - No output is written to Dani_I_VGA_TopModel.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus I_imager/sResult_mux0003<11 : 4> on
   block Dani_I_VGA_TopModel is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file Dani_I_VGA_TopModel.edif ...
ngc2edif: Total memory usage is 77312 kilobytes

Parsing EDIF File [./planAhead_run_1/Dani-I-VGA.data/cache/Dani_I_VGA_TopModel_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/Dani-I-VGA.data/cache/Dani_I_VGA_TopModel_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s200a/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s200a/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s200a/vq100/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s200a/vq100/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'LED<2>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:20]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'LED<2>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:20]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'LED<3>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:21]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'LED<3>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:21]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'BTN' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:22]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'BTN' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:22]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'DIO<0>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:31]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'DIO<0>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:31]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'CIO<0>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:32]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'CIO<0>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:32]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'CIO<1>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:33]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'CIO<1>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:33]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'INPIN<0>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:36]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'INPIN<0>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:36]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'INPIN<1>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:37]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'INPIN<1>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:37]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'INPIN<2>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:38]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'INPIN<2>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:38]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'INPIN<3>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:39]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'INPIN<3>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:39]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'IO<22>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:64]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'IO<22>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:64]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'IO<23>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:65]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'IO<23>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:65]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'IO<24>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:66]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'IO<24>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:66]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'IO<25>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:67]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'IO<25>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:67]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'IO<26>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:71]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'IO<26>' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:71]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch_oen' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:74]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'switch_oen' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:74]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'memory_oen' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:75]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'memory_oen' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:75]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'fpga_csn' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:78]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'fpga_csn' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:78]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'flash_csn' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:79]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'flash_csn' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:79]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'spi_mosi' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:80]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'spi_mosi' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:80]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'spi_miso' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:81]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'spi_miso' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:81]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'spi_sck' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:82]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'spi_sck' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:82]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'adc_miso' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:85]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'adc_miso' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:85]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'adc_mosi' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:86]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'adc_mosi' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:86]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'adc_sck' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:87]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'adc_sck' [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf:87]
INFO: [Common 17-14] Message 'Constraints 18-11' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
Finished Parsing UCF File [C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/mercury.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 32c14f3c
link_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 445.535 ; gain = 56.035
# read_xdl -file "C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/Dani_I_VGA_TopModel.ncd"
Release 14.7 - xdl P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '3s200a.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "Dani_I_VGA_TopModel" is an NCD, version 3.2, device xc3s200a, package vq100, speed -4
Successfully converted design 'C:\Users\Craig Vella\Documents\ISEProjects\Dani-I-VGA\Dani_I_VGA_TopModel.ncd' to 'C:\Users\Craig Vella\Documents\ISEProjects\Dani-I-VGA\Dani_I_VGA_TopModel.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/Dani_I_VGA_TopModel.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/Dani_I_VGA_TopModel.ncd
INFO: [Designutils 20-671] Placed 684 instances
read_xdl: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 452.891 ; gain = 7.355
# if {[catch {read_twx -name results_1 -file "C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/Dani_I_VGA_TopModel.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA/Dani_I_VGA_TopModel.twx\": $eInfo"
# }
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/Craig Vella/Documents/ISEProjects/Dani-I-VGA\planAhead_pid14160.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Feb 10 14:15:50 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
