0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/wilso/OneDrive/Lab_3/Vivado/Basic_Question_1/Basic_Question_1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_3/Basic/Clock_Divider_t.v,1697704933,verilog,,,,Clock_Divider_t,,,,,,,,
C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_3/Basic/Lab3_Clock_Divider.v,1697707590,verilog,,C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_3/Basic/Clock_Divider_t.v,,Clock_Divider,,,,,,,,
