// Seed: 2843603723
module module_0 (
    input supply0 id_0,
    input wand id_1,
    output tri1 id_2,
    input tri void id_3,
    output tri id_4
);
  assign id_4 = -1;
  assign id_2 = id_1;
  wire id_6 = id_3;
endmodule : SymbolIdentifier
module module_1 (
    output tri id_0,
    input wire id_1,
    output uwire id_2,
    input wor id_3,
    output uwire id_4,
    input tri1 id_5,
    input supply0 id_6,
    output tri id_7,
    input supply1 id_8,
    output wand id_9,
    output wor id_10,
    output wor id_11,
    input supply1 id_12,
    input wor id_13,
    output tri1 id_14,
    output supply1 id_15,
    output tri id_16,
    input wire id_17,
    output uwire id_18,
    id_33,
    input tri0 id_19,
    input supply1 id_20,
    output wire id_21,
    input wire id_22,
    input wand id_23,
    output wor id_24,
    output tri1 id_25,
    output tri1 id_26,
    input wor id_27,
    output tri id_28,
    input wand id_29,
    inout supply0 id_30,
    input wor id_31
);
  wire id_34;
  tri  id_35 = id_1 - id_1, id_36;
  always_latch id_18 = -1;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_16,
      id_12,
      id_30
  );
  assign modCall_1.type_2 = 0;
  assign id_15 = id_27;
  tri id_37, id_38, id_39, id_40, id_41 = -1;
  wire id_42;
  assign id_33[1'b0] = -1;
endmodule
