# //  Questa Sim
# //  Version 2020.2_2 linux Jun 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Warning: License feature 'msimviewer' will expire in 2 days.
# Loading project miniLab 1
# Compile of AFU.h failed with 1 errors.
# Compile of afu.sv failed with 4 errors.
# Compile of AFU.cpp failed with 1 errors.
# Compile of main.cpp failed with 1 errors.
# Compile of ccip_interface_reg.sv failed with 2 errors.
# Compile of ccip_std_afu.sv failed with 2 errors.
# Compile of fifo.sv was successful.
# Compile of fifo_tb.sv was successful.
# 8 compiles, 6 failed with 11 errors.
# Compile of AFU.h failed with 1 errors.
# Compile of afu.sv failed with 4 errors.
# Compile of AFU.cpp failed with 1 errors.
# Compile of main.cpp failed with 1 errors.
# Compile of ccip_interface_reg.sv failed with 2 errors.
# Compile of ccip_std_afu.sv failed with 2 errors.
# Compile of fifo.sv was successful.
# Compile of fifo_tb.sv was successful.
# 8 compiles, 6 failed with 11 errors.
# Compile of AFU.h failed with 1 errors.
# Compile of afu.sv failed with 4 errors.
# Compile of AFU.cpp failed with 1 errors.
# Compile of main.cpp failed with 1 errors.
# Compile of ccip_interface_reg.sv failed with 2 errors.
# Compile of ccip_std_afu.sv failed with 2 errors.
# Compile of fifo.sv was successful.
# Compile of fifo_tb.sv was successful.
# 8 compiles, 6 failed with 11 errors.
vsim work.fifo_tb -novopt
# vsim work.fifo_tb -novopt 
# Start time: 18:51:33 on Jan 27,2021
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 18:51:33 on Jan 27,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 5
# Load canceled
vsim -novopt work.fifo_tb
# vsim -novopt work.fifo_tb 
# Start time: 18:51:49 on Jan 27,2021
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 18:51:49 on Jan 27,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vsim -vopt work.fifo_tb
# vsim -vopt work.fifo_tb 
# Start time: 18:52:00 on Jan 27,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Warning: License feature 'msimhdlsim' will expire in 2 days.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
run
# Error, incorrect value recorded. Expected:                     1, Got:                     0
# Error, incorrect value recorded. Expected:                    -8, Got:                     1
# Compile of fifo.sv was successful.
# Compile of fifo_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
run
# Error, incorrect value recorded. Expected:                     3, Got:                    -8
# Error, incorrect value recorded. Expected:                 16457, Got:                     3
# Error, incorrect value recorded. Expected:              89320567, Got:                 16457
# Error, incorrect value recorded. Expected:        58947128924718, Got:              89320567
# Error, incorrect value recorded. Expected:               -123567, Got:        58947128924718
# Error, incorrect value recorded. Expected:                    55, Got:               -123567
# Error. Failed retention (enable lock) test. Expected:                    55, Got:               -123567
# Errors:           9
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : /filespace/n/nhayden/ece554/ece554_miniproject/ccip_mmio/hw/fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at /filespace/n/nhayden/ece554/ece554_miniproject/ccip_mmio/hw/fifo_tb.sv line 93
# Load canceled
vsim -vopt work.fifo_tb
# End time: 18:53:28 on Jan 27,2021, Elapsed time: 0:01:28
# Errors: 0, Warnings: 2
# vsim -vopt work.fifo_tb 
# Start time: 18:53:28 on Jan 27,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Warning: License feature 'msimhdlsim' will expire in 2 days.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
run
# Error, incorrect value recorded. Expected:                     1, Got:                     0
# Error, incorrect value recorded. Expected:                    -8, Got:                     1
# Compile of fifo.sv was successful.
# Compile of fifo_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -vopt work.fifo_tb
# End time: 18:54:06 on Jan 27,2021, Elapsed time: 0:00:38
# Errors: 0, Warnings: 2
# vsim -vopt work.fifo_tb 
# Start time: 18:54:06 on Jan 27,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: License feature 'msimhdlsim' will expire in 2 days.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
run
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error, incorrect value recorded. Expected:                     1, Got:                     0
# Error, incorrect value recorded. Expected:                    -8, Got:                     1
run -all
# Error, incorrect value recorded. Expected:                     3, Got:                    -8
# Error, incorrect value recorded. Expected:                 16457, Got:                     3
# Error, incorrect value recorded. Expected:              89320567, Got:                 16457
# Error, incorrect value recorded. Expected:        58947128924718, Got:              89320567
# Error, incorrect value recorded. Expected:               -123567, Got:        58947128924718
# Error, incorrect value recorded. Expected:                    55, Got:               -123567
# Error. Failed retention (enable lock) test. Expected:                    55, Got:               -123567
# Errors:          10
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : /filespace/n/nhayden/ece554/ece554_miniproject/ccip_mmio/hw/fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at /filespace/n/nhayden/ece554/ece554_miniproject/ccip_mmio/hw/fifo_tb.sv line 93
# Compile of fifo.sv was successful.
# Compile of fifo_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -novopt work.fifo_tb
# End time: 19:03:44 on Jan 27,2021, Elapsed time: 0:09:38
# Errors: 0, Warnings: 2
# vsim -novopt work.fifo_tb 
# Start time: 19:03:44 on Jan 27,2021
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 19:03:44 on Jan 27,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vsim -novopt work.fifo_tb
# vsim -novopt work.fifo_tb 
# Start time: 19:03:49 on Jan 27,2021
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 19:03:50 on Jan 27,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vsim -vopt work.fifo_tb
# vsim -vopt work.fifo_tb 
# Start time: 19:04:04 on Jan 27,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Warning: License feature 'msimhdlsim' will expire in 2 days.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
run -all
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error, incorrect value recorded. Expected:                     1, Got:                     0
# Error, incorrect value recorded. Expected:                    -8, Got:                     1
# Error, incorrect value recorded. Expected:                     3, Got:                    -8
# Error, incorrect value recorded. Expected:                 16457, Got:                     3
# Error, incorrect value recorded. Expected:              89320567, Got:                 16457
# Error, incorrect value recorded. Expected:        58947128924718, Got:              89320567
# Error, incorrect value recorded. Expected:               -123567, Got:        58947128924718
# Error, incorrect value recorded. Expected:                    55, Got:               -123567
# Error. Failed retention (enable lock) test. Expected:                    55, Got:               -123567
# Errors:          10
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : /filespace/n/nhayden/ece554/ece554_miniproject/ccip_mmio/hw/fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at /filespace/n/nhayden/ece554/ece554_miniproject/ccip_mmio/hw/fifo_tb.sv line 93
# Compile of fifo.sv failed with 1 errors.
# Compile of fifo_tb.sv was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of fifo.sv failed with 1 errors.
# Compile of fifo_tb.sv was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of fifo.sv failed with 1 errors.
# Compile of fifo_tb.sv was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of fifo.sv failed with 1 errors.
# Compile of fifo_tb.sv was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of fifo.sv was successful.
# Compile of fifo_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -vopt work.fifo_tb
# End time: 19:09:20 on Jan 27,2021, Elapsed time: 0:05:16
# Errors: 0, Warnings: 6
# vsim -vopt work.fifo_tb 
# Start time: 19:09:20 on Jan 27,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: License feature 'msimhdlsim' will expire in 2 days.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
run
# Error, incorrect value recorded. Expected:                     1, Got:                     0
# Error, incorrect value recorded. Expected:                    -8, Got:                     1
run -all
# Error, incorrect value recorded. Expected:                     3, Got:                    -8
# Error, incorrect value recorded. Expected:                 16457, Got:                     3
# Error, incorrect value recorded. Expected:              89320567, Got:                 16457
# Error, incorrect value recorded. Expected:        58947128924718, Got:              89320567
# Error, incorrect value recorded. Expected:               -123567, Got:        58947128924718
# Error, incorrect value recorded. Expected:                    55, Got:               -123567
# Error. Failed retention (enable lock) test. Expected:                    55, Got:               -123567
# Errors:           9
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : /filespace/n/nhayden/ece554/ece554_miniproject/ccip_mmio/hw/fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at /filespace/n/nhayden/ece554/ece554_miniproject/ccip_mmio/hw/fifo_tb.sv line 93
# Compile of fifo.sv was successful.
# Compile of fifo_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -vopt work.fifo_tb
# End time: 19:16:08 on Jan 27,2021, Elapsed time: 0:06:48
# Errors: 0, Warnings: 2
# vsim -vopt work.fifo_tb 
# Start time: 19:16:08 on Jan 27,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: License feature 'msimhdlsim' will expire in 2 days.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
run -all
# Error, incorrect value recorded. Expected:                     1, Got:                     0
# Error, incorrect value recorded. Expected:                    -8, Got:                     1
# Error, incorrect value recorded. Expected:                     3, Got:                    -8
# Error, incorrect value recorded. Expected:                 16457, Got:                     3
# Error, incorrect value recorded. Expected:              89320567, Got:                 16457
# Error, incorrect value recorded. Expected:        58947128924718, Got:              89320567
# Error, incorrect value recorded. Expected:               -123567, Got:        58947128924718
# Error, incorrect value recorded. Expected:                    55, Got:               -123567
# Error. Failed retention (enable lock) test. Expected:                    55, Got:               -123567
# Errors:           9
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : /filespace/n/nhayden/ece554/ece554_miniproject/ccip_mmio/hw/fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at /filespace/n/nhayden/ece554/ece554_miniproject/ccip_mmio/hw/fifo_tb.sv line 93
# Compile of fifo.sv was successful.
# Compile of fifo_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
# Compile of fifo.sv was successful.
# Compile of fifo_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -vopt work.fifo_tb
# End time: 19:17:46 on Jan 27,2021, Elapsed time: 0:01:38
# Errors: 0, Warnings: 3
# vsim -vopt work.fifo_tb 
# Start time: 19:17:46 on Jan 27,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: License feature 'msimhdlsim' will expire in 2 days.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
run -all
# Error, incorrect value recorded. Expected:                     1, Got:                     0
# Error, incorrect value recorded. Expected:                    -8, Got:                     1
# Error, incorrect value recorded. Expected:                     3, Got:                    -8
# Error, incorrect value recorded. Expected:                 16457, Got:                     3
# Error, incorrect value recorded. Expected:              89320567, Got:                 16457
# Error, incorrect value recorded. Expected:        58947128924718, Got:              89320567
# Error, incorrect value recorded. Expected:               -123567, Got:        58947128924718
# Error, incorrect value recorded. Expected:                    55, Got:               -123567
# Error. Failed retention (enable lock) test. Expected:                    55, Got:               -123567
# Errors:           9
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : /filespace/n/nhayden/ece554/ece554_miniproject/ccip_mmio/hw/fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at /filespace/n/nhayden/ece554/ece554_miniproject/ccip_mmio/hw/fifo_tb.sv line 93
# Compile of fifo.sv failed with 2 errors.
# Compile of fifo_tb.sv was successful.
# 2 compiles, 1 failed with 2 errors.
# Compile of fifo.sv failed with 2 errors.
# Compile of fifo_tb.sv was successful.
# 2 compiles, 1 failed with 2 errors.
# Compile of fifo.sv was successful.
# Compile of fifo_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -vopt work.fifo_tb
# End time: 19:22:41 on Jan 27,2021, Elapsed time: 0:04:55
# Errors: 0, Warnings: 4
# vsim -vopt work.fifo_tb 
# Start time: 19:22:41 on Jan 27,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: License feature 'msimhdlsim' will expire in 2 days.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
run -all
# Errors:           0
# YAHOO!!! All tests passed.
# ** Note: $stop    : /filespace/n/nhayden/ece554/ece554_miniproject/ccip_mmio/hw/fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at /filespace/n/nhayden/ece554/ece554_miniproject/ccip_mmio/hw/fifo_tb.sv line 93
