<?xml version="1.0" encoding="utf-8"?>
<!--
    Copyright Â© 2015 Michael V. Franklin
     
    This file is free software: you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    This file is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with this file.  If not, see <http://www.gnu.org/licenses/>.
-->
<Peripheral>
  <Name>LTDC</Name>
  <Description>LCD-TFT Controller</Description>
  <Offset>0x00000040</Offset>
  <Registers>
    <Register>
      <Name>SSCR</Name>
      <Description>LTDC Synchronization Size Configuration Register
This register defines the number of Horizontal Synchronization pixels minus 1 and the
number of Vertical Synchronization lines minus 1. Refer to Figure 82 and Section 16.4:
LTDC programmable parameters for an example of configuration.</Description>
      <Offset>0x08</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>HSW</Name>
          <Description>Horizontal Synchronization Width (in units of pixel clock period) 
These bits define the number of Horizontal Synchronization pixel minus 1.</Description>
          <EndBit>27</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>VSH</Name>
          <Description>Vertical Synchronization Height (in units of horizontal scan line) 
These bits define the vertical Synchronization height minus 1. It represents the
number
of horizontal synchronization lines.</Description>
          <EndBit>10</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>BPCR</Name>
      <Description>LTDC Back Porch Configuration Register
This register defines the accumulated number of Horizontal Synchronization and back porch
pixels minus 1 (HSYNC Width + HBP- 1) and the accumulated number of Vertical
Synchronization and back porch lines minus 1 (VSYNC Height + VBP - 1). Refer to
Figure 82 and Section 16.4: LTDC programmable parameters for an example of
configuration.</Description>
      <Offset>0x0C</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>AHBP</Name>
          <Description>Accumulated Horizontal back porch (in units of pixel clock period) 
These bits define the Accumulated Horizontal back porch width which includes the
Horizontal Synchronization and Horizontal back porch pixels minus 1.
The Horizontal back porch is the period between Horizontal Synchronization going
inactive and the start of the active display part of the next scan line.</Description>
          <EndBit>27</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>AVBP</Name>
          <Description>Accumulated Vertical back porch (in units of horizontal scan line) 
These bits define the accumulated Vertical back porch width which includes the Vertical
Synchronization and Vertical back porch lines minus 1.
The Vertical back porch is the number of horizontal scan lines at a start of frame to the
start of the first active scan line of the next frame.</Description>
          <EndBit>10</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>AWCR</Name>
      <Description>LTDC Active Width Configuration Register
This register defines the accumulated number of Horizontal Synchronization, back porch
and Active pixels minus 1 (HSYNC width + HBP + Active Width - 1) and the accumulated
number of Vertical Synchronization, back porch lines and Active lines minus 1 (VSYNC
Height+ BVBP + Active Height - 1). Refer to Figure 82 and Section 16.4: LTDC
programmable parameters for an example of configuration.</Description>
      <Offset>0x10</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>AAW</Name>
          <Description>Accumulated Active Width (in units of pixel clock period) 
These bits define the Accumulated Active Width which includes the Horizontal
Synchronization, Horizontal back porch and Active pixels minus 1.
The Active Width is the number of pixels in active display area of the panel scan line. The
maximum Active Width supported is 0x400.</Description>
          <EndBit>27</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>AAH</Name>
          <Description>Accumulated Active Height (in units of horizontal scan line) 
These bits define the Accumulated Height which includes the Vertical Synchronization,
Vertical back porch and the Active Height lines minus 1. The Active Height is the number
of active lines in the panel. The maximum Active Height supported is 0x300.</Description>
          <EndBit>10</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>TWCR</Name>
      <Description>LTDC Total Width Configuration Register
This register defines the accumulated number of Horizontal Synchronization, back porch,
Active and front porch pixels minus 1 (HSYNC Width + HBP + Active Width + HFP - 1) and
the accumulated number of Vertical Synchronization, back porch lines, Active and Front
lines minus 1 (VSYNC Height+ BVBP + Active Height + VFP - 1). Refer to Figure 82 and
Section 16.4: LTDC programmable parameters for an example of configuration.</Description>
      <Offset>0x14</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>TOTALW</Name>
          <Description>Total Width (in units of pixel clock period) 
These bits defines the accumulated Total Width which includes the Horizontal
Synchronization, Horizontal back porch, Active Width and Horizontal front porch pixels
minus 1.</Description>
          <EndBit>27</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>TOTALH</Name>
          <Description>Total Height (in units of horizontal scan line) 
These bits defines the accumulated Height which includes the Vertical Synchronization,
Vertical back porch, the Active Height and Vertical front porch Height lines minus 1.</Description>
          <EndBit>10</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>GCR</Name>
      <Description>LTDC Global Control Register
This register defines the global configuration of the LCD-TFT controller.</Description>
      <Offset>0x18</Offset>
      <ResetValue>0x00002220</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>HSPOL</Name>
          <Description>Horizontal Synchronization Polarity 
This bit is set and cleared by software.
0: Horizontal Synchronization polarity is active low
1: Horizontal Synchronization polarity is active high</Description>
          <EndBit>31</EndBit>
          <StartBit>31</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>VSPOL</Name>
          <Description>Vertical Synchronization Polarity 
This bit is set and cleared by software.
0: Vertical Synchronization is active low
1: Vertical Synchronization is active high</Description>
          <EndBit>30</EndBit>
          <StartBit>30</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>DEPOL</Name>
          <Description>Data Enable Polarity 
This bit is set and cleared by software.
0: Data Enable polarity is active low
1: Data Enable polarity is active high</Description>
          <EndBit>29</EndBit>
          <StartBit>29</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>PCPOL</Name>
          <Description>Pixel Clock Polarity 
This bit is set and cleared by software.
0: input pixel clock
1: inverted input pixel clock</Description>
          <EndBit>28</EndBit>
          <StartBit>28</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>DEN</Name>
          <Description>Dither Enable 
This bit is set and cleared by software.
0: Dither disable
1: Dither enable</Description>
          <EndBit>16</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>DRW</Name>
          <Description>Dither Red Width 
These bits return the Dither Red Bits</Description>
          <EndBit>14</EndBit>
          <StartBit>12</StartBit>
          <Mutability>r</Mutability>
        </BitField>
        <BitField>
          <Name>DGW</Name>
          <Description>Dither Green Width 
These bits return the Dither Green Bits</Description>
          <EndBit>10</EndBit>
          <StartBit>8</StartBit>
          <Mutability>r</Mutability>
        </BitField>
        <BitField>
          <Name>DBW</Name>
          <Description>Dither Blue Width 
These bits return the Dither Blue Bits</Description>
          <EndBit>6</EndBit>
          <StartBit>4</StartBit>
          <Mutability>r</Mutability>
        </BitField>
        <BitField>
          <Name>LTDCEN</Name>
          <Description>LCD-TFT controller enable bit 
This bit is set and cleared by software.
0: LTDC disable
1: LTDC enable</Description>
          <EndBit>0</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>SRCR</Name>
      <Description>LTDC Shadow Reload Configuration Register
This register allows to reload either immediately or during the vertical blanking period, the
shadow registers values to the active registers. The shadow registers are all Layer 1 and
Layer 2 registers except the LTDC_L1CLUTWR and the LTDC_L2CLUTWR.
Note: The shadow registers read back the active values. Until the reload has been done, the 'old'
value will be read.</Description>
      <Offset>0x24</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>VBR</Name>
          <Description>Vertical Blanking Reload 
This bit is set by software and cleared only by hardware after reload. (it cannot
be cleared through register write once it is set)
0: No effect
1: The shadow registers are reloaded during the vertical blanking period (at the
beginning of the first line after the Active Display Area)</Description>
          <EndBit>1</EndBit>
          <StartBit>1</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>IMR</Name>
          <Description>Immediate Reload 
This bit is set by software and cleared only by hardware after reload.
0: No effect
1: The shadow registers are reloaded immediately</Description>
          <EndBit>0</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>BCCR</Name>
      <Description>LTDC Background Color Configuration Register
This register defines the background color (RGB888).</Description>
      <Offset>0x2C</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>BCRED</Name>
          <Description>Background Color Red value 
These bits configure the background red value</Description>
          <EndBit>23</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>BCGREEN</Name>
          <Description>Background Color Green value 
These bits configure the background green value</Description>
          <EndBit>15</EndBit>
          <StartBit>8</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>BCBLUE</Name>
          <Description>Background Color Blue value 
These bits configure the background blue value</Description>
          <EndBit>7</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>IER</Name>
      <Description>LTDC Interrupt Enable Register
This register determines which status flags generate an interrupt request by setting the
corresponding bit to 1.</Description>
      <Offset>0x34</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>RRIE</Name>
          <Description>Register Reload interrupt enable 
This bit is set and cleared by software
0: Register Reload interrupt disable
1: Register Reload interrupt enable</Description>
          <EndBit>3</EndBit>
          <StartBit>3</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>TERRIE</Name>
          <Description>Transfer Error Interrupt Enable 
This bit is set and cleared by software
0: Transfer Error interrupt disable
1: Transfer Error interrupt enable</Description>
          <EndBit>2</EndBit>
          <StartBit>2</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>FUIE</Name>
          <Description>FIFO Underrun Interrupt Enable 
This bit is set and cleared by software
0: FIFO Underrun interrupt disable
1: FIFO Underrun Interrupt enable</Description>
          <EndBit>1</EndBit>
          <StartBit>1</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>LIE</Name>
          <Description>Line Interrupt Enable 
This bit is set and cleared by software
0: Line interrupt disable
1: Line Interrupt enable</Description>
          <EndBit>0</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>ISR</Name>
      <Description>LTDC Interrupt Status Register
This register returns the interrupt status flag</Description>
      <Offset>0x38</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>RRIF</Name>
          <Description>Register Reload Interrupt Flag 
0: No Register Reload interrupt generated
1: Register Reload interrupt generated when a vertical blanking reload occurs (and the
first line after the active area is reached)</Description>
          <EndBit>3</EndBit>
          <StartBit>3</StartBit>
          <Mutability>r</Mutability>
        </BitField>
        <BitField>
          <Name>TERRIF</Name>
          <Description>Transfer Error interrupt flag 
0: No Transfer Error interrupt generated
1: Transfer Error interrupt generated when a Bus error occurs</Description>
          <EndBit>2</EndBit>
          <StartBit>2</StartBit>
          <Mutability>r</Mutability>
        </BitField>
        <BitField>
          <Name>FUIF</Name>
          <Description>FIFO Underrun Interrupt flag 
0: NO FIFO Underrun interrupt generated.
1: A FIFO underrun interrupt is generated, if one of the layer FIFOs is empty and pixel
data is read from the FIFO</Description>
          <EndBit>1</EndBit>
          <StartBit>1</StartBit>
          <Mutability>r</Mutability>
        </BitField>
        <BitField>
          <Name>LIF</Name>
          <Description>Line Interrupt flag 
0: No Line interrupt generated
1: A Line interrupt is generated, when a programmed line is reached</Description>
          <EndBit>0</EndBit>
          <StartBit>0</StartBit>
          <Mutability>r</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>ICR</Name>
      <Description>LTDC Interrupt Clear Register</Description>
      <Offset>0x3C</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>CRRIF</Name>
          <Description>Clears Register Reload Interrupt Flag 
0: No effect
1: Clears the RRIF flag in the LTDC_ISR register</Description>
          <EndBit>3</EndBit>
          <StartBit>3</StartBit>
          <Mutability>w</Mutability>
        </BitField>
        <BitField>
          <Name>CTERRIF</Name>
          <Description>Clears the Transfer Error Interrupt Flag 
0: No effect
1: Clears the TERRIF flag in the LTDC_ISR register.</Description>
          <EndBit>2</EndBit>
          <StartBit>2</StartBit>
          <Mutability>w</Mutability>
        </BitField>
        <BitField>
          <Name>CFUIF</Name>
          <Description>Clears the FIFO Underrun Interrupt flag 
0: No effect
1: Clears the FUDERRIF flag in the LTDC_ISR register.</Description>
          <EndBit>1</EndBit>
          <StartBit>1</StartBit>
          <Mutability>w</Mutability>
        </BitField>
        <BitField>
          <Name>CLIF</Name>
          <Description>Clears the Line Interrupt Flag 
0: No effect
1: Clears the LIF flag in the LTDC_ISR register.</Description>
          <EndBit>0</EndBit>
          <StartBit>0</StartBit>
          <Mutability>w</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>LIPCR</Name>
      <Description>LTDC Line Interrupt Position Configuration Register
This register defines the position of the line interrupt. The line value to be programmed
depends on the timings parameters. Refer to Figure 82.</Description>
      <Offset>0x40</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>LIPOS</Name>
          <Description>Line Interrupt Position 
These bits configure the line interrupt position</Description>
          <EndBit>10</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>CPSR</Name>
      <Description>LTDC Current Position Status Register
This register defines the position of the line interrupt. The line value to be programmed
depends on the timings parameters. Refer to Figure 82.</Description>
      <Offset>0x44</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>CXPOS</Name>
          <Description>Current X Position 
These bits return the current X position</Description>
          <EndBit>31</EndBit>
          <StartBit>16</StartBit>
          <Mutability>r</Mutability>
        </BitField>
        <BitField>
          <Name>CYPOS</Name>
          <Description>Current Y Position 
These bits return the current Y position</Description>
          <EndBit>15</EndBit>
          <StartBit>0</StartBit>
          <Mutability>r</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>CDSR</Name>
      <Description>LTDC Current Display Status Register
This register returns the status of the current display phase which is controlled by the
HSYNC, VSYNC, and Horizontal/Vertical DE signals.
Example: if the current display phase is the vertical synchronization, the VSYNCS bit is set
(active high). If the current display phase is the horizontal synchronization, the HSYNCS bit
is active high.</Description>
      <Offset>0x48</Offset>
      <ResetValue>0x0000000F</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>HSYNCS</Name>
          <Description>Horizontal Synchronization display Status 
0: Active low
1: Active high</Description>
          <EndBit>3</EndBit>
          <StartBit>3</StartBit>
          <Mutability>r</Mutability>
        </BitField>
        <BitField>
          <Name>VSYNCS</Name>
          <Description>Vertical Synchronization display Status 
0: Active low
1: Active high</Description>
          <EndBit>2</EndBit>
          <StartBit>2</StartBit>
          <Mutability>r</Mutability>
        </BitField>
        <BitField>
          <Name>HDES</Name>
          <Description>Horizontal Data Enable display Status 
0: Active low
1: Active high</Description>
          <EndBit>1</EndBit>
          <StartBit>1</StartBit>
          <Mutability>r</Mutability>
        </BitField>
        <BitField>
          <Name>VDES</Name>
          <Description>Vertical Data Enable display Status 
0: Active low
1: Active high</Description>
          <EndBit>0</EndBit>
          <StartBit>0</StartBit>
          <Mutability>r</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L1CR</Name>
      <Description>LTDC Layer 1 Control Register</Description>
      <Offset>0x84</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>CLUTEN</Name>
          <Description>Color Look-Up Table Enable 
This bit is set and cleared by software.
0: Color Look-Up Table disable
1: Color Look-Up Table enable
The CLUT is only meaningful for L8, AL44 and AL88 pixel format. Refer to Color Look-Up
Table (CLUT) on page 484</Description>
          <EndBit>4</EndBit>
          <StartBit>4</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>COLKEN</Name>
          <Description>Color Keying Enable 
This bit is set and cleared by software.
0: Color Keying disable
1: Color Keying enable</Description>
          <EndBit>1</EndBit>
          <StartBit>1</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>LEN</Name>
          <Description>Layer Enable 
This bit is set and cleared by software.
0: Layer disable
1: Layer enable</Description>
          <EndBit>0</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L2CR</Name>
      <Description>LTDC Layer 2 Control Register</Description>
      <Offset>0x0104</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>CLUTEN</Name>
          <Description>Color Look-Up Table Enable 
This bit is set and cleared by software.
0: Color Look-Up Table disable
1: Color Look-Up Table enable
The CLUT is only meaningful for L8, AL44 and AL88 pixel format. Refer to Color Look-Up
Table (CLUT) on page 484</Description>
          <EndBit>4</EndBit>
          <StartBit>4</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>COLKEN</Name>
          <Description>Color Keying Enable 
This bit is set and cleared by software.
0: Color Keying disable
1: Color Keying enable</Description>
          <EndBit>1</EndBit>
          <StartBit>1</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>LEN</Name>
          <Description>Layer Enable 
This bit is set and cleared by software.
0: Layer disable
1: Layer enable</Description>
          <EndBit>0</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L1WHPCR</Name>
      <Description>LTDC Layer 1 Window Horizontal Position Configuration Register
This register defines the Horizontal Position (first and last pixel) of the layer 1 or 2 window.
The first visible pixel of a line is the programmed value of AHBP[10:0] bits + 1 in the
LTDC_BPCR register.
Example:
The LTDC_BPCR register is configured to 0x000E0005(AHBP[11:0] is 0xE) and the
LTDC_AWCR register is configured to 0x028E01E5(AAW[11:0] is 0x28E). To configure the
horizontal position of a window size of 630x460, with horizontal start offset of 5 pixels in the
Active data area.
1. Layer window first pixel: WHSTPOS[11:0] should be programmed to 0x14 (0xE+1+0x5)
2. Layer window last pixel: WHSPPOS[11:0] should be programmed to 0x28A
The last visible pixel of a line is the programmed value of AAW[10:0] bits in the
LTDC_AWCR register. All values within this range are allowed.</Description>
      <Offset>0x88</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>WHSPPOS</Name>
          <Description>Window Horizontal Stop Position 
These bits configure the last visible pixel of a line of the layer window.</Description>
          <EndBit>27</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>WHSTPOS</Name>
          <Description>Window Horizontal Start Position 
These bits configure the first visible pixel of a line of the layer window.</Description>
          <EndBit>11</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L2WHPCR</Name>
      <Description>LTDC Layer 2 Window Horizontal Position Configuration Register
This register defines the Horizontal Position (first and last pixel) of the layer 1 or 2 window.
The first visible pixel of a line is the programmed value of AHBP[10:0] bits + 1 in the
LTDC_BPCR register.
Example:
The LTDC_BPCR register is configured to 0x000E0005(AHBP[11:0] is 0xE) and the
LTDC_AWCR register is configured to 0x028E01E5(AAW[11:0] is 0x28E). To configure the
horizontal position of a window size of 630x460, with horizontal start offset of 5 pixels in the
Active data area.
1. Layer window first pixel: WHSTPOS[11:0] should be programmed to 0x14 (0xE+1+0x5)
2. Layer window last pixel: WHSPPOS[11:0] should be programmed to 0x28A
The last visible pixel of a line is the programmed value of AAW[10:0] bits in the
LTDC_AWCR register. All values within this range are allowed.</Description>
      <Offset>0x0108</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>WHSPPOS</Name>
          <Description>Window Horizontal Stop Position 
These bits configure the last visible pixel of a line of the layer window.</Description>
          <EndBit>27</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>WHSTPOS</Name>
          <Description>Window Horizontal Start Position 
These bits configure the first visible pixel of a line of the layer window.</Description>
          <EndBit>11</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L1WVPCR</Name>
      <Description>LTDC Layer 1 Window Vertical Position Configuration Register
This register defines the vertical position (first and last line) of the layer1 or 2 window.
The first visible line of a frame is the programmed value of AVBP[10:0] bits + 1 in the
register LTDC_BPCR register.
The last visible line of a frame is the programmed value of AAH[10:0] bits in the
LTDC_AWCR register. All values within this range are allowed.
Example:
The LTDC_BPCR register is configured to 0x000E0005 (AVBP[10:0] is 0x5) and the
LTDC_AWCR register is configured to 0x028E01E5 (AAH[10:0] is 0x1E5). To configure the
vertical position of a window size of 630x460, with vertical start offset of 8 lines in the Active
data area:
1. Layer window first line: WVSTPOS[10:0] should be programmed to 0xE (0x5 + 1 + 0x8)
2. Layer window last line: WVSPPOS[10:0] should be programmed to 0x1DA</Description>
      <Offset>0x8C</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>WVSPPOS</Name>
          <Description>Window Vertical Stop Position 
These bits configures the last visible line of the layer window.</Description>
          <EndBit>26</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>WVSTPOS</Name>
          <Description>Window Vertical Start Position 
These bits configure the first visible line of the layer window.</Description>
          <EndBit>10</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L2WVPCR</Name>
      <Description>LTDC Layer 2 Window Vertical Position Configuration Register
This register defines the vertical position (first and last line) of the layer1 or 2 window.
The first visible line of a frame is the programmed value of AVBP[10:0] bits + 1 in the
register LTDC_BPCR register.
The last visible line of a frame is the programmed value of AAH[10:0] bits in the
LTDC_AWCR register. All values within this range are allowed.
Example:
The LTDC_BPCR register is configured to 0x000E0005 (AVBP[10:0] is 0x5) and the
LTDC_AWCR register is configured to 0x028E01E5 (AAH[10:0] is 0x1E5). To configure the
vertical position of a window size of 630x460, with vertical start offset of 8 lines in the Active
data area:
1. Layer window first line: WVSTPOS[10:0] should be programmed to 0xE (0x5 + 1 + 0x8)
2. Layer window last line: WVSPPOS[10:0] should be programmed to 0x1DA</Description>
      <Offset>0x010C</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>WVSPPOS</Name>
          <Description>Window Vertical Stop Position 
These bits configures the last visible line of the layer window.</Description>
          <EndBit>26</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>WVSTPOS</Name>
          <Description>Window Vertical Start Position 
These bits configure the first visible line of the layer window.</Description>
          <EndBit>10</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L1CKCR</Name>
      <Description>LTDC Layer 1 Color Keying Configuration Register
This register defines the color key value (RGB), which is used by the Color Keying.</Description>
      <Offset>0x90</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>CKRED</Name>
          <Description>Color Key Red value </Description>
          <EndBit>23</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>CKGREEN</Name>
          <Description>Color Key Green value </Description>
          <EndBit>15</EndBit>
          <StartBit>8</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>CKBLUE</Name>
          <Description>Color Key Blue value </Description>
          <EndBit>7</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L2CKCR</Name>
      <Description>LTDC Layer 2 Color Keying Configuration Register
This register defines the color key value (RGB), which is used by the Color Keying.</Description>
      <Offset>0x0110</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>CKRED</Name>
          <Description>Color Key Red value </Description>
          <EndBit>23</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>CKGREEN</Name>
          <Description>Color Key Green value </Description>
          <EndBit>15</EndBit>
          <StartBit>8</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>CKBLUE</Name>
          <Description>Color Key Blue value </Description>
          <EndBit>7</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L1PFCR</Name>
      <Description>LTDC Layer 1 Pixel Format Configuration Register
This register defines the pixel format which is used for the stored data in the frame buffer of
a layer. The pixel data is read from the frame buffer and then transformed to the internal
format 8888 (ARGB).</Description>
      <Offset>0x94</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>PF</Name>
          <Description>Pixel Format 
These bits configures the Pixel format
000: ARGB8888
001: RGB888
010: RGB565
011: ARGB1555
100: ARGB4444
101: L8 (8-Bit Luminance)
110: AL44 (4-Bit Alpha, 4-Bit Luminance)
111: AL88 (8-Bit Alpha, 8-Bit Luminance)</Description>
          <EndBit>2</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L2PFCR</Name>
      <Description>LTDC Layer 2 Pixel Format Configuration Register
This register defines the pixel format which is used for the stored data in the frame buffer of
a layer. The pixel data is read from the frame buffer and then transformed to the internal
format 8888 (ARGB).</Description>
      <Offset>0x0114</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>PF</Name>
          <Description>Pixel Format 
These bits configures the Pixel format
000: ARGB8888
001: RGB888
010: RGB565
011: ARGB1555
100: ARGB4444
101: L8 (8-Bit Luminance)
110: AL44 (4-Bit Alpha, 4-Bit Luminance)
111: AL88 (8-Bit Alpha, 8-Bit Luminance)</Description>
          <EndBit>2</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L1CACR</Name>
      <Description>LTDC Layer 1 Constant Alpha Configuration Register
This register defines the constant alpha value (divided by 255 by Hardware), which is used
in the alpha blending. Refer to LTDC_L1BFCR register.</Description>
      <Offset>0x98</Offset>
      <ResetValue>0x000000FF</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>CONSTA</Name>
          <Description>Constant Alpha 
These bits configure the Constant Alpha used for blending. The Constant Alpha is divided
by 255 by hardware.
Example: if the programmed Constant Alpha is 0xFF, the Constant Alpha value is
255/255=1</Description>
          <EndBit>7</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L2CACR</Name>
      <Description>LTDC Layer 2 Constant Alpha Configuration Register
This register defines the constant alpha value (divided by 255 by Hardware), which is used
in the alpha blending. Refer to LTDC_L2BFCR register.</Description>
      <Offset>0x0118</Offset>
      <ResetValue>0x000000FF</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>CONSTA</Name>
          <Description>Constant Alpha 
These bits configure the Constant Alpha used for blending. The Constant Alpha is divided
by 255 by hardware.
Example: if the programmed Constant Alpha is 0xFF, the Constant Alpha value is
255/255=1</Description>
          <EndBit>7</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L1DCCR</Name>
      <Description>LTDC Layer 1 Default Color Configuration Register
This register defines the default color of a layer in the format ARGB. The default color is
used outside the defined layer window or when a layer is disabled. The reset value of
0x00000000 defines a transparent black color.</Description>
      <Offset>0x9C</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>DCALPHA</Name>
          <Description>Default Color Alpha 
These bits configure the default alpha value</Description>
          <EndBit>31</EndBit>
          <StartBit>24</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>DCRED</Name>
          <Description>Default Color Red 
These bits configure the default red value</Description>
          <EndBit>23</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>DCGREEN</Name>
          <Description>Default Color Green 
These bits configure the default green value</Description>
          <EndBit>15</EndBit>
          <StartBit>8</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>DCBLUE</Name>
          <Description>Default Color Blue 
These bits configure the default blue value</Description>
          <EndBit>7</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L2DCCR</Name>
      <Description>LTDC Layer 2 Default Color Configuration Register
This register defines the default color of a layer in the format ARGB. The default color is
used outside the defined layer window or when a layer is disabled. The reset value of
0x00000000 defines a transparent black color.</Description>
      <Offset>0x011C</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>DCALPHA</Name>
          <Description>Default Color Alpha 
These bits configure the default alpha value</Description>
          <EndBit>31</EndBit>
          <StartBit>24</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>DCRED</Name>
          <Description>Default Color Red 
These bits configure the default red value</Description>
          <EndBit>23</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>DCGREEN</Name>
          <Description>Default Color Green 
These bits configure the default green value</Description>
          <EndBit>15</EndBit>
          <StartBit>8</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>DCBLUE</Name>
          <Description>Default Color Blue 
These bits configure the default blue value</Description>
          <EndBit>7</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L1BFCR</Name>
      <Description>LTDC Layer 1 Blending Factors Configuration Register
This register defines the default color of a layer in the format ARGB. The default color is
used outside the defined layer window or when a layer is disabled. The reset value of
0x00000000 defines a transparent black color.</Description>
      <Offset>0xA0</Offset>
      <ResetValue>0x00000607</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>BF1</Name>
          <Description>Blending Factor 1 
These bits select the blending factor F1
000: Reserved
001: Reserved
010: Reserved
011: Reserved
100: Constant Alpha
101: Reserved
110: Pixel Alpha x Constant Alpha
111:Reserved</Description>
          <EndBit>10</EndBit>
          <StartBit>8</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>BF2</Name>
          <Description>Blending Factor 2 
These bits select the blending factor F2
000: Reserved
001: Reserved
010: Reserved
011: Reserved
100: Reserved
101: 1 - Constant Alpha
110: Reserved
111: 1 - (Pixel Alpha x Constant Alpha)</Description>
          <EndBit>2</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L2BFCR</Name>
      <Description>LTDC Layer 2 Blending Factors Configuration Register
This register defines the default color of a layer in the format ARGB. The default color is
used outside the defined layer window or when a layer is disabled. The reset value of
0x00000000 defines a transparent black color.</Description>
      <Offset>0x0120</Offset>
      <ResetValue>0x00000607</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>BF1</Name>
          <Description>Blending Factor 1 
These bits select the blending factor F1
000: Reserved
001: Reserved
010: Reserved
011: Reserved
100: Constant Alpha
101: Reserved
110: Pixel Alpha x Constant Alpha
111:Reserved</Description>
          <EndBit>10</EndBit>
          <StartBit>8</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>BF2</Name>
          <Description>Blending Factor 2 
These bits select the blending factor F2
000: Reserved
001: Reserved
010: Reserved
011: Reserved
100: Reserved
101: 1 - Constant Alpha
110: Reserved
111: 1 - (Pixel Alpha x Constant Alpha)</Description>
          <EndBit>2</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L1CFBAR</Name>
      <Description>LTDC Layer 1 Color Frame Buffer Address Register
This register defines the color frame buffer start address which has to point to the address
where the pixel data of the top left pixel of a layer is stored in the frame buffer.</Description>
      <Offset>0xAC</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>CFBADD</Name>
          <Description>Color Frame Buffer Start Address 
These bits defines the color frame buffer start address.</Description>
          <EndBit>31</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L2CFBAR</Name>
      <Description>LTDC Layer 2 Color Frame Buffer Address Register
This register defines the color frame buffer start address which has to point to the address
where the pixel data of the top left pixel of a layer is stored in the frame buffer.</Description>
      <Offset>0x012C</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>CFBADD</Name>
          <Description>Color Frame Buffer Start Address 
These bits defines the color frame buffer start address.</Description>
          <EndBit>31</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L1CFBLR</Name>
      <Description>LTDC Layer 1 Color Frame Buffer Length Register
This register defines the color frame buffer line length and pitch.
Example:
â¢ A frame buffer having the format RGB565 (2 bytes per pixel) and a width of 256 pixels
(total number of bytes per line is 256x2=512 bytes), where pitch = line length requires a
value of 0x02000203 to be written into this register.
â¢ A frame buffer having the format RGB888 (3 bytes per pixel) and a width of 320 pixels
(total number of bytes per line is 320x3=960), where pitch = line length requires a value
of 0x03C003C3 to be written into this register.</Description>
      <Offset>0xB0</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>CFBP</Name>
          <Description>Color Frame Buffer Pitch in bytes 
These bits define the pitch which is the increment from the start of one line of pixels to the
start of the next line in bytes.</Description>
          <EndBit>28</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>CFBLL</Name>
          <Description>Color Frame Buffer Line Length 
These bits define the length of one line of pixels in bytes + 3.
The line length is computed as follows: Active high width x number of bytes per pixel + 3.</Description>
          <EndBit>12</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L2CFBLR</Name>
      <Description>LTDC Layer 2 Color Frame Buffer Length Register
This register defines the color frame buffer line length and pitch.
Example:
â¢ A frame buffer having the format RGB565 (2 bytes per pixel) and a width of 256 pixels
(total number of bytes per line is 256x2=512 bytes), where pitch = line length requires a
value of 0x02000203 to be written into this register.
â¢ A frame buffer having the format RGB888 (3 bytes per pixel) and a width of 320 pixels
(total number of bytes per line is 320x3=960), where pitch = line length requires a value
of 0x03C003C3 to be written into this register.</Description>
      <Offset>0x0130</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>CFBP</Name>
          <Description>Color Frame Buffer Pitch in bytes 
These bits define the pitch which is the increment from the start of one line of pixels to the
start of the next line in bytes.</Description>
          <EndBit>28</EndBit>
          <StartBit>16</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
        <BitField>
          <Name>CFBLL</Name>
          <Description>Color Frame Buffer Line Length 
These bits define the length of one line of pixels in bytes + 3.
The line length is computed as follows: Active high width x number of bytes per pixel + 3.</Description>
          <EndBit>12</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L1CFBLNR</Name>
      <Description>LTDC Layer 1 ColorFrame Buffer Line Number Register
This register defines the number of lines in the color frame buffer.
Note: The number of lines and line length settings define how much data is fetched per frame for
every layer. If it is configured to less bytes than required, a FIFO underrun interrupt will be
generated if enabled.
The start address and pitch settings on the other hand define the correct start of every line in
memory.</Description>
      <Offset>0xB4</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>CFBLNBR</Name>
          <Description>Frame Buffer Line Number 
These bits define the number of lines in the frame buffer which corresponds to the Active
high width.</Description>
          <EndBit>10</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L2CFBLNR</Name>
      <Description>LTDC Layer 2 ColorFrame Buffer Line Number Register
This register defines the number of lines in the color frame buffer.
Note: The number of lines and line length settings define how much data is fetched per frame for
every layer. If it is configured to less bytes than required, a FIFO underrun interrupt will be
generated if enabled.
The start address and pitch settings on the other hand define the correct start of every line in
memory.</Description>
      <Offset>0x0134</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>CFBLNBR</Name>
          <Description>Frame Buffer Line Number 
These bits define the number of lines in the frame buffer which corresponds to the Active
high width.</Description>
          <EndBit>10</EndBit>
          <StartBit>0</StartBit>
          <Mutability>rw</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L1CLUTWR</Name>
      <Description>LTDC Layer 1 CLUT Write Register
This register defines the CLUT address and the RGB value.
Note: The CLUT write register should only be configured during blanking period or if the layer is
disabled. The CLUT can be enabled or disabled in the LTDC_LxCR register.
The CLUT is only meaningful for L8, AL44 and AL88 pixel format.</Description>
      <Offset>0xC4</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>CLUTADD</Name>
          <Description>CLUT Address 
These bits configure the CLUT address (color position within the CLUT) of each RGB
value</Description>
          <EndBit>31</EndBit>
          <StartBit>24</StartBit>
          <Mutability>w</Mutability>
        </BitField>
        <BitField>
          <Name>RED</Name>
          <Description>Red value 
These bits configure the red value</Description>
          <EndBit>23</EndBit>
          <StartBit>16</StartBit>
          <Mutability>w</Mutability>
        </BitField>
        <BitField>
          <Name>GREEN</Name>
          <Description>Green value 
These bits configure the green value</Description>
          <EndBit>15</EndBit>
          <StartBit>8</StartBit>
          <Mutability>w</Mutability>
        </BitField>
        <BitField>
          <Name>BLUE</Name>
          <Description>Blue value 
These bits configure the blue value</Description>
          <EndBit>7</EndBit>
          <StartBit>0</StartBit>
          <Mutability>w</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
    <Register>
      <Name>L2CLUTWR</Name>
      <Description>LTDC Layer 2 CLUT Write Register
This register defines the CLUT address and the RGB value.
Note: The CLUT write register should only be configured during blanking period or if the layer is
disabled. The CLUT can be enabled or disabled in the LTDC_LxCR register.
The CLUT is only meaningful for L8, AL44 and AL88 pixel format.</Description>
      <Offset>0x0144</Offset>
      <ResetValue>0x00000000</ResetValue>
      <Access>Byte_HalfWord_Word</Access>
      <BitFields>
        <BitField>
          <Name>CLUTADD</Name>
          <Description>CLUT Address 
These bits configure the CLUT address (color position within the CLUT) of each RGB
value</Description>
          <EndBit>31</EndBit>
          <StartBit>24</StartBit>
          <Mutability>w</Mutability>
        </BitField>
        <BitField>
          <Name>RED</Name>
          <Description>Red value 
These bits configure the red value</Description>
          <EndBit>23</EndBit>
          <StartBit>16</StartBit>
          <Mutability>w</Mutability>
        </BitField>
        <BitField>
          <Name>GREEN</Name>
          <Description>Green value 
These bits configure the green value</Description>
          <EndBit>15</EndBit>
          <StartBit>8</StartBit>
          <Mutability>w</Mutability>
        </BitField>
        <BitField>
          <Name>BLUE</Name>
          <Description>Blue value 
These bits configure the blue value</Description>
          <EndBit>7</EndBit>
          <StartBit>0</StartBit>
          <Mutability>w</Mutability>
        </BitField>
      </BitFields>
    </Register>
    
  </Registers>
</Peripheral>