
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003808                       # Number of seconds simulated
sim_ticks                                  3807916398                       # Number of ticks simulated
final_tick                               533372296335                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 131301                       # Simulator instruction rate (inst/s)
host_op_rate                                   170043                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 126239                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927036                       # Number of bytes of host memory used
host_seconds                                 30164.38                       # Real time elapsed on the host
sim_insts                                  3960618043                       # Number of instructions simulated
sim_ops                                    5129237192                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       391296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       276992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       425472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       167552                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1268096                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       250880                       # Number of bytes written to this memory
system.physmem.bytes_written::total            250880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3057                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2164                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3324                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1309                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9907                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1960                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1960                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       369756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    102758559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       504213                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     72741093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       436984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    111733545                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       470599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     44000966                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               333015714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       369756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       504213                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       436984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       470599                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1781552                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          65883799                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               65883799                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          65883799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       369756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    102758559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       504213                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     72741093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       436984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    111733545                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       470599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     44000966                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              398899514                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108195                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551983                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202688                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1262226                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204306                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314004                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8843                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200004                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17054935                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108195                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518310                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660781                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083061                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        946229                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565095                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80773                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8684353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.413763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.313229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5023572     57.85%     57.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365702      4.21%     62.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318495      3.67%     65.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342331      3.94%     69.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          301028      3.47%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154581      1.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101492      1.17%     76.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270901      3.12%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806251     20.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8684353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.340374                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.867664                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3369060                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       902581                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479499                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56709                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876495                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506597                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          884                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20225208                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6338                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876495                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3537387                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         514470                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       108578                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3363911                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       283504                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19535846                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          531                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        179134                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76555                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            7                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27123192                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91071324                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91071324                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10316201                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3308                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1710                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           750541                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1936877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25920                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       372449                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18413864                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14759918                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28507                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6139887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18800856                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8684353                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.699599                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898456                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3257735     37.51%     37.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1776482     20.46%     57.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1223813     14.09%     72.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       765793      8.82%     80.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       740535      8.53%     89.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       446214      5.14%     94.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       335579      3.86%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        73869      0.85%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        64333      0.74%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8684353                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108052     69.47%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21215     13.64%     83.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26276     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12136043     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200809      1.36%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1577121     10.69%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       844348      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14759918                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.616339                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155548                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010539                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38388242                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24557179                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14349105                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14915466                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26301                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       707674                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227677                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876495                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         436194                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        17149                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18417168                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        28276                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1936877                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007577                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1706                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11961                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          748                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122348                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114937                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237285                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14505036                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484547                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       254880                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2306499                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056329                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            821952                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.588428                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14363309                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14349105                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9357757                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26126742                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.571352                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358168                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6178311                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204792                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7807858                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.567565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.154100                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3282844     42.05%     42.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040938     26.14%     68.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833868     10.68%     78.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428122      5.48%     84.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       369317      4.73%     89.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       181984      2.33%     91.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       202415      2.59%     94.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       102351      1.31%     95.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       366019      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7807858                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       366019                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25859477                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37712752                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 447342                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.913169                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.913169                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.095087                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.095087                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65499126                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19675142                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18975709                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3172644                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2770231                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202218                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1572711                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1516005                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          228885                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6510                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3717137                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17624982                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3172644                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1744890                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3634324                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         993735                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        490055                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1832145                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80639                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8631906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.355064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.170840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4997582     57.90%     57.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          181648      2.10%     60.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          332303      3.85%     63.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          312021      3.61%     67.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          504047      5.84%     73.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          519403      6.02%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          125258      1.45%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95526      1.11%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1564118     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8631906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.347432                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.930089                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3837975                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       475308                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3514852                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14180                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        789590                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       349671                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          781                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19742347                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        789590                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4003767                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         197307                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        50751                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3361834                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       228656                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19205340                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76892                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        94071                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25541350                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87455145                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87455145                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16566594                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8974718                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2292                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1116                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           611844                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2928299                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       646028                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11444                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       302093                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18175279                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2230                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15304421                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20483                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5484506                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     15128294                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8631906                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.773006                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.835208                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3021787     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1582301     18.33%     53.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1439802     16.68%     70.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       850685      9.86%     79.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       878164     10.17%     90.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       523903      6.07%     96.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230776      2.67%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62270      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42218      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8631906                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60852     66.63%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19529     21.38%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10954     11.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12027276     78.59%     78.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       121967      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1116      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2609411     17.05%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       544651      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15304421                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.675967                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              91335                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005968                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39352566                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23662068                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14810917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15395756                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        38077                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       844724                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       157817                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        789590                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         127444                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6928                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18177513                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22245                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2928299                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       646028                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1116                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3405                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       107524                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119706                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227230                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15021544                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2507366                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       282877                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3039575                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2269299                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            532209                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.644990                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14827218                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14810917                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9104759                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22311268                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.621924                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.408079                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11092197                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12623182                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5554394                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2228                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202564                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7842316                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.609624                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.308742                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3631888     46.31%     46.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1657859     21.14%     67.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       917670     11.70%     79.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       314606      4.01%     83.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       304262      3.88%     87.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       130277      1.66%     88.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       335762      4.28%     92.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96776      1.23%     94.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       453216      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7842316                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11092197                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12623182                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2571773                       # Number of memory references committed
system.switch_cpus1.commit.loads              2083563                       # Number of loads committed
system.switch_cpus1.commit.membars               1114                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1973701                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11026132                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       172320                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       453216                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25566676                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37145420                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3894                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 499789                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11092197                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12623182                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11092197                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.823254                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.823254                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.214692                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.214692                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        69437736                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19445589                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20296763                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2228                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3026681                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2461092                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       208367                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1252804                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1174489                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          318275                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8931                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3034418                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16784982                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3026681                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1492764                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3687313                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1114970                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        852561                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1485314                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        88805                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8476348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.446222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.288026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4789035     56.50%     56.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          324753      3.83%     60.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          260242      3.07%     63.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          634555      7.49%     70.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          169639      2.00%     72.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          221390      2.61%     75.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          161662      1.91%     77.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           89925      1.06%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1825147     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8476348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.331448                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.838101                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3175663                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       834531                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3543688                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24808                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        897649                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       515621                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4440                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20055230                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         9922                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        897649                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3409617                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         182112                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       305205                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3328855                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       352902                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19344333                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3984                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        146060                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       108774                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1275                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27088977                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90293766                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90293766                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16532118                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10556772                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3994                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2286                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           964830                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1804703                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       918058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        14635                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       310248                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18278316                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3875                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14493131                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30472                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6354233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19414847                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          671                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8476348                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.709832                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.880315                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3098035     36.55%     36.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1774832     20.94%     57.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1167447     13.77%     71.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       859900     10.14%     81.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       735553      8.68%     90.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       381872      4.51%     94.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       328001      3.87%     98.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        61537      0.73%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        69171      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8476348                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          84649     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17215     14.47%     85.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17083     14.36%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12075464     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       205810      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1601      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1440259      9.94%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       769997      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14493131                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.587124                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             118947                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008207                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37612026                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24636494                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14119186                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14612078                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        54209                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       716688                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          271                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       237571                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        897649                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          88508                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8547                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18282193                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40158                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1804703                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       918058                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2273                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7598                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123265                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117884                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       241149                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14259673                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1350514                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       233455                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2100319                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2010302                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            749805                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.561558                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14128868                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14119186                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9194821                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25966375                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.546174                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354105                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9684919                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11894105                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6388158                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3204                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       208507                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7578699                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.569413                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.122273                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3099293     40.89%     40.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2031789     26.81%     67.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       824954     10.89%     78.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       464740      6.13%     84.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       380121      5.02%     89.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       154741      2.04%     91.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       184117      2.43%     94.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        92255      1.22%     95.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       346689      4.57%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7578699                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9684919                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11894105                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1768492                       # Number of memory references committed
system.switch_cpus2.commit.loads              1088009                       # Number of loads committed
system.switch_cpus2.commit.membars               1602                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1708838                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10717140                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       242159                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       346689                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25514273                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37462836                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 655347                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9684919                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11894105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9684919                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.942878                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.942878                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.060583                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.060583                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64146579                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19518720                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18510010                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3204                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3240414                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2643144                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       218068                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1371125                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1263914                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          348887                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9761                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3242420                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17801324                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3240414                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1612801                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3954432                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1156814                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        663083                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1600866                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       105810                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8796039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.509897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.286664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4841607     55.04%     55.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          262048      2.98%     58.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          488446      5.55%     63.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          485176      5.52%     69.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          301538      3.43%     72.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          239110      2.72%     75.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          151237      1.72%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          141457      1.61%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1885420     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8796039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.354854                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.949400                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3383525                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       656556                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3796699                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23387                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        935865                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       546298                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          233                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21360512                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1297                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        935865                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3630063                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         105894                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       214337                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3568983                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       340891                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20587997                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        141544                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       104954                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28902301                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     96045503                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     96045503                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17824036                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11078191                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3656                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1756                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           952583                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1913065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       970283                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        12284                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       399071                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19405049                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3512                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15431143                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29885                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6596865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20195019                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      8796039                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.754329                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.891182                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3093288     35.17%     35.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1867229     21.23%     56.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1277770     14.53%     70.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       814603      9.26%     80.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       851373      9.68%     89.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       417282      4.74%     94.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       324444      3.69%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        74401      0.85%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75649      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8796039                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          95625     72.35%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         18756     14.19%     86.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17792     13.46%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12910617     83.67%     83.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       207165      1.34%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1756      0.01%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1493205      9.68%     94.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       818400      5.30%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15431143                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.689844                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             132173                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008565                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39820382                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26005465                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15079369                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15563316                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        48418                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       750652                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          219                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       233820                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        935865                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          55378                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9280                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19408564                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        38722                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1913065                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       970283                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1756                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7185                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       134849                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       122514                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       257363                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15227522                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1425408                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       203620                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2225578                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2157853                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            800170                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.667546                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15084303                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15079369                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9610606                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27579071                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.651322                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.348475                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10381684                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12783413                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6625163                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3512                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       220483                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7860174                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.626352                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.138882                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3061191     38.95%     38.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2165330     27.55%     66.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       899260     11.44%     77.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       447465      5.69%     83.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       450403      5.73%     89.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       182236      2.32%     91.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       185914      2.37%     94.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        98108      1.25%     95.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       370267      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7860174                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10381684                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12783413                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1898872                       # Number of memory references committed
system.switch_cpus3.commit.loads              1162409                       # Number of loads committed
system.switch_cpus3.commit.membars               1756                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1845197                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11516917                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       263683                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       370267                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26898483                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39753651                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3638                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 335656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10381684                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12783413                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10381684                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.879597                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.879597                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.136885                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.136885                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68406684                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20946764                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19615520                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3512                       # number of misc regfile writes
system.l20.replacements                          3068                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          289356                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5116                       # Sample count of references to valid blocks.
system.l20.avg_refs                         56.559030                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            3.745355                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.568103                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1109.436040                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           930.250501                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001829                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002231                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.541717                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.454224                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         6877                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6877                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1111                       # number of Writeback hits
system.l20.Writeback_hits::total                 1111                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         6877                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6877                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         6877                       # number of overall hits
system.l20.overall_hits::total                   6877                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3057                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3068                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3057                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3068                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3057                       # number of overall misses
system.l20.overall_misses::total                 3068                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1418468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    508455437                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      509873905                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1418468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    508455437                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       509873905                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1418468                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    508455437                       # number of overall miss cycles
system.l20.overall_miss_latency::total      509873905                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9934                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9945                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1111                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1111                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9934                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9945                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9934                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9945                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.307731                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.308497                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.307731                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.308497                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.307731                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.308497                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166324.971214                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166190.972947                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166324.971214                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166190.972947                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166324.971214                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166190.972947                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 580                       # number of writebacks
system.l20.writebacks::total                      580                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3057                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3068                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3057                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3068                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3057                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3068                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    473672932                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    474966770                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    473672932                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    474966770                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    473672932                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    474966770                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.307731                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.308497                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.307731                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.308497                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.307731                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.308497                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 154946.984625                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 154813.158409                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 154946.984625                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 154813.158409                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 154946.984625                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 154813.158409                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2179                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                           80617                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4227                       # Sample count of references to valid blocks.
system.l21.avg_refs                         19.071919                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                  30                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.719969                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1042.243441                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           965.036590                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.014648                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005234                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.508908                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.471209                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3312                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3312                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             797                       # number of Writeback hits
system.l21.Writeback_hits::total                  797                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3312                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3312                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3312                       # number of overall hits
system.l21.overall_hits::total                   3312                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2164                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2179                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2164                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2179                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2164                       # number of overall misses
system.l21.overall_misses::total                 2179                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2142218                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    301258621                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      303400839                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2142218                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    301258621                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       303400839                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2142218                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    301258621                       # number of overall miss cycles
system.l21.overall_miss_latency::total      303400839                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5476                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5491                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          797                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              797                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5476                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5491                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5476                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5491                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.395179                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.396831                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.395179                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.396831                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.395179                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.396831                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 139213.780499                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 139238.567692                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 139213.780499                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 139238.567692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 139213.780499                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 139238.567692                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 324                       # number of writebacks
system.l21.writebacks::total                      324                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2164                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2179                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2164                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2179                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2164                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2179                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    275567899                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    277534167                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    275567899                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    277534167                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    275567899                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    277534167                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.395179                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.396831                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.395179                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.396831                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.395179                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.396831                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127341.912662                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 127367.676457                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 127341.912662                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 127367.676457                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 127341.912662                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 127367.676457                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3337                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          105913                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5385                       # Sample count of references to valid blocks.
system.l22.avg_refs                         19.668152                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                   5                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.690145                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   913.204587                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1122.105268                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002441                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003755                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.445901                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.547903                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3834                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3834                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             850                       # number of Writeback hits
system.l22.Writeback_hits::total                  850                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3834                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3834                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3834                       # number of overall hits
system.l22.overall_hits::total                   3834                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3324                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3337                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3324                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3337                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3324                       # number of overall misses
system.l22.overall_misses::total                 3337                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1448977                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    564976263                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      566425240                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1448977                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    564976263                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       566425240                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1448977                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    564976263                       # number of overall miss cycles
system.l22.overall_miss_latency::total      566425240                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7158                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7171                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          850                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              850                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7158                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7171                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7158                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7171                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.464376                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.465347                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.464376                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.465347                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.464376                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.465347                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 111459.769231                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169968.791516                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 169740.857057                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 111459.769231                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169968.791516                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 169740.857057                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 111459.769231                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169968.791516                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 169740.857057                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 474                       # number of writebacks
system.l22.writebacks::total                      474                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3324                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3337                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3324                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3337                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3324                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3337                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1301337                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    527126935                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    528428272                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1301337                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    527126935                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    528428272                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1301337                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    527126935                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    528428272                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.464376                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.465347                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.464376                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.465347                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.464376                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.465347                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 100102.846154                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 158582.110409                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 158354.291879                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 100102.846154                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 158582.110409                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 158354.291879                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 100102.846154                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 158582.110409                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 158354.291879                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1324                       # number of replacements
system.l23.tagsinuse                             2048                       # Cycle average of tags in use
system.l23.total_refs                          154532                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3372                       # Sample count of references to valid blocks.
system.l23.avg_refs                         45.827995                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           24.663655                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.193278                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   637.364620                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1373.778448                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.012043                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005954                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.311213                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.670790                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         2810                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2810                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             940                       # number of Writeback hits
system.l23.Writeback_hits::total                  940                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         2810                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2810                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         2810                       # number of overall hits
system.l23.overall_hits::total                   2810                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1309                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1323                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1309                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1323                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1309                       # number of overall misses
system.l23.overall_misses::total                 1323                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2127303                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    203575930                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      205703233                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2127303                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    203575930                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       205703233                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2127303                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    203575930                       # number of overall miss cycles
system.l23.overall_miss_latency::total      205703233                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4119                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4133                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          940                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              940                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4119                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4133                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4119                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4133                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.317796                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.320106                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.317796                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.320106                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.317796                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.320106                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 151950.214286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 155520.190985                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 155482.413454                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 151950.214286                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 155520.190985                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 155482.413454                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 151950.214286                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 155520.190985                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 155482.413454                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 582                       # number of writebacks
system.l23.writebacks::total                      582                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1309                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1323                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1309                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1323                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1309                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1323                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1967859                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    188617482                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    190585341                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1967859                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    188617482                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    190585341                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1967859                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    188617482                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    190585341                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.317796                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.320106                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.317796                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.320106                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.317796                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.320106                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 140561.357143                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 144092.805195                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 144055.435374                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 140561.357143                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 144092.805195                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 144055.435374                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 140561.357143                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 144092.805195                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 144055.435374                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.964931                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572745                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817736.379310                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.964931                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882957                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565084                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565084                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565084                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565084                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565084                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565084                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1469838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1469838                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565095                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565095                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565095                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565095                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9934                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174467421                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10190                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17121.434838                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.914478                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.085522                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898103                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101897                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1165681                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1165681                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1643                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1643                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1942358                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1942358                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1942358                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1942358                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38908                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38908                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38923                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38923                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38923                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38923                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2404945094                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2404945094                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       581083                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       581083                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2405526177                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2405526177                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2405526177                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2405526177                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204589                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204589                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981281                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981281                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981281                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981281                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032300                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032300                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019645                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019645                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019645                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019645                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61811.069549                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61811.069549                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38738.866667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38738.866667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 61802.178070                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61802.178070                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 61802.178070                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61802.178070                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1111                       # number of writebacks
system.cpu0.dcache.writebacks::total             1111                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28974                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28974                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28989                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28989                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9934                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9934                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9934                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9934                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9934                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9934                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    563572013                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    563572013                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    563572013                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    563572013                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    563572013                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    563572013                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008247                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008247                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005014                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005014                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005014                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005014                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56731.630058                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56731.630058                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56731.630058                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56731.630058                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56731.630058                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56731.630058                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.939336                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913298119                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685051.880074                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.939336                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023941                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868493                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1832129                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1832129                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1832129                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1832129                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1832129                       # number of overall hits
system.cpu1.icache.overall_hits::total        1832129                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2314733                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2314733                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1832145                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1832145                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1832145                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1832145                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1832145                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1832145                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5476                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207727933                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5732                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36240.044138                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.677444                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.322556                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.779990                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.220010                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2270520                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2270520                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       485980                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        485980                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1115                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1115                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1114                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1114                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2756500                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2756500                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2756500                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2756500                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18605                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18605                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18605                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18605                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18605                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18605                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1809583112                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1809583112                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1809583112                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1809583112                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1809583112                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1809583112                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2289125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2289125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       485980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       485980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1114                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1114                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2775105                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2775105                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2775105                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2775105                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008128                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008128                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006704                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006704                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006704                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006704                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97263.268584                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97263.268584                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97263.268584                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97263.268584                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97263.268584                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97263.268584                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          797                       # number of writebacks
system.cpu1.dcache.writebacks::total              797                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13129                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13129                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13129                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13129                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5476                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5476                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5476                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5476                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    326840974                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    326840974                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    326840974                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    326840974                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    326840974                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    326840974                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001973                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001973                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001973                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 59686.079985                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59686.079985                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 59686.079985                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 59686.079985                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 59686.079985                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 59686.079985                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.966392                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006566053                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029367.042339                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.966392                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020779                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1485298                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1485298                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1485298                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1485298                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1485298                       # number of overall hits
system.cpu2.icache.overall_hits::total        1485298                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1718387                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1718387                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1718387                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1718387                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1718387                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1718387                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1485314                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1485314                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1485314                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1485314                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1485314                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1485314                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 107399.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 107399.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 107399.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 107399.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 107399.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 107399.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1461977                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1461977                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1461977                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1461977                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1461977                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1461977                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 112459.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 112459.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 112459.769231                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7158                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165440252                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7414                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              22314.574049                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.900126                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.099874                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.878516                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.121484                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1025621                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1025621                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       677280                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        677280                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2189                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2189                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1602                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1602                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1702901                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1702901                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1702901                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1702901                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        16032                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16032                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        16032                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         16032                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        16032                       # number of overall misses
system.cpu2.dcache.overall_misses::total        16032                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1543687110                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1543687110                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1543687110                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1543687110                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1543687110                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1543687110                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1041653                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1041653                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       677280                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       677280                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1602                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1602                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1718933                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1718933                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1718933                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1718933                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015391                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015391                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009327                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009327                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009327                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009327                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 96287.868638                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96287.868638                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 96287.868638                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96287.868638                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 96287.868638                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96287.868638                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          850                       # number of writebacks
system.cpu2.dcache.writebacks::total              850                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8874                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8874                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8874                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8874                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8874                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8874                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7158                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7158                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7158                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7158                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7158                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7158                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    595664319                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    595664319                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    595664319                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    595664319                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    595664319                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    595664319                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006872                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006872                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004164                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004164                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004164                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004164                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 83216.585499                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83216.585499                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 83216.585499                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83216.585499                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 83216.585499                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83216.585499                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.977986                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004560723                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2169677.587473                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.977986                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022401                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741952                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1600849                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1600849                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1600849                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1600849                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1600849                       # number of overall hits
system.cpu3.icache.overall_hits::total        1600849                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2721500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2721500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2721500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2721500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2721500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2721500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1600866                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1600866                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1600866                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1600866                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1600866                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1600866                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 160088.235294                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 160088.235294                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 160088.235294                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 160088.235294                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 160088.235294                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 160088.235294                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2158973                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2158973                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2158973                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2158973                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2158973                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2158973                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 154212.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 154212.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 154212.357143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 154212.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 154212.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 154212.357143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4119                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153923972                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4375                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35182.622171                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   221.350766                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    34.649234                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.864651                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.135349                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1087680                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1087680                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       733016                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        733016                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1756                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1756                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1756                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1756                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1820696                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1820696                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1820696                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1820696                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        10664                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        10664                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        10664                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         10664                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        10664                       # number of overall misses
system.cpu3.dcache.overall_misses::total        10664                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    869146771                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    869146771                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    869146771                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    869146771                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    869146771                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    869146771                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1098344                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1098344                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       733016                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       733016                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1756                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1756                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1831360                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1831360                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1831360                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1831360                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009709                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009709                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005823                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005823                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005823                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005823                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 81502.885503                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81502.885503                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 81502.885503                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 81502.885503                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 81502.885503                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 81502.885503                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          940                       # number of writebacks
system.cpu3.dcache.writebacks::total              940                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6545                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6545                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         6545                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6545                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         6545                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6545                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4119                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4119                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4119                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4119                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4119                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4119                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    222427026                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    222427026                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    222427026                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    222427026                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    222427026                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    222427026                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003750                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002249                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002249                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002249                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002249                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54000.249090                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 54000.249090                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 54000.249090                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 54000.249090                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 54000.249090                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 54000.249090                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
